---
layout: default
title: index_WithPS
nav_order: 12
parent: DigColPs
---
{% raw %}
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
     "http://www.w3.org/TR/html4/transitional.dtd">
<html>
<head>

  <meta http-equiv="content-type" content="text/html; charset=utf-8"/>
  <title></title>
  <meta name="generator" content="LibreOffice 24.2.7.2 (Linux)"/>
  <meta name="created" content="00:00:00"/>
  <meta name="changed" content="00:00:00"/>
</head>
<body>
<h1></h1>
<p><b>TEST OVERVIEW REPORT</b></p>
<p><i>2014-10-14, 23:47:43+0530</i></p>
<p><i>Project DigColPsInt</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.0</p>
<p>1</p>
<p><b>Summary</b></p>
<p><b>Overall Test Object Results (including Coverage)</b></p>
<p><b>Total Test Objects:</b></p>
<p>8</p>
<p><b>Successful:</b></p>
<p>6</p>
<p><b>Failed:</b></p>
<p>2</p>
<p><b>Not Executed:</b></p>
<p>0</p>
<p><b>Date:</b></p>
<p>2014-10-14</p>
<p><b>Time:</b></p>
<p>23:47:43+0530</p>
<p><b>Selected Project Items</b></p>
<p>Test Collection &quot;CBD_UnitTest&quot;</p>
<p><b>Used Test Environments</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Batch Operation Settings</b></p>
<p><b>Check Interface:</b></p>
<p>No</p>
<p><b>Generate Driver:</b></p>
<p>Yes</p>
<p><b>Execute Test:</b></p>
<p>Yes</p>
<p><b>Create New Test Run:</b></p>
<p>No</p>
<p><b>Instrumentation:</b></p>
<p>Test Object Only</p>
<p><b>Coverage:</b></p>
<p>Statement Coverage, Branch Coverage, Modified Condition / Decision Coverage, </p>
<p>Multiple Condition Coverage</p>
<p><b>Test Case Results for Each Test Object (without Coverage)</b></p>
<p>The table above shows each test object on the x axis and the number of test cases of the respective test </p>
<p>object on the y axis. Each bar is divided into passed, not executed and failed test cases. The test case results </p>
<p>do not take into account any coverage result (i.e. if all test cases of a test object are passed in this table but </p>
<p>the coverage is failed, the overall test object result will be failed).</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST OVERVIEW REPORT</b></p>
<p><i>2014-10-14, 23:47:43+0530</i></p>
<p><i>Project DigColPsInt</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.0</p>
<p>2</p>
<p><b>Statement (C0) Coverage: Total Statements for Each Test Object</b></p>
<p>The table above shows each test object on the x axis and the number of statements of the respective test </p>
<p>object on the y axis. Each bar is divided into reached statements (i.e. statements that have been executed </p>
<p>during the test) and unreached statements.</p>
<p><b>Branch (C1) Coverage: Total Branches for Each Test Object</b></p>
<p>The table above shows each test object on the x axis and the number of branches of the respective test object </p>
<p>on the y axis. Each bar is divided into reached branches (i.e. branches that have been executed during the </p>
<p>test) and unreached branches.</p>
<p><b>MC/DC Coverage: Total Condition Combinations for Each Test Object</b></p>
<p>The table above shows test objects on the x axis and the number of condition combinations of all decisions of </p>
<p>the respective test object on the y axis. The number of condition combinations is based on the number of </p>
<p>boolean conditions within each decision of the test object. To achieve full MC/DC coverage, each decision </p>
<p>requires all contained atomic conditions to evaluate to both true and false independently of all other conditions. </p>
<p>The cumulated number of rows within such tables of condition combinations is what is displayed in this table.</p>
<p>Each bar is divided into reached condition combinations (i.e. combinations of boolean condition values that </p>
<p>have been executed during the test) and unreached condition combinations.</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST OVERVIEW REPORT</b></p>
<p><i>2014-10-14, 23:47:43+0530</i></p>
<p><i>Project DigColPsInt</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.0</p>
<p>3</p>
<p><b>MCC Coverage: Total Condition Combinations for Each Test Object</b></p>
<p>The table above shows test objects on the x axis and the number of condition combinations of all decisions of </p>
<p>the respective test object on the y axis. The number of condition combinations is based on the number of </p>
<p>boolean conditions within each decision of the test object. To achieve full MCC coverage, each decision </p>
<p>requires all contained atomic conditions to evaluate to all possible combinations of true and false values. The </p>
<p>cumulated number of rows within such tables of condition combinations is what is displayed in this table.</p>
<p>Each bar is divided into reached condition combinations (i.e. combinations of boolean condition values that </p>
<p>have been executed during the test) and unreached condition combinations.</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST OVERVIEW REPORT</b></p>
<p><i>2014-10-14, 23:47:43+0530</i></p>
<p><i>Project DigColPsInt</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.0</p>
<p>4</p>
<p><b>Test Object List</b></p>
<p>The following table lists all test objects with their test case and coverage results. The cumulated results for modules, folders and test collections are also displayed, the </p>
<p>indentation within the name column indicates the parent relationship of the elements.</p>
<p>Please note that only test objects are numbered within the first column. This number is referenced on the x axis within the overview charts for test case and coverage results </p>
<p>available on previous pages (if included into the report).</p>
<p><b>No.</b></p>
<p><b>Name</b></p>
<p><b>C0</b></p>
<p><b>C1</b></p>
<p><b>MC/DC</b></p>
<p><b>MCC</b></p>
<p><b>Test Cases Result</b></p>
<p> </p>
<p>DigColPsInt</p>
<p>99.02 %</p>
<p>98.98 %</p>
<p>98.01 %</p>
<p>98.3 %</p>
<p>14 of 14 passed</p>
<p> </p>
<p>CBD_UnitTest</p>
<p>99.02 %</p>
<p>98.98 %</p>
<p>98.01 %</p>
<p>98.3 %</p>
<p>14 of 14 passed</p>
<p> </p>
<p>DigColPsInt</p>
<p>99.02 %</p>
<p>98.98 %</p>
<p>98.01 %</p>
<p>98.3 %</p>
<p>14 of 14 passed</p>
<p>1</p>
<p>DigColPsInt_GetCustData</p>
<p>100 %</p>
<p>100 %</p>
<p>-</p>
<p>-</p>
<p>1 of 1 passed</p>
<p>2</p>
<p>DigColPsInt_GetData</p>
<p>100 %</p>
<p>100 %</p>
<p>100 %</p>
<p>100 %</p>
<p>3 of 3 passed</p>
<p>3</p>
<p>DigColPsInt_Init</p>
<p>100 %</p>
<p>100 %</p>
<p>-</p>
<p>-</p>
<p>1 of 1 passed</p>
<p>4</p>
<p>DigColPsInt_InterruptNotification</p>
<p>98.5 %</p>
<p>98.52 %</p>
<p>98.59 %</p>
<p>100 %</p>
<p>3 of 3 passed</p>
<p>5</p>
<p>DigColPsInt_StartRequest</p>
<p>100 %</p>
<p>100 %</p>
<p>90.9 %</p>
<p>90.9 %</p>
<p>3 of 3 passed</p>
<p>6</p>
<p>SetupRead</p>
<p>100 %</p>
<p>100 %</p>
<p>-</p>
<p>-</p>
<p>1 of 1 passed</p>
<p>7</p>
<p>SetupWriteData</p>
<p>100 %</p>
<p>100 %</p>
<p>-</p>
<p>-</p>
<p>1 of 1 passed</p>
<p>8</p>
<p>SetupWriteRegister</p>
<p>100 %</p>
<p>100 %</p>
<p>-</p>
<p>-</p>
<p>1 of 1 passed</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>DigColPsInt_GetData</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p>100 %</p>
<p><b>Branch (C1) Coverage</b></p>
<p>100 %</p>
<p><b>MCC Coverage</b></p>
<p>100 %</p>
<p><b>MC/DC Coverage</b></p>
<p>100 %</p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>3</p>
<p><b>Successful</b></p>
<p>3</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Metrics Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1&quot;Shortest Execution Path:</p>
<p>(DigColPsInt_SensInitialized_Cnt_M_lgc == FALSE)=True</p>
<p>( ElapsedTime_mS_T_u16 &gt;= (uint16)D_SENSINITDELAY_MS_U08 )=False</p>
<p>(DigColPsInt_NackOccured_Cnt_M_lgc == TRUE)=False</p>
<p>(DigColPsInt_RecvOverrunError_Cnt_M_lgc == TRUE)=False</p>
<p>(DigColPsInt_BusBusySeqError_Cnt_M_lgc == TRUE)=False</p>
<p>(DigColPsInt_CmdFailOccurred_Cnt_M_lgc == TRUE)=False</p>
<p>( (DigColPsInt_TransactionCnt_Cnt_M_u08 == DigColPsInt_PrevTransactionCnt_Cnt_M_u08) &amp;&amp; (DigColPsInt_RecvdDataType_Cnt_M_u08 != </p>
<p>D_NONE_CNT_U08) )=False&quot;</p>
<p>TS1.2&quot;Longest Execution Path:</p>
<p>(DigColPsInt_SensInitialized_Cnt_M_lgc == FALSE)=False</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE)=True</p>
<p>(ElapsedTime_mS_T_u16 &gt; (uint16)(k_I2CHWInitTransactionTime_Sec_f32*D_SECTOMILLSEC_CNT_F32))=True</p>
<p>(DigColPsInt_NackOccured_Cnt_M_lgc == TRUE)=True</p>
<p>(DigColPsInt_RecvOverrunError_Cnt_M_lgc == TRUE)=True</p>
<p>(DigColPsInt_BusBusySeqError_Cnt_M_lgc == TRUE)=True</p>
<p>(DigColPsInt_CmdFailOccurred_Cnt_M_lgc == TRUE)=True</p>
<p>( (DigColPsInt_TransactionCnt_Cnt_M_u08 == DigColPsInt_PrevTransactionCnt_Cnt_M_u08) &amp;&amp; (DigColPsInt_RecvdDataType_Cnt_M_u08 != </p>
<p>D_NONE_CNT_U08) )=True&quot;</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>0</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>0</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>4</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_GetData()</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>5</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>4294967295</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>6</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>10</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>65535</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>4294967295</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>7</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_READ INIT_SENSOR2_EXTREADDATREG_READ</p>
<p>DigColPsInt_GetData()</p>
<p>190</p>
<p>190</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>8</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p> </p>
<p><b>Test Case 2: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS2.1DigColPsInt_NackOccured_Cnt_M_lgc=min</p>
<p>TS2.2DigColPsInt_NackOccured_Cnt_M_lgc=max</p>
<p>TS2.3DigColPsInt_BusBusySeqError_Cnt_M_lgc=min</p>
<p>TS2.4DigColPsInt_BusBusySeqError_Cnt_M_lgc=max</p>
<p>TS2.5DigColPsInt_TransactionCnt_Cnt_M_u08=min</p>
<p>TS2.6DigColPsInt_TransactionCnt_Cnt_M_u08=max</p>
<p>TS2.7DigColPsInt_TransactionCnt_Cnt_M_u08=mid</p>
<p>TS2.8DigColPsInt_PrevTransactionCnt_Cnt_M_u08=min</p>
<p>TS2.9DigColPsInt_PrevTransactionCnt_Cnt_M_u08=max</p>
<p>TS2.10DigColPsInt_PrevTransactionCnt_Cnt_M_u08=mid</p>
<p>TS2.11DigColPsInt_ColSnsrData_Cnt_M_u16=min</p>
<p>TS2.12DigColPsInt_ColSnsrData_Cnt_M_u16=max</p>
<p>TS2.13DigColPsInt_ColSnsrData_Cnt_M_u16=mid</p>
<p>TS2.14DigColPsInt_SpurSnsrData_Cnt_M_u16=min</p>
<p>TS2.15DigColPsInt_SpurSnsrData_Cnt_M_u16=max</p>
<p>TS2.16DigColPsInt_SpurSnsrData_Cnt_M_u16=mid</p>
<p>TS2.17DigColPsInt_RecvdDataType_Cnt_M_u08=min</p>
<p>TS2.18DigColPsInt_RecvdDataType_Cnt_M_u08=max</p>
<p>TS2.19DigColPsInt_RecvdDataType_Cnt_M_u08=mid</p>
<p>TS2.20DigColPsInt_SensInitialized_Cnt_M_lgc=min</p>
<p>TS2.21DigColPsInt_SensInitialized_Cnt_M_lgc=max</p>
<p>TS2.22DigColPsInt_CurrentStepNo_Cnt_M_enum=min</p>
<p>TS2.23DigColPsInt_CurrentStepNo_Cnt_M_enum=max</p>
<p>TS2.24DigColPsInt_CurrentStepNo_Cnt_M_enum=pos</p>
<p>TS2.25k_I2CHWInitTransactionTime_Sec_f32=min</p>
<p>TS2.26k_I2CHWInitTransactionTime_Sec_f32=max</p>
<p>TS2.27k_I2CHWInitTransactionTime_Sec_f32=pos</p>
<p>TS2.28DigColPsInt_RecvOverrunError_Cnt_M_lgc=min</p>
<p>TS2.29DigColPsInt_RecvOverrunError_Cnt_M_lgc=max</p>
<p>TS2.30DigColPsInt_CmdFailOccurred_Cnt_M_lgc=min</p>
<p>TS2.31DigColPsInt_CmdFailOccurred_Cnt_M_lgc=max</p>
<p>TS2.32DtrmnElapsedTime_mS_u16=min</p>
<p>TS2.33DtrmnElapsedTime_mS_u16=max</p>
<p>TS2.34DtrmnElapsedTime_mS_u16=pos</p>
<p>TS2.35k_ColSensorI2CAddress_Cnt_u08=min</p>
<p>TS2.36k_ColSensorI2CAddress_Cnt_u08=max</p>
<p>TS2.37k_ColSensorI2CAddress_Cnt_u08=pos</p>
<p>TS2.38GetSystemTime_mS_u32=min</p>
<p>TS2.39GetSystemTime_mS_u32=max</p>
<p>TS2.40GetSystemTime_mS_u32=pos</p>
<p>TS2.41All Min</p>
<p>TS2.42All Max</p>
<p><b>Test Step 2.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>5600</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>14</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>5486797</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>19</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>9</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>9687</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>119</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.10000002</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>1247</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>1475789</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>10</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>119</p>
<p>119</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>5600</p>
<p>5600</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>11</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>9687</p>
<p>9687</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7985</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>21</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>6489549</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>31</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>11230</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>29</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>126</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>7841</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>2478541</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>12</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>21</p>
<p>21</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>134</p>
<p>134</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>29</p>
<p>29</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>7985</p>
<p>7985</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>13</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>11230</p>
<p>11230</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>10370</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>28</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>7492301</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>14</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>43</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>12773</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>33</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>17</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.89999998</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>14435</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>3481293</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>15</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>28</p>
<p>28</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_GetData()</p>
<p>168</p>
<p>168</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>10370</p>
<p>10370</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>16</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>12773</p>
<p>12773</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>12755</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>35</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>8495053</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>14316</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>24</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.29999995</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>21029</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>4484045</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>17</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>24</p>
<p>24</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>12755</p>
<p>12755</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>18</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>14316</p>
<p>14316</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>15140</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>42</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>9497805</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>19</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>67</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>15859</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>31</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.70000005</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>27623</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>5486797</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>20</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>42</p>
<p>42</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>168</p>
<p>168</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>15140</p>
<p>15140</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>21</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>15859</p>
<p>15859</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>17525</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>49</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>10500557</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>79</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>17402</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>38</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>3.0999999</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>34217</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>6489549</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>22</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>17525</p>
<p>17525</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>23</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>17402</p>
<p>17402</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>19910</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>56</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>24</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>11503309</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>91</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>18945</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>45</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>3.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>40811</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>7492301</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>25</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>168</p>
<p>168</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>19910</p>
<p>19910</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>26</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>18945</p>
<p>18945</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.8 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>22295</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>63</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>12506061</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>20488</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>51</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>52</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>3.9000001</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>47405</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>8495053</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>27</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>52</p>
<p>52</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>51</p>
<p>51</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>22295</p>
<p>22295</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>28</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>20488</p>
<p>20488</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.9 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>24680</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>70</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>29</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>13508813</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>22031</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>65</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>59</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>4.30000019</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>53999</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>9497805</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>30</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>168</p>
<p>168</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>65</p>
<p>65</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>24680</p>
<p>24680</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>31</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>22031</p>
<p>22031</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.10 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>27065</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>77</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>14511565</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>23574</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>79</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>66</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>4.69999981</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>741</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>10500557</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>32</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>79</p>
<p>79</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>27065</p>
<p>27065</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>33</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>23574</p>
<p>23574</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.11 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>84</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>15514317</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>93</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>34</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>25117</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>93</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>73</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>5.0999999</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>1248</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>11503309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>35</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>73</p>
<p>73</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>93</p>
<p>93</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>36</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>25117</p>
<p>25117</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.12 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>91</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>16517069</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>113</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>26660</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>107</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>80</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>5.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>1755</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>12506061</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>37</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>678</p>
<p>target_i2cREG1_temp.IMR</p>
<p>45</p>
<p>target_i2cREG1_temp.STR</p>
<p>66</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>6788</p>
<p>target_i2cREG1_temp.CNT</p>
<p>7878</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>678</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>56</p>
<p>target_i2cREG1_temp.IVR</p>
<p>778</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>45</p>
<p>target_i2cREG1_temp.PID11</p>
<p>6788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>45</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>91</p>
<p>91</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>107</p>
<p>107</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>38</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>26660</p>
<p>26660</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.13 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>20000</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>98</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>17519821</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>131</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>39</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>28203</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>121</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>87</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>5.9000001</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>2262</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>13508813</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>40</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>121</p>
<p>121</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>20000</p>
<p>20000</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>41</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>28203</p>
<p>28203</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.14 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>33568</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>105</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>18522573</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>149</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>135</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>94</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>6.30000019</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>2769</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>14511565</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>42</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>105</p>
<p>105</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>135</p>
<p>135</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>33568</p>
<p>33568</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>43</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.15 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>45897</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>112</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>19525325</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>44</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>167</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>149</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>101</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>6.69999981</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>3276</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>15514317</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>45</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>101</p>
<p>101</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>149</p>
<p>149</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>45897</p>
<p>45897</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>46</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.16 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>58226</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>119</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>20528077</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>185</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>35000</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>163</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>108</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>7.0999999</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>3783</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>16517069</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>47</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>119</p>
<p>119</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>163</p>
<p>163</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>58226</p>
<p>58226</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>48</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>35000</p>
<p>35000</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.17 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>62548</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>126</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_SEND</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>21530829</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>49</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>203</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>37896</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>177</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>115</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>7.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>4290</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>17519821</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>50</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>115</p>
<p>115</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>177</p>
<p>177</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>62548</p>
<p>62548</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>51</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>37896</p>
<p>37896</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.18 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>64896</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>17</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SENDCMD</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>22533581</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>221</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>45863</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>191</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>122</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>7.9000001</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>4797</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>18522573</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>52</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>122</p>
<p>122</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>191</p>
<p>191</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>53</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>64896</p>
<p>64896</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>45863</p>
<p>45863</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.19 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>54</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65325</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>24</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_SENDCMD</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>23536333</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>239</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>55797</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>205</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>1</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>8.30000019</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>5304</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>19525325</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>55</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>24</p>
<p>24</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_SENDCMD</p>
<p>INIT_SENSOR1_SENDCMD</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>205</p>
<p>205</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>65325</p>
<p>65325</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>56</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>55797</p>
<p>55797</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.20 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>5600</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>31</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>24539085</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>19</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>9687</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>115</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>8.69999981</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>5811</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>20528077</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>57</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>115</p>
<p>115</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>58</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>5600</p>
<p>5600</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>9687</p>
<p>9687</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.21 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>59</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7985</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>38</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>25541837</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>31</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>11230</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>29</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>122</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>9.10000038</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>6318</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>21530829</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>60</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>29</p>
<p>29</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>7985</p>
<p>7985</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>61</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>11230</p>
<p>11230</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.22 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>10370</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>26544589</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>43</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>12773</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>33</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>1</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>9.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>6825</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>22533581</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>62</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_GetData()</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>63</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>10370</p>
<p>10370</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>12773</p>
<p>12773</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.23 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>12755</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>52</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>64</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>27547341</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>14316</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>14</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>9.89999962</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>7332</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>23536333</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>65</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>14</p>
<p>14</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>12755</p>
<p>12755</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>66</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>14316</p>
<p>14316</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.24 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>20000</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>59</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>28550093</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>131</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>28203</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>121</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>21</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.20000005</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>7839</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>24539085</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>67</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>59</p>
<p>59</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_GetData()</p>
<p>136</p>
<p>136</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>121</p>
<p>121</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>68</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>20000</p>
<p>20000</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>28203</p>
<p>28203</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.25 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>14752</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>69</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>66</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_SEND</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>29552845</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>21478</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>28</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>0</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>8346</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>25541837</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>70</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_SEND</p>
<p>INIT_SENSOR1_DUMMY_SEND</p>
<p>DigColPsInt_GetData()</p>
<p>170</p>
<p>170</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>14</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>14752</p>
<p>14752</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>71</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>21478</p>
<p>21478</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.26 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>17542</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>73</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SENDCMD</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>30555597</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>17</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>22177</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>18</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>35</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>10</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>8853</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>26544589</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>72</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>73</p>
<p>73</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SENDCMD</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SENDCMD</p>
<p>DigColPsInt_GetData()</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>18</p>
<p>18</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>17542</p>
<p>17542</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>73</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>22177</p>
<p>22177</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.27 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>20332</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>80</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>31558349</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>74</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>23</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>22876</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>22</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>42</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>9360</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>27547341</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>75</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>162</p>
<p>162</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>20332</p>
<p>20332</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>76</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>22876</p>
<p>22876</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.28 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>23122</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>87</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>32561101</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>29</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>23575</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>26</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>49</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>0.699999988</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>9867</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>28550093</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>77</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READINIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_GetData()</p>
<p>130</p>
<p>130</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>26</p>
<p>26</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>23122</p>
<p>23122</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>78</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>23575</p>
<p>23575</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.29 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>25912</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>94</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>33563853</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>35</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>24274</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>79</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>30</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>56</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.10000002</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>10374</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>29552845</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>678</p>
<p>target_i2cREG1_temp.IMR</p>
<p>45</p>
<p>target_i2cREG1_temp.STR</p>
<p>66</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>6788</p>
<p>target_i2cREG1_temp.CNT</p>
<p>7878</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>678</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>56</p>
<p>target_i2cREG1_temp.IVR</p>
<p>778</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>80</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PSC</p>
<p>45</p>
<p>target_i2cREG1_temp.PID11</p>
<p>6788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>45</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>25912</p>
<p>25912</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>81</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>24274</p>
<p>24274</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.30 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>28702</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>101</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>34566605</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>41</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>24973</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>34</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>63</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>10881</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>30555597</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>82</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>101</p>
<p>101</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>28702</p>
<p>28702</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>83</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>24973</p>
<p>24973</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.31 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>31492</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>108</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>35569357</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>47</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>84</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>25672</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>38</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>70</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.89999998</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>11388</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>31558349</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>85</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>31492</p>
<p>31492</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>86</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>25672</p>
<p>25672</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.32 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>34282</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>115</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>36572109</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>53</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>26371</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>42</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>77</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.29999995</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>0</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>32561101</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>87</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>115</p>
<p>115</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>42</p>
<p>42</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>34282</p>
<p>34282</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>88</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>26371</p>
<p>26371</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.33 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>37072</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>122</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>37574861</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>59</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>89</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>27070</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>84</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.70000005</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>65535</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>33563853</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>90</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>84</p>
<p>84</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>37072</p>
<p>37072</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>91</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>27070</p>
<p>27070</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.34 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>39862</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>38577613</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>65</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>27769</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>91</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>3.0999999</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>14789</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>34566605</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>92</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>168</p>
<p>168</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>39862</p>
<p>39862</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>93</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>27769</p>
<p>27769</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.35 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>34282</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>115</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>39580365</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>53</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>94</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>26371</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>42</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.29999995</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>18975</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>35569357</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>95</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>115</p>
<p>115</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>162</p>
<p>162</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>42</p>
<p>42</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>34282</p>
<p>34282</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>96</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>26371</p>
<p>26371</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.36 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>37072</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>122</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>40583117</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>59</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>27070</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.70000005</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>21458</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>36572109</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>97</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>37072</p>
<p>37072</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>98</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>27070</p>
<p>27070</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.37 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>39862</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>41585869</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>65</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>99</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>27769</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>91</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>3.0999999</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>14789</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>37574861</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>100</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>168</p>
<p>168</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>39862</p>
<p>39862</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>101</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>27769</p>
<p>27769</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.38 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>34282</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>115</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>42588621</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>53</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>26371</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>42</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>77</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.29999995</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>9360</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>102</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>42</p>
<p>42</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>34282</p>
<p>34282</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>103</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>26371</p>
<p>26371</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.39 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>37072</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>122</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>43591373</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>104</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>59</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>27070</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>84</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>2.70000005</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>9867</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>4294967295</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>105</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>84</p>
<p>84</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>37072</p>
<p>37072</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>106</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>27070</p>
<p>27070</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.40 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>39862</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>44594125</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>65</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>27769</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>91</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>3.0999999</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>10374</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>1478524</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>107</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>91</p>
<p>91</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>108</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>39862</p>
<p>39862</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>27769</p>
<p>27769</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.41 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>109</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>0</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>0</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>110</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_GetData()</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>111</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.42 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>4294967295</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>10</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>65535</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>4294967295</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>112</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_GetData()</p>
<p>62</p>
<p>62</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>113</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>114</p>
<p><b>Test Case 3: Path Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS3.1&quot;(DigColPsInt_SensInitialized_Cnt_M_lgc == FALSE)=True</p>
<p>( ElapsedTime_mS_T_u16 &gt;= (uint16)D_SENSINITDELAY_MS_U08 )=True</p>
<p> (DigColPsInt_NackOccured_Cnt_M_lgc == TRUE)=False</p>
<p>(DigColPsInt_RecvOverrunError_Cnt_M_lgc == TRUE)=True</p>
<p>(DigColPsInt_BusBusySeqError_Cnt_M_lgc == TRUE)=False</p>
<p>(DigColPsInt_CmdFailOccurred_Cnt_M_lgc == TRUE)=True</p>
<p>( (DigColPsInt_TransactionCnt_Cnt_M_u08 == DigColPsInt_PrevTransactionCnt_Cnt_M_u08) &amp;&amp; (DigColPsInt_RecvdDataType_Cnt_M_u08 != </p>
<p>D_NONE_CNT_U08) )=False&quot;</p>
<p>TS3.2&quot;(DigColPsInt_SensInitialized_Cnt_M_lgc == FALSE)=False</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE)=True</p>
<p>(ElapsedTime_mS_T_u16 &gt; (uint16)(k_I2CHWInitTransactionTime_Sec_f32*D_SECTOMILLSEC_CNT_F32))=True</p>
<p> (DigColPsInt_NackOccured_Cnt_M_lgc == TRUE)=True</p>
<p>(DigColPsInt_RecvOverrunError_Cnt_M_lgc == TRUE)=False</p>
<p>(DigColPsInt_BusBusySeqError_Cnt_M_lgc == TRUE)=True</p>
<p>(DigColPsInt_CmdFailOccurred_Cnt_M_lgc == TRUE)=False&quot;</p>
<p>TS3.3&quot;(DigColPsInt_SensInitialized_Cnt_M_lgc == FALSE)=False</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE)=True</p>
<p>(ElapsedTime_mS_T_u16 &gt; (uint16)(k_I2CHWInitTransactionTime_Sec_f32*D_SECTOMILLSEC_CNT_F32))=False&quot;</p>
<p>TS3.4( (DigColPsInt_TransactionCnt_Cnt_M_u08 == DigColPsInt_PrevTransactionCnt_Cnt_M_u08) =True &amp;&amp; </p>
<p>(DigColPsInt_RecvdDataType_Cnt_M_u08 != D_NONE_CNT_U08) =False)</p>
<p>TS3.5&quot;(DigColPsInt_SensInitialized_Cnt_M_lgc == FALSE)=False</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE)=False&quot;</p>
<p>TS3.6&quot;(DigColPsInt_SensInitialized_Cnt_M_lgc == FALSE)=True</p>
<p>( ElapsedTime_mS_T_u16 &gt;= (uint16)D_SENSINITDELAY_MS_U08 )=False&quot;</p>
<p>TS3.7( (DigColPsInt_TransactionCnt_Cnt_M_u08 == DigColPsInt_PrevTransactionCnt_Cnt_M_u08) &amp;&amp; </p>
<p>(DigColPsInt_RecvdDataType_Cnt_M_u08 != D_NONE_CNT_U08) )=True</p>
<p><b>Test Step 3.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>5600</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>14</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>5486797</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>19</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>9687</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>119</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.10000002</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>1247</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>1475789</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>115</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>119</p>
<p>119</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>116</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>5600</p>
<p>5600</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>9687</p>
<p>9687</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>117</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7985</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>21</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>6489549</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>31</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>11230</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>29</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>126</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>7841</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>2478541</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>118</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>21</p>
<p>21</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_GetData()</p>
<p>134</p>
<p>134</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>29</p>
<p>29</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>7985</p>
<p>7985</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>119</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>11230</p>
<p>11230</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>27065</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>77</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>14511565</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>23574</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>79</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>66</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>4.69999981</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>741</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>10500557</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>120</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>79</p>
<p>79</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>27065</p>
<p>27065</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>121</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>23574</p>
<p>23574</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>84</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>122</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>15514317</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>93</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>25117</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>93</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>73</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>5.0999999</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>1248</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>11503309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>123</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>73</p>
<p>73</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>93</p>
<p>93</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>124</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>25117</p>
<p>25117</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>28702</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>101</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>34566605</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>41</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>24973</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>34</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>63</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>1.5</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>10881</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>30555597</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>125</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>101</p>
<p>101</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_GetData()</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>126</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>28702</p>
<p>28702</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>24973</p>
<p>24973</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>127</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>0</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>0</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>128</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_GetData()</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>129</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p>DtrmnElapsedTime_mS_u16</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>ColSnsrDataPtr_Cnt_T_u16</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>DataTypePtr_Cnt_T_u08</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>4294967295</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>DtrmnElapsedTime_mS_u16(ElapsedTime)</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>SpurSnsrDataPtr_Cnt_T_u16</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_I2CHWInitTransactionTime_Sec_f32</p>
<p>10</p>
<p>target_DtrmnElapsedTime_mS_u16_ElapsedTime</p>
<p>65535</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>4294967295</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>130</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_GetData()</p>
<p>62</p>
<p>62</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_PrevTransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>target_ColSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<p>target_DataTypePtr_Cnt_T_u08</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:35:27+0530</i></p>
<p><i>DigColPsInt_GetData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>131</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_SpurSnsrDataPtr_Cnt_T_u16</p>
<p>65535</p>
<p>65535</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>DigColPsInt_StartRequest</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p>100 %</p>
<p><b>Branch (C1) Coverage</b></p>
<p>100 %</p>
<p><b>MCC Coverage</b></p>
<p><b>90.9 %</b></p>
<p><b>MC/DC Coverage</b></p>
<p><b>90.9 %</b></p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>3</p>
<p><b>Successful</b></p>
<p>3</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Metrics Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1&quot;Shortest Execution Path:</p>
<p>((DigColPsInt_SensInitialized_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_CurrentStepNo_Cnt_M_enum &gt;= INIT_COMPLETE))=False&quot;</p>
<p>TS1.2&quot;Longest Execution Path:</p>
<p>((DigColPsInt_SensInitialized_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_CurrentStepNo_Cnt_M_enum &gt;= INIT_COMPLETE))=True</p>
<p>((Status_Cnt_T_u16 &amp; I2C_BUSBUSY) == 0U)=True</p>
<p>((Type_Cnt_T_u08 == D_ANGLEDATA_CNT_U08) &amp;&amp; (DigColPsInt_PrevReqDataType_Cnt_M_u08 == D_ANGLEDATA_CNT_U08))=False</p>
<p>((Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) &amp;&amp; (Type_Cnt_T_u08 &lt;= D_STATUSREG_CNT_U08))=False&quot;</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>655</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>3</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>55</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>4</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>5</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>6</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>7</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>123</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>8</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>9</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>10</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>11</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>12</p>
<p><b>Test Case 2: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS2.1Type_Cnt_T_u08=min</p>
<p>TS2.2Type_Cnt_T_u08=max</p>
<p>TS2.3Type_Cnt_T_u08=mid</p>
<p>TS2.4k_ColSensorI2CAddress_Cnt_u08=min</p>
<p>TS2.5k_ColSensorI2CAddress_Cnt_u08=max</p>
<p>TS2.6k_ColSensorI2CAddress_Cnt_u08=mid</p>
<p>TS2.7DigColPsInt_PrevReqDataType_Cnt_M_u08=min</p>
<p>TS2.8DigColPsInt_PrevReqDataType_Cnt_M_u08=max</p>
<p>TS2.9DigColPsInt_PrevReqDataType_Cnt_M_u08=mid</p>
<p>TS2.10I2c_GetStatus = min</p>
<p>TS2.11I2c_GetStatus = max</p>
<p>TS2.12I2c_GetStatus = mid</p>
<p>TS2.13DigColPsInt_CurrentStepNo_Cnt_M_enum=min</p>
<p>TS2.14DigColPsInt_CurrentStepNo_Cnt_M_enum=max</p>
<p>TS2.15DigColPsInt_CurrentStepNo_Cnt_M_enum=mid</p>
<p>TS2.16DigColPsInt_SensInitialized_Cnt_M_lgc=min</p>
<p>TS2.17DigColPsInt_SensInitialized_Cnt_M_lgc=max</p>
<p>TS2.18all min </p>
<p>TS2.19all max</p>
<p><b>Test Step 2.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>123</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>13</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>14</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>15</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>16</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>554</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>5</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>20</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>17</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>18</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>19</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>20</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>21</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>766</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>3</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>30</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>22</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>23</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>24</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>25</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>69</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>788</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>1</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>26</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>27</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>28</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>29</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>33</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>887</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>2</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>30</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>31</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>32</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>33</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>34</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>655</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>3</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>55</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>35</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>36</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>37</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>38</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>123</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>1</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>40</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>39</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>40</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>41</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>42</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.8 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>12</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>766</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>1</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>55</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>43</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>44</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>45</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>46</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.9 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>47</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>886</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>1</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>60</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>48</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>49</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>0</p>
<p>0</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>50</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>51</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.10 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>77</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>0</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>1</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>69</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>52</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>53</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>69</p>
<p>69</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>54</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>55</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.11 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>65535</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>2</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>33</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>56</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>57</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>65</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>58</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>59</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.12 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>78</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>60</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_GetStatus()</p>
<p>4000</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>3</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>55</p>
<p>target_i2cREG1_temp.OAR</p>
<p>678</p>
<p>target_i2cREG1_temp.IMR</p>
<p>45</p>
<p>target_i2cREG1_temp.STR</p>
<p>66</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>6788</p>
<p>target_i2cREG1_temp.CNT</p>
<p>7878</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>678</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>56</p>
<p>target_i2cREG1_temp.IVR</p>
<p>778</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>45</p>
<p>target_i2cREG1_temp.PID11</p>
<p>6788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>45</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>61</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>62</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>78</p>
<p>78</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>63</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>64</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.13 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>123</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>2</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>65</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>66</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>67</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>68</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.14 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>554</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>4</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>20</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>69</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>70</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>71</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>72</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.15 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>766</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>3</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>30</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>73</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>74</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>75</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>76</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.16 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>77</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>655</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>3</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>55</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>78</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>79</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>80</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>81</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.17 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>123</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>1</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>40</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>82</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>83</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>84</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>85</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.18 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>0</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>86</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>87</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>88</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>89</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.19 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>65535</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>5</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>90</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>91</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>92</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>93</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>94</p>
<p><b>Test Case 3: Path Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS3.1&quot;((DigColPsInt_SensInitialized_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_CurrentStepNo_Cnt_M_enum &gt;= INIT_COMPLETE))=True</p>
<p>((Status_Cnt_T_u16 &amp; I2C_BUSBUSY) == 0U)=True</p>
<p>((Type_Cnt_T_u08 == D_ANGLEDATA_CNT_U08) &amp;&amp; (DigColPsInt_PrevReqDataType_Cnt_M_u08 == D_ANGLEDATA_CNT_U08))=False</p>
<p>((Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) &amp;&amp; (Type_Cnt_T_u08 &lt;= D_STATUSREG_CNT_U08))=False&quot;</p>
<p>TS3.2&quot;((DigColPsInt_SensInitialized_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_CurrentStepNo_Cnt_M_enum &gt;= INIT_COMPLETE))=True</p>
<p>((Status_Cnt_T_u16 &amp; I2C_BUSBUSY) == 0U)=True</p>
<p>((Type_Cnt_T_u08 == D_ANGLEDATA_CNT_U08) &amp;&amp; (DigColPsInt_PrevReqDataType_Cnt_M_u08 == D_ANGLEDATA_CNT_U08))=False</p>
<p>((Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) &amp;&amp; (Type_Cnt_T_u08 &lt;= D_STATUSREG_CNT_U08))=True&quot;</p>
<p>TS3.3&quot;((DigColPsInt_SensInitialized_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_CurrentStepNo_Cnt_M_enum &gt;= INIT_COMPLETE))=True</p>
<p>((Status_Cnt_T_u16 &amp; I2C_BUSBUSY) == 0U)=True</p>
<p>((Type_Cnt_T_u08 == D_ANGLEDATA_CNT_U08) &amp;&amp; (DigColPsInt_PrevReqDataType_Cnt_M_u08 == D_ANGLEDATA_CNT_U08))=True&quot;</p>
<p>TS3.4&quot;((DigColPsInt_SensInitialized_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_CurrentStepNo_Cnt_M_enum &gt;= INIT_COMPLETE))=True</p>
<p>((Status_Cnt_T_u16 &amp; I2C_BUSBUSY) == 0U)=False&quot;</p>
<p>TS3.5((DigColPsInt_SensInitialized_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_CurrentStepNo_Cnt_M_enum &gt;= INIT_COMPLETE))=False</p>
<p><b>Test Step 3.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>123</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>95</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>96</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>97</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>98</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>554</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>5</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>20</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>99</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>100</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>101</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>102</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>77</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>0</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>103</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>69</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>104</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>105</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>69</p>
<p>69</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>106</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>107</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>I2c_GetStatus()</p>
<p>65535</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>2</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>33</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>108</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>109</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>65</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>110</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>111</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GetStatus</p>
<p>1</p>
<p>I2c_GetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SensInitialized_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>I2c_GetStatus()</p>
<p>655</p>
<p>I2c_GetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Type_Cnt_T_u08</p>
<p>3</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>55</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>112</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>113</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>114</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_GetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:44:33+0530</i></p>
<p><i>DigColPsInt_StartRequest</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>115</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:33:34+0530</i></p>
<p><i>DigColPsInt_GetCustData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>DigColPsInt_GetCustData</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p>100 %</p>
<p><b>Branch (C1) Coverage</b></p>
<p>100 %</p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>1</p>
<p><b>Successful</b></p>
<p>1</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:33:34+0530</i></p>
<p><i>DigColPsInt_GetCustData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:33:34+0530</i></p>
<p><i>DigColPsInt_GetCustData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1DigColPsInt_I2CHwCustData_Uls_M_u16=&gt;Min</p>
<p>TS1.2DigColPsInt_I2CHwCustData_Uls_M_u16=&gt;Max</p>
<p>TS1.3DigColPsInt_I2CHwCustData_Uls_M_u16=Pos</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_GetCustData()</p>
<p>0</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_GetCustData()</p>
<p>511</p>
<p>511</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>124</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_GetCustData()</p>
<p>124</p>
<p>124</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>DigColPsInt_Init</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p>100 %</p>
<p><b>Branch (C1) Coverage</b></p>
<p>100 %</p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>1</p>
<p><b>Successful</b></p>
<p>1</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1GetSystemTime_mS_u32=min</p>
<p>TS1.2GetSystemTime_mS_u32=max</p>
<p>TS1.3GetSystemTime_mS_u32=mid</p>
<p>TS1.4All min</p>
<p>TS1.5All max</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Enable(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str</p>
<p>I2c_EnableNotification(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Init(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetCount(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>23</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1000</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>666</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>7587</p>
<p>target_i2cREG1_temp.CNT</p>
<p>356</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>876</p>
<p>target_i2cREG1_temp.DXR</p>
<p>98</p>
<p>target_i2cREG1_temp.MDR</p>
<p>764</p>
<p>target_i2cREG1_temp.IVR</p>
<p>736</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>33</p>
<p>target_i2cREG1_temp.PID11</p>
<p>7</p>
<p>target_i2cREG1_temp.PID12</p>
<p>12</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>511</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>0</p>
<p>0</p>
<p>I2c_EnableNotification(Flags_Cnt_T_b32)</p>
<p>63</p>
<p>63</p>
<p>I2c_SetCount(Count_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.OAR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.STR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>666</p>
<p>666</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>7587</p>
<p>7587</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CNT</p>
<p>356</p>
<p>356</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SAR</p>
<p>876</p>
<p>876</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DXR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.MDR</p>
<p>764</p>
<p>764</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IVR</p>
<p>736</p>
<p>736</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSC</p>
<p>33</p>
<p>33</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7</p>
<p>7</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>4</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.OAR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.STR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>666</p>
<p>666</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>7587</p>
<p>7587</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CNT</p>
<p>356</p>
<p>356</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SAR</p>
<p>876</p>
<p>876</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DXR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.MDR</p>
<p>764</p>
<p>764</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IVR</p>
<p>736</p>
<p>736</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSC</p>
<p>33</p>
<p>33</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.OAR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.STR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>666</p>
<p>666</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>7587</p>
<p>7587</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CNT</p>
<p>356</p>
<p>356</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SAR</p>
<p>876</p>
<p>876</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DXR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.MDR</p>
<p>764</p>
<p>764</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IVR</p>
<p>736</p>
<p>736</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSC</p>
<p>33</p>
<p>33</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.OAR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.STR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>666</p>
<p>666</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>7587</p>
<p>7587</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CNT</p>
<p>356</p>
<p>356</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SAR</p>
<p>876</p>
<p>876</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DXR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.MDR</p>
<p>764</p>
<p>764</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IVR</p>
<p>736</p>
<p>736</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSC</p>
<p>33</p>
<p>33</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>5</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Enable(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str</p>
<p>I2c_EnableNotification(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Init(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetCount(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>4294967295</p>
<p>target_i2cREG1_temp.OAR</p>
<p>456</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>4555</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>54</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1000</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>98</p>
<p>target_i2cREG1_temp.IVR</p>
<p>332</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>4</p>
<p>target_i2cREG1_temp.PID11</p>
<p>7788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>34</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>511</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>4294967295</p>
<p>4294967295</p>
<p>I2c_EnableNotification(Flags_Cnt_T_b32)</p>
<p>63</p>
<p>63</p>
<p>I2c_SetCount(Count_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.OAR</p>
<p>456</p>
<p>456</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.STR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>4555</p>
<p>4555</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DRR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.MDR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IVR</p>
<p>332</p>
<p>332</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSC</p>
<p>4</p>
<p>4</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID12</p>
<p>34</p>
<p>34</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>6</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.OAR</p>
<p>456</p>
<p>456</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.STR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>4555</p>
<p>4555</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DRR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.MDR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IVR</p>
<p>332</p>
<p>332</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSC</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID12</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.OAR</p>
<p>456</p>
<p>456</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.STR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>4555</p>
<p>4555</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DRR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.MDR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IVR</p>
<p>332</p>
<p>332</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSC</p>
<p>4</p>
<p>4</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID12</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.OAR</p>
<p>456</p>
<p>456</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.STR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>4555</p>
<p>4555</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DRR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1000</p>
<p>1000</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.MDR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IVR</p>
<p>332</p>
<p>332</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSC</p>
<p>4</p>
<p>4</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID12</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>7</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Enable(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str</p>
<p>I2c_EnableNotification(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Init(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetCount(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>1457865</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>125</p>
<p>target_i2cREG1_temp.STR</p>
<p>44</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>3298</p>
<p>target_i2cREG1_temp.CNT</p>
<p>455</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>123</p>
<p>target_i2cREG1_temp.DXR</p>
<p>7</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>75</p>
<p>target_i2cREG1_temp.PID11</p>
<p>5444</p>
<p>target_i2cREG1_temp.PID12</p>
<p>76</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>511</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>1457865</p>
<p>1457865</p>
<p>I2c_EnableNotification(Flags_Cnt_T_b32)</p>
<p>63</p>
<p>63</p>
<p>I2c_SetCount(Count_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IMR</p>
<p>125</p>
<p>125</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.STR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>3298</p>
<p>3298</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CNT</p>
<p>455</p>
<p>455</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SAR</p>
<p>123</p>
<p>123</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DXR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSC</p>
<p>75</p>
<p>75</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5444</p>
<p>5444</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>8</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID12</p>
<p>76</p>
<p>76</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IMR</p>
<p>125</p>
<p>125</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.STR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>3298</p>
<p>3298</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CNT</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SAR</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DXR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSC</p>
<p>75</p>
<p>75</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5444</p>
<p>5444</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID12</p>
<p>76</p>
<p>76</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IMR</p>
<p>125</p>
<p>125</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.STR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>3298</p>
<p>3298</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CNT</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SAR</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DXR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSC</p>
<p>75</p>
<p>75</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5444</p>
<p>5444</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID12</p>
<p>76</p>
<p>76</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IMR</p>
<p>125</p>
<p>125</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.STR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>3298</p>
<p>3298</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CNT</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SAR</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DXR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>9</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSC</p>
<p>75</p>
<p>75</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5444</p>
<p>5444</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID12</p>
<p>76</p>
<p>76</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Enable(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str</p>
<p>I2c_EnableNotification(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Init(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetCount(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>511</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>0</p>
<p>0</p>
<p>I2c_EnableNotification(Flags_Cnt_T_b32)</p>
<p>63</p>
<p>63</p>
<p>I2c_SetCount(Count_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>10</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>11</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>GetSystemTime_mS_u32(CurrentTime)</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>I2c_Enable(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str</p>
<p>I2c_EnableNotification(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Init(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetCount(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_GetSystemTime_mS_u32_CurrentTime</p>
<p>4294967295</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>511</p>
<p>DigColPsInt_InitialTime_mS_M_u32</p>
<p>4294967295</p>
<p>4294967295</p>
<p>I2c_EnableNotification(Flags_Cnt_T_b32)</p>
<p>63</p>
<p>63</p>
<p>I2c_SetCount(Count_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>12</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_EnableNotification_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Enable_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Init_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:36:07+0530</i></p>
<p><i>DigColPsInt_Init</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>13</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetCount_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_Init</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_SetCount</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_EnableNotification</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>I2c_Enable</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p>GetSystemTime_mS_u32</p>
<p>1</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>SetupRead</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p>100 %</p>
<p><b>Branch (C1) Coverage</b></p>
<p>100 %</p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>1</p>
<p><b>Successful</b></p>
<p>1</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1DigColPsInt_CurrentSlave_Cnt_M_u08=min</p>
<p>TS1.2DigColPsInt_CurrentSlave_Cnt_M_u08=max</p>
<p>TS1.3DigColPsInt_CurrentSlave_Cnt_M_u08=mid</p>
<p>TS1.4D_I2CREG_STRCPTR.IMR=min</p>
<p>TS1.5D_I2CREG_STRCPTR.IMR=max</p>
<p>TS1.6D_I2CREG_STRCPTR.IMR=mid</p>
<p>TS1.7D_I2CREG_STRCPTR.STR=min</p>
<p>TS1.8D_I2CREG_STRCPTR.STR=max</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>1</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>12</p>
<p>target_i2cREG1_temp.IMR</p>
<p>12</p>
<p>target_i2cREG1_temp.STR</p>
<p>1233</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>1478</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>637</p>
<p>target_i2cREG1_temp.CNT</p>
<p>3567</p>
<p>target_i2cREG1_temp.DRR</p>
<p>44</p>
<p>target_i2cREG1_temp.SAR</p>
<p>256</p>
<p>target_i2cREG1_temp.DXR</p>
<p>23</p>
<p>target_i2cREG1_temp.MDR</p>
<p>365</p>
<p>target_i2cREG1_temp.IVR</p>
<p>346</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>57</p>
<p>target_i2cREG1_temp.PID11</p>
<p>3567</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1233</p>
<p>1233</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>1478</p>
<p>1478</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>637</p>
<p>637</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>256</p>
<p>256</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>365</p>
<p>365</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>346</p>
<p>346</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>57</p>
<p>57</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>4</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1233</p>
<p>1233</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>1478</p>
<p>1478</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>637</p>
<p>637</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>256</p>
<p>256</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>365</p>
<p>365</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>346</p>
<p>346</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>57</p>
<p>57</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>5</p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>45</p>
<p>target_i2cREG1_temp.IMR</p>
<p>34</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>9859</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>976</p>
<p>target_i2cREG1_temp.CNT</p>
<p>9787</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>347</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>796</p>
<p>target_i2cREG1_temp.IVR</p>
<p>976</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>9787</p>
<p>target_i2cREG1_temp.PID12</p>
<p>98</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9859</p>
<p>9859</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>347</p>
<p>347</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>796</p>
<p>796</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9859</p>
<p>9859</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>347</p>
<p>347</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>6</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>796</p>
<p>796</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>67</p>
<p>target_i2cREG1_temp.IMR</p>
<p>67</p>
<p>target_i2cREG1_temp.STR</p>
<p>788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>9488</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4523</p>
<p>target_i2cREG1_temp.CNT</p>
<p>5448</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>98</p>
<p>target_i2cREG1_temp.DXR</p>
<p>5</p>
<p>target_i2cREG1_temp.MDR</p>
<p>276</p>
<p>target_i2cREG1_temp.IVR</p>
<p>35</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>9</p>
<p>target_i2cREG1_temp.PID11</p>
<p>5448</p>
<p>target_i2cREG1_temp.PID12</p>
<p>12</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9488</p>
<p>9488</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4523</p>
<p>4523</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>7</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>276</p>
<p>276</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9488</p>
<p>9488</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4523</p>
<p>4523</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>276</p>
<p>276</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>887</p>
<p>target_i2cREG1_temp.IMR</p>
<p>77</p>
<p>target_i2cREG1_temp.STR</p>
<p>7777</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>6457</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>982</p>
<p>target_i2cREG1_temp.CNT</p>
<p>895</p>
<p>target_i2cREG1_temp.DRR</p>
<p>35</p>
<p>target_i2cREG1_temp.SAR</p>
<p>367</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>978</p>
<p>target_i2cREG1_temp.IVR</p>
<p>2000</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>8</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>895</p>
<p>target_i2cREG1_temp.PID12</p>
<p>35</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>887</p>
<p>887</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>77</p>
<p>77</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7777</p>
<p>7777</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>6457</p>
<p>6457</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>982</p>
<p>982</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>367</p>
<p>367</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>978</p>
<p>978</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>2000</p>
<p>2000</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>887</p>
<p>887</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>77</p>
<p>77</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7777</p>
<p>7777</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>6457</p>
<p>6457</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>982</p>
<p>982</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>367</p>
<p>367</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>978</p>
<p>978</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>2000</p>
<p>2000</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>9</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>56</p>
<p>target_i2cREG1_temp.STR</p>
<p>555</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7687</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>654</p>
<p>target_i2cREG1_temp.CNT</p>
<p>434</p>
<p>target_i2cREG1_temp.DRR</p>
<p>69</p>
<p>target_i2cREG1_temp.SAR</p>
<p>102</p>
<p>target_i2cREG1_temp.DXR</p>
<p>37</p>
<p>target_i2cREG1_temp.MDR</p>
<p>5378</p>
<p>target_i2cREG1_temp.IVR</p>
<p>567</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>34</p>
<p>target_i2cREG1_temp.PID11</p>
<p>434</p>
<p>target_i2cREG1_temp.PID12</p>
<p>69</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7687</p>
<p>7687</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>102</p>
<p>102</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>37</p>
<p>37</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>5378</p>
<p>5378</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>10</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7687</p>
<p>7687</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>102</p>
<p>102</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>37</p>
<p>37</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>5378</p>
<p>5378</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>555</p>
<p>target_i2cREG1_temp.IMR</p>
<p>98</p>
<p>target_i2cREG1_temp.STR</p>
<p>898</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>764</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>76</p>
<p>target_i2cREG1_temp.CNT</p>
<p>324</p>
<p>target_i2cREG1_temp.DRR</p>
<p>100</p>
<p>target_i2cREG1_temp.SAR</p>
<p>76</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>654</p>
<p>target_i2cREG1_temp.IVR</p>
<p>478</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>67</p>
<p>target_i2cREG1_temp.PID11</p>
<p>324</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>11</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>898</p>
<p>898</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>764</p>
<p>764</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>478</p>
<p>478</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>898</p>
<p>898</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>764</p>
<p>764</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>478</p>
<p>478</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>12</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>13</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.8 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:45:17+0530</i></p>
<p><i>SetupRead</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>14</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>DigColPsInt_InterruptNotification</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p><b>98.5 %</b></p>
<p><b>Branch (C1) Coverage</b></p>
<p><b>98.52 %</b></p>
<p><b>MCC Coverage</b></p>
<p>100 %</p>
<p><b>MC/DC Coverage</b></p>
<p><b>98.59 %</b></p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>3</p>
<p><b>Successful</b></p>
<p>3</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Metrics Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1&quot;Shortest Execution Path</p>
<p>switch ((i2cIntFlags)Flags_Cnt_T_b16)=&gt;Default&quot;</p>
<p>TS1.2&quot;Longest Execution Path</p>
<p>switch case INIT_SENSOR2_EXTREADCTRLREG_READ:True</p>
<p>( (DigColPsInt_Buffer_Cnt_M_u08[1] &amp; 0x01U) == 0x01U )=True</p>
<p>( (DigColPsInt_ColCustDatFound_Cnt_M_lgc == TRUE) &amp;&amp; (DigColPsInt_SpurCustDatFound_Cnt_M_lgc == TRUE) )=False</p>
<p>( DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08 &gt; D_MAXATTEMPTSFORCUSTDATREAD_CNT_U08 )=False&quot;</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>100</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>5</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>20</p>
<p>Flags_Cnt_T_b16</p>
<p>64</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>14</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>20</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>4</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>5</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>6</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>20</p>
<p>20</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>7</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>8</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>9</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>7</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>10</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>11</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>130</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>12</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>13</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>14</p>
<p> </p>
<p> </p>
<p><b>Test Case 2: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS2.1Flags_Cnt_T_b16 = min</p>
<p>TS2.2Flags_Cnt_T_b16 = max</p>
<p>TS2.3Flags_Cnt_T_b16 = mid</p>
<p>TS2.4DigColPsInt_CurrentStepNo_Cnt_M_enum = min</p>
<p>TS2.5DigColPsInt_CurrentStepNo_Cnt_M_enum = max</p>
<p>TS2.6DigColPsInt_CurrentStepNo_Cnt_M_enum = mid</p>
<p>TS2.7k_SpurSensorI2CAddress_Cnt_u08 = min</p>
<p>TS2.8k_SpurSensorI2CAddress_Cnt_u08 = max</p>
<p>TS2.9k_SpurSensorI2CAddress_Cnt_u08 = mid</p>
<p>TS2.10DigColPsInt_Buffer_Cnt_M_u08[3] = min</p>
<p>TS2.11DigColPsInt_Buffer_Cnt_M_u08[3] = max</p>
<p>TS2.12DigColPsInt_Buffer_Cnt_M_u08[3] = mid</p>
<p>TS2.13DigColPsInt_InitFailedOnce_Cnt_M_lgc = min</p>
<p>TS2.14DigColPsInt_InitFailedOnce_Cnt_M_lgc = max</p>
<p>TS2.15DigColPsInt_SkipRegisterWrite_Cnt_M_lgc = min</p>
<p>TS2.16DigColPsInt_SkipRegisterWrite_Cnt_M_lgc = max</p>
<p>TS2.17DigColPsInt_PrevReqDataType_Cnt_M_u08 = min</p>
<p>TS2.18DigColPsInt_PrevReqDataType_Cnt_M_u08 = max</p>
<p>TS2.19DigColPsInt_PrevReqDataType_Cnt_M_u08 = mid</p>
<p>TS2.20DigColPsInt_TransactionCnt_Cnt_M_u08 = min</p>
<p>TS2.21DigColPsInt_TransactionCnt_Cnt_M_u08 = max</p>
<p>TS2.22DigColPsInt_TransactionCnt_Cnt_M_u08 = mid</p>
<p>TS2.23k_ColSensorI2CAddress_Cnt_u08 = min</p>
<p>TS2.24k_ColSensorI2CAddress_Cnt_u08 = max</p>
<p>TS2.25k_ColSensorI2CAddress_Cnt_u08 = mid</p>
<p>TS2.26DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08 = min</p>
<p>TS2.27DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08 = max</p>
<p>TS2.28DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08 = mid</p>
<p>TS2.29DigColPsInt_ColCustDatFound_Cnt_M_lgc = min</p>
<p>TS2.30DigColPsInt_ColCustDatFound_Cnt_M_lgc = max</p>
<p>TS2.31DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16 = min</p>
<p>TS2.32DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16 = max</p>
<p>TS2.33DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16 = mid</p>
<p>TS2.34DigColPsInt_SpurCustDatFound_Cnt_M_lgc = min</p>
<p>TS2.35DigColPsInt_SpurCustDatFound_Cnt_M_lgc = max</p>
<p>TS2.36All min</p>
<p>TS2.37All max</p>
<p><b>Test Step 2.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>1</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>15</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>16</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>17</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_SetStatus(Status_Cnt_T_u16)</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>18</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>19</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetStatus</p>
<p>1</p>
<p>I2c_SetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>20</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>100</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>5</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>20</p>
<p>Flags_Cnt_T_b16</p>
<p>64</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>14</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>20</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>21</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>22</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>495</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>23</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>20</p>
<p>20</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>24</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>25</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>110</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>8</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>30</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>19</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>30</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>26</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>27</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>28</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>29</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>30</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>120</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>10</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>11</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>31</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>40</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>24</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>40</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>32</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>33</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>34</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>35</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>36</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>13</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>14</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>Flags_Cnt_T_b16</p>
<p>1</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>29</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>50</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>37</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>38</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>39</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>13</p>
<p>13</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>14</p>
<p>14</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>I2c_SetStatus(Status_Cnt_T_u16)</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>40</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>41</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetStatus</p>
<p>1</p>
<p>I2c_SetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>16</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>17</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>60</p>
<p>Flags_Cnt_T_b16</p>
<p>1</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>42</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>34</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>60</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>43</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>44</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>16</p>
<p>16</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>17</p>
<p>17</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>60</p>
<p>60</p>
<p>I2c_SetStatus(Status_Cnt_T_u16)</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>45</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>46</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>47</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetStatus</p>
<p>1</p>
<p>I2c_SetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>15</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>19</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>20</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>70</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>39</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>48</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>49</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>50</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>19</p>
<p>19</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>70</p>
<p>70</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>51</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>52</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.8 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>22</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>23</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>80</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>53</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>44</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>54</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>55</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>23</p>
<p>23</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>80</p>
<p>80</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>56</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>57</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>58</p>
<p> </p>
<p><b>Test Step 2.9 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>9</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>25</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>25</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>26</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>90</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>49</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>59</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>60</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>61</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>25</p>
<p>25</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>26</p>
<p>26</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>90</p>
<p>90</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>62</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>63</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.10 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>28</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>29</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>64</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>54</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>65</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>66</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>28</p>
<p>28</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>29</p>
<p>29</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>67</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>68</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.11 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>69</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>35</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>31</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>32</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>59</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>70</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>71</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>72</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>35</p>
<p>35</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>31</p>
<p>31</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>73</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>74</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.12 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>34</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>35</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>64</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>75</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>76</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>77</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>35</p>
<p>35</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>78</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>79</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.13 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>80</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>37</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>38</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>69</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>81</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>82</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>83</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>37</p>
<p>37</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>130</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>84</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>85</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.14 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>74</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>86</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>87</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>88</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>74</p>
<p>74</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>89</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>90</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.15 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>43</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>91</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>44</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>13</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>79</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>110</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>92</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>93</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>261</p>
<p>261</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_SETREG</p>
<p>READ_SENSOR2_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>43</p>
<p>43</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>94</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>13</p>
<p>13</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>95</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>96</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.16 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>46</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>47</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>84</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>97</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>98</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>99</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2580</p>
<p>2580</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>47</p>
<p>47</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>14</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>100</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>101</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.17 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>49</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>50</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>102</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>6</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>89</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>103</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>104</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>5676</p>
<p>5676</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_SETREG</p>
<p>READ_SENSOR2_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>49</p>
<p>49</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>105</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>106</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>107</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.18 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>50</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>52</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>53</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>7</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>94</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>108</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>109</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>110</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>52</p>
<p>52</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>53</p>
<p>53</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>2575</p>
<p>2575</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>111</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>112</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.19 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>55</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>56</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>8</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>113</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>99</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>15</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>114</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>115</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7224</p>
<p>7224</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>15</p>
<p>15</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_SETREG</p>
<p>READ_SENSOR2_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>116</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>117</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>118</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.20 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>9</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>70</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>58</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>59</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>104</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>20</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>119</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>120</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>121</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>58</p>
<p>58</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>59</p>
<p>59</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>31633</p>
<p>31633</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>122</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>123</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.21 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>80</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>61</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>62</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>124</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>109</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>25</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>125</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>126</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>61</p>
<p>61</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>62</p>
<p>62</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>25800</p>
<p>25800</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>127</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>128</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.22 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>129</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>56</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>90</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>64</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>65</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>7878</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>114</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>30</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>130</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>131</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>678</p>
<p>target_i2cREG1_temp.IMR</p>
<p>45</p>
<p>target_i2cREG1_temp.STR</p>
<p>66</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>6788</p>
<p>target_i2cREG1_temp.CNT</p>
<p>7878</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>678</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>56</p>
<p>target_i2cREG1_temp.IVR</p>
<p>778</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>45</p>
<p>target_i2cREG1_temp.PID11</p>
<p>6788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>45</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>132</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>64</p>
<p>64</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>65</p>
<p>65</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>261</p>
<p>261</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>101</p>
<p>101</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>133</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>134</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.23 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>135</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>136</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>137</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>138</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>139</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.24 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>35</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_DUMMY_READ</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>140</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>70</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>71</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>141</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>142</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>71</p>
<p>71</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>143</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>144</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>145</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.25 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>73</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>74</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>111</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>146</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>147</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>148</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>111</p>
<p>111</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>73</p>
<p>73</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>74</p>
<p>74</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>149</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>150</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.26 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>151</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>7</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>152</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>153</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>154</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>130</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>155</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>156</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.27 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>79</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>80</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>11</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>157</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>158</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>159</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>14</p>
<p>14</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADDATREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>79</p>
<p>79</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>160</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>161</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.28 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>82</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>83</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>162</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>13</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>15</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>110</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>163</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>164</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>15</p>
<p>15</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>82</p>
<p>82</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>83</p>
<p>83</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>13</p>
<p>13</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>165</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>166</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>167</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.29 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>85</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>86</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>19</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>168</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>169</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>170</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>19</p>
<p>19</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>85</p>
<p>85</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>86</p>
<p>86</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>14</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>171</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>172</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.30 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>88</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>89</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>6</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>173</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>23</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>174</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>175</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>23</p>
<p>23</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>89</p>
<p>89</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>176</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>177</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>178</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.31 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>50</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>91</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>7</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>27</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>179</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>180</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>181</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>182</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>183</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.32 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>9</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>94</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>255</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>8</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>184</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>31</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>15</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>185</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>186</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>187</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>188</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.33 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>189</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>70</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>97</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>147</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>35</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>20</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>190</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>191</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>192</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>147</p>
<p>147</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>147</p>
<p>147</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>193</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>194</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.34 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>106</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>180</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>47</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>195</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>196</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>197</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>47</p>
<p>47</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>106</p>
<p>106</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>180</p>
<p>180</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>14</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>198</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>199</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.35 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>109</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>200</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>191</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>6</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>51</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>201</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>202</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>495</p>
<p>495</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>51</p>
<p>51</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>109</p>
<p>109</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>191</p>
<p>191</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>203</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>897</p>
<p>897</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>204</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>205</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.36 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>0</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>Flags_Cnt_T_b16</p>
<p>1</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>206</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>207</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>208</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>I2c_SetStatus(Status_Cnt_T_u16)</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>209</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>210</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetStatus</p>
<p>1</p>
<p>I2c_SetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 2.37 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>255</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>211</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>Flags_Cnt_T_b16</p>
<p>64</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>212</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>213</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>511</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>214</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>215</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>216</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>217</p>
<p><b>Test Case 3: Path Test</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>218</p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS3.1(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_SENSOR2_READERROR_SETREG) = TRUE</p>
<p>TS3.2&quot;(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_SENSOR2_READERROR_SETREG) =  FALSE</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE) = TRUE&quot;</p>
<p>TS3.3&quot;(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_SENSOR2_READERROR_SETREG) =  FALSE</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE) = FALSE&quot;</p>
<p>TS3.4Case : I2C_AL_INT;(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE) = TRUE</p>
<p>TS3.5Case : I2C_AL_INT;(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE) = FALSE</p>
<p>TS3.6&quot;Case : INIT_SENSOR1_CHECKSTAT_READ;</p>
<p>((DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U) = TRUE &amp;&amp; </p>
<p>(DigColPsInt_InitFailedOnce_Cnt_M_lgc == FALSE) = TRUE&quot;</p>
<p>TS3.7&quot;Case : INIT_SENSOR1_CHECKSTAT_READ;</p>
<p>((DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U) = TRUE &amp;&amp; </p>
<p>(DigColPsInt_InitFailedOnce_Cnt_M_lgc == FALSE) = FALSE&quot;</p>
<p>TS3.8&quot;Case : INIT_SENSOR1_CHECKSTAT_READ;</p>
<p>((DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U) = FALSE &amp;&amp; </p>
<p>(DigColPsInt_InitFailedOnce_Cnt_M_lgc == FALSE) = TRUE&quot;</p>
<p>TS3.9&quot; Case : INIT_SENSOR2_CHECKSTAT_READ</p>
<p>((DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U) = TRUE&amp;&amp;</p>
<p> (DigColPsInt_InitFailedOnce_Cnt_M_lgc == FALSE) = TRUE&quot;</p>
<p>TS3.10&quot; Case : INIT_SENSOR2_CHECKSTAT_READ</p>
<p>((DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U) = TRUE&amp;&amp;</p>
<p> (DigColPsInt_InitFailedOnce_Cnt_M_lgc == FALSE) = FALSE&quot;</p>
<p>TS3.11&quot; Case : INIT_SENSOR2_CHECKSTAT_READ</p>
<p>((DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U) = FALSE&amp;&amp;</p>
<p> (DigColPsInt_InitFailedOnce_Cnt_M_lgc == FALSE) = TRUE&quot;</p>
<p>TS3.12&quot;Case : READ_SENSOR1_GETDATA;</p>
<p>(DigColPsInt_SkipRegisterWrite_Cnt_M_lgc == TRUE) = TRUE&quot;</p>
<p>TS3.13&quot;Case : READ_SENSOR1_GETDATA;</p>
<p>(DigColPsInt_SkipRegisterWrite_Cnt_M_lgc == TRUE) = FALSE&quot;</p>
<p>TS3.14&quot;case I2C_SCD_INT;</p>
<p>case INIT_SENSOR2_READERROR_READ:&quot;</p>
<p>TS3.15&quot;case I2C_SCD_INT;</p>
<p>case INIT_SENSOR1_READERROR_READ:   &quot;</p>
<p>TS3.16&quot;case I2C_SCD_INT;</p>
<p>case INIT_SENSOR1_READEXTERR_READ:&quot;</p>
<p>TS3.17&quot;case I2C_SCD_INT;</p>
<p>case INIT_SENSOR2_READEXTERR_READ:  &quot;</p>
<p>TS3.18&quot;case I2C_SCD_INT;</p>
<p>case READ_SENSOR2_GETDATA:&quot;</p>
<p>TS3.19&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR1_READERROR_SETREG:&quot;</p>
<p>TS3.20&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR1_READEXTERR_SETREG:&quot;</p>
<p>TS3.21&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR1_CHECKSTAT_SETREG:&quot;</p>
<p>TS3.22&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR2_READERROR_SETREG:&quot;</p>
<p>TS3.23&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR2_READEXTERR_SETREG:&quot;</p>
<p>TS3.24&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR2_CHECKSTAT_SETREG:&quot;</p>
<p>TS3.25&quot;case  I2C_ARDY_INT;</p>
<p>case READ_SENSOR1_SETREG:&quot;</p>
<p>TS3.26&quot;case  I2C_ARDY_INT;</p>
<p>case READ_SENSOR2_SETREG:&quot;</p>
<p>TS3.27&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR1_SENDCMD:&quot;</p>
<p>TS3.28&quot;case  I2C_ARDY_INT;</p>
<p>case INIT_SENSOR2_SENDCMD:&quot;</p>
<p>TS3.29case INIT_SENSOR1_EXTREADCTRLREG_SENDCMD:</p>
<p>TS3.30case INIT_SENSOR1_DUMMY_SEND:</p>
<p>TS3.31case INIT_SENSOR2_EXTREADCTRLREG_SENDCMD:</p>
<p>TS3.32case INIT_SENSOR2_DUMMY_SEND:</p>
<p>TS3.33&quot;switch (DigColPsInt_CurrentStepNo_Cnt_M_enum)</p>
<p>default:&quot;</p>
<p>TS3.34&quot;case I2C_NACK_INT:</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_SENSOR2_READERROR_SETREG)=False</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE)=True&quot;</p>
<p>TS3.35&quot;case I2C_NACK_INT:</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_SENSOR2_READERROR_SETREG)=False</p>
<p>(DigColPsInt_CurrentStepNo_Cnt_M_enum &lt; INIT_COMPLETE)=False&quot;</p>
<p>TS3.36case INIT_SENSOR1_READERROR_READ:</p>
<p>TS3.37case INIT_SENSOR2_READEXTERR_READ:</p>
<p>TS3.38case INIT_SENSOR1_EXTREADDATREG_READ:</p>
<p>TS3.39&quot;case INIT_SENSOR2_EXTREADCTRLREG_READ:</p>
<p>( DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08 &gt; D_MAXATTEMPTSFORCUSTDATREAD_CNT_U08 )=True&quot;</p>
<p>TS3.40&quot;case INIT_SENSOR1_EXTREADCTRLREG_READ:</p>
<p>   if( (DigColPsInt_Buffer_Cnt_M_u08[1] &amp; 0x01U) == 0x01U )=true&quot;</p>
<p>TS3.41&quot;case INIT_SENSOR2_CHECKSTAT_READ:</p>
<p>( (DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U )=False&quot;</p>
<p>TS3.42&quot;case INIT_SENSOR1_CHECKSTAT_READ:</p>
<p>( (DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U )=True&quot;</p>
<p>TS3.43&quot;case INIT_SENSOR2_CHECKSTAT_READ:</p>
<p>(((DigColPsInt_Buffer_Cnt_M_u08[0] &amp; 0x40U) != 0U) &amp;&amp; (DigColPsInt_InitFailedOnce_Cnt_M_lgc == FALSE))=true&quot;</p>
<p>TS3.44case INIT_SENSOR1_READERROR_READ:</p>
<p>TS3.45&quot;switch ((i2cIntFlags)Flags_Cnt_T_b16)</p>
<p>default:&quot;</p>
<p>TS3.46case INIT_SENSOR1_DUMMY_READ:</p>
<p>TS3.47case INIT_SENSOR2_READERROR_READ:</p>
<p>TS3.48case INIT_SENSOR2_DUMMY_READ:</p>
<p>TS3.49case READ_SENSOR2_GETDATA:</p>
<p>TS3.50&quot;switch (DigColPsInt_CurrentStepNo_Cnt_M_enum)</p>
<p>default:&quot;</p>
<p>TS3.51case INIT_SENSOR2_EXTREADDATREG_READ:</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>219</p>
<p><b>Test Step 3.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>1</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>220</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>221</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>222</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_SetStatus(Status_Cnt_T_u16)</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>223</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>224</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetStatus</p>
<p>1</p>
<p>I2c_SetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>120</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_NOT_INITIALIZED</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>10</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>11</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>40</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>24</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>40</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>225</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>226</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>227</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>228</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>229</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>230</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>13</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>14</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>Flags_Cnt_T_b16</p>
<p>1</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>29</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>50</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>231</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>232</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>554</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>233</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>13</p>
<p>13</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>14</p>
<p>14</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>I2c_SetStatus(Status_Cnt_T_u16)</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>234</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>235</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetStatus</p>
<p>1</p>
<p>I2c_SetStatus</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>22</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>23</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>80</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>44</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>236</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>237</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>238</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>23</p>
<p>23</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>80</p>
<p>80</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>239</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>240</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>28</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>29</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>241</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>54</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>242</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>243</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>28</p>
<p>28</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>29</p>
<p>29</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>244</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>245</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>246</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>37</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>38</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>69</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>247</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>248</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>249</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>37</p>
<p>37</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>130</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>250</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>251</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>252</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>74</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>253</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>254</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>74</p>
<p>74</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>255</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>256</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>257</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.8 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>43</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>44</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>13</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>79</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>110</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>258</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>259</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>260</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>261</p>
<p>261</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_SETREG</p>
<p>READ_SENSOR2_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>43</p>
<p>43</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>44</p>
<p>44</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>13</p>
<p>13</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>261</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>262</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.9 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>46</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>47</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>263</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>84</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>264</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>265</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2580</p>
<p>2580</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>46</p>
<p>46</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>47</p>
<p>47</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>14</p>
<p>14</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>266</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>267</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>268</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.10 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>269</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>270</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>271</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>272</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>273</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.11 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>274</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>7</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>275</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>276</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>130</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>277</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>278</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>279</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.12 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>79</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>80</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>11</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>280</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>281</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>282</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>14</p>
<p>14</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADDATREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>79</p>
<p>79</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>283</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>284</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.13 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>285</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>286</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>287</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>288</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>289</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>290</p>
<p> </p>
<p><b>Test Step 3.14 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>291</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>292</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>293</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>294</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>295</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.15 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>296</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>297</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>298</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>299</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>300</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.16 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>301</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>302</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>303</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>304</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>305</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>306</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.17 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>307</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>308</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>309</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>310</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>311</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.18 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>312</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>313</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>314</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>315</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>316</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>317</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.19 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>318</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>319</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>320</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_READINIT_SENSOR1_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>321</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>322</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.20 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>323</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>324</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>325</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READINIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>326</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>327</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>328</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.21 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>329</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>330</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>331</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_READ INIT_SENSOR1_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>332</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>333</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.22 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>334</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>335</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>336</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_READ INIT_SENSOR2_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>337</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>338</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>339</p>
<p><b>Test Step 3.23 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>340</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>341</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>342</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_GETDATA</p>
<p>READ_SENSOR1_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>343</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>344</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.24 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>345</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>346</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>347</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>348</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>349</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.25 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>350</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>351</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>352</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>353</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_SETREG</p>
<p>INIT_SENSOR1_CHECKSTAT_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>354</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>355</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.26 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>356</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>357</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>358</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_SETREG</p>
<p>INIT_SENSOR2_CHECKSTAT_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>359</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>360</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.27 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>361</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>362</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>363</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>128</p>
<p>128</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>364</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>365</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>366</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.28 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>367</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>368</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>369</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>128</p>
<p>128</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SENDCMD</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>370</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>371</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.29 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>372</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>373</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>374</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_SEND</p>
<p>INIT_SENSOR1_DUMMY_SEND</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>375</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>376</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>377</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.30 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_SEND</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>378</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>379</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>380</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_READ</p>
<p>INIT_SENSOR1_DUMMY_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>381</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>382</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.31 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>383</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>384</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>385</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_DUMMY_SEND</p>
<p>INIT_SENSOR2_DUMMY_SEND</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>386</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>387</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>388</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.32 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_DUMMY_SEND</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>389</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>390</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>391</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_DUMMY_READ</p>
<p>INIT_SENSOR2_DUMMY_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>I2c_SetRecv(Length_Cnt_T_u32)</p>
<p>2</p>
<p>2</p>
<p>I2c_SetupMasterReceive(DataLength_Cnt_T_u16)</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>392</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>393</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupRead</p>
<p>1</p>
<p>SetupRead</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetupMasterReceive</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p>I2c_SetRecv</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.33 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>Flags_Cnt_T_b16</p>
<p>4</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>394</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>9</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>395</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>396</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_READ INIT_SENSOR1_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>397</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>398</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>399</p>
<p><b>Test Step 3.34 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>400</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>401</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>402</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>403</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>404</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.35 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR1_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>2</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>405</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>406</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>407</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>408</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>409</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p>I2c_GenStopCond</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.36 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>410</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>411</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>412</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_SENDCMD</p>
<p>INIT_SENSOR1_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>413</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>414</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>415</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.37 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>416</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>417</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>418</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_SENDCMD</p>
<p>INIT_SENSOR2_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>419</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>420</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.38 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>30</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>68</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>421</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>120</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>422</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>423</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>14</p>
<p>14</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_SETREG</p>
<p>INIT_SENSOR2_EXTREADDATREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>67</p>
<p>67</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>424</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>425</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>426</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.39 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>7</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>427</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>428</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>429</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>76</p>
<p>76</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>77</p>
<p>77</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>130</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>430</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>431</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.40 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>20</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>22</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>23</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>80</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>432</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>44</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>433</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>434</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>100</p>
<p>100</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2309</p>
<p>2309</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR2_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>23</p>
<p>23</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>87</p>
<p>87</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>80</p>
<p>80</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>435</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>436</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>437</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.41 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>74</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>438</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>439</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>440</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>74</p>
<p>74</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR1_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>441</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>442</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.42 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>123</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>45</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>37</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>38</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>443</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>69</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>444</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>445</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>145</p>
<p>145</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>2767</p>
<p>2767</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>37</p>
<p>37</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>564</p>
<p>564</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>130</p>
<p>130</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>446</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>447</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>448</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.43 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_CHECKSTAT_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>74</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>100</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>449</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>450</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>451</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7846</p>
<p>7846</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>INIT_SENSOR2_READERROR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>41</p>
<p>41</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>98</p>
<p>98</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>452</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>453</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.44 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>35</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>31</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>32</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>454</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>59</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>455</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>456</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>35</p>
<p>35</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>31</p>
<p>31</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>457</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>458</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>459</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.45 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>255</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>Flags_Cnt_T_b16</p>
<p>64</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>460</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>461</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>462</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>11</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>65535</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>511</p>
<p>511</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>65535</p>
<p>65535</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>463</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>464</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.46 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>15</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_DUMMY_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>19</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>20</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>70</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>465</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>39</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>466</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>467</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>847</p>
<p>847</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>INIT_SENSOR2_EXTREADADDRREG_SENDCMD</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>19</p>
<p>19</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>487</p>
<p>487</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>70</p>
<p>70</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>468</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>469</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteData</p>
<p>1</p>
<p>SetupWriteData</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>470</p>
<p><b>Test Step 3.47 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READERROR_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>34</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>35</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>64</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>471</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>472</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>473</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>554</p>
<p>554</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>40</p>
<p>40</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>INIT_SENSOR2_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>34</p>
<p>34</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>35</p>
<p>35</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>123</p>
<p>123</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>120</p>
<p>120</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>474</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>475</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.48 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>100</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>35</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_DUMMY_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>70</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>71</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>476</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>127</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>5</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>477</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>478</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>4</p>
<p>4</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>12</p>
<p>12</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>200</p>
<p>200</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>250</p>
<p>250</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>INIT_SENSOR1_EXTREADCTRLREG_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>70</p>
<p>70</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>71</p>
<p>71</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>88</p>
<p>88</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>479</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>480</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>SetupWriteRegister</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.49 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>481</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>56</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>90</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_SENSOR2_GETDATA</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>64</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>65</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>1</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>7878</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>100</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>114</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>30</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>482</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>483</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>target_i2cREG1_temp.OAR</p>
<p>678</p>
<p>target_i2cREG1_temp.IMR</p>
<p>45</p>
<p>target_i2cREG1_temp.STR</p>
<p>66</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>6788</p>
<p>target_i2cREG1_temp.CNT</p>
<p>7878</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>678</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>56</p>
<p>target_i2cREG1_temp.IVR</p>
<p>778</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>45</p>
<p>target_i2cREG1_temp.PID11</p>
<p>6788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>45</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>5</p>
<p>5</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>484</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>56</p>
<p>56</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>READ_COMPLETE</p>
<p>READ_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>64</p>
<p>64</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>65</p>
<p>65</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>261</p>
<p>261</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>101</p>
<p>101</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>485</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>486</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.50 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>110</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>8</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>3</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>30</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>19</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>30</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>487</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>488</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>489</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>3</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>110</p>
<p>110</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>INIT_SENSOR1_READEXTERR_SETREG</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>7</p>
<p>7</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>30</p>
<p>30</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>490</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>491</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p><b>Test Step 3.51 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>50</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_SENSOR2_EXTREADDATREG_READ</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>91</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_PrevReqDataType_Cnt_M_u08</p>
<p>5</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>492</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>DigColPsInt_SkipRegisterWrite_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>7</p>
<p>Flags_Cnt_T_b16</p>
<p>32</p>
<p>I2c_GenStopCond(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetRecv(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetStatus(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterReceive(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>T_DataRegisters_Cnt_u08[0]</p>
<p>0</p>
<p>T_DataRegisters_Cnt_u08[1]</p>
<p>32</p>
<p>T_DataRegisters_Cnt_u08[2]</p>
<p>30</p>
<p>T_DataRegisters_Cnt_u08[3]</p>
<p>36</p>
<p>T_DataRegisters_Cnt_u08[4]</p>
<p>38</p>
<p>T_DataRegisters_Cnt_u08[5]</p>
<p>34</p>
<p>T_DataRegisters_Cnt_u08[6]</p>
<p>10</p>
<p>T_DataRegisters_Cnt_u08[7]</p>
<p>12</p>
<p>T_DataRegisters_Cnt_u08[8]</p>
<p>14</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>k_ColSensorI2CAddress_Cnt_u08</p>
<p>27</p>
<p>k_SpurSensorI2CAddress_Cnt_u08</p>
<p>10</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>493</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>494</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08</p>
<p>8</p>
<p>8</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>15</p>
<p>15</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>16</p>
<p>16</p>
<p>DigColPsInt_BusBusySeqError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_CmdFailOccurred_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_ColSnsrData_Cnt_M_u16</p>
<p>566</p>
<p>566</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_CurrentStepNo_Cnt_M_enum</p>
<p>INIT_COMPLETE</p>
<p>INIT_COMPLETE</p>
<p>DigColPsInt_I2CHwCustData_Uls_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_I2CHwIncompleteCustData_Uls_M_u16</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_InitFailedOnce_Cnt_M_lgc</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_NackOccured_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvOverrunError_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_RecvdDataType_Cnt_M_u08</p>
<p>2</p>
<p>2</p>
<p>DigColPsInt_SpurCustDatFound_Cnt_M_lgc</p>
<p>1</p>
<p>1</p>
<p>DigColPsInt_SpurSnsrData_Cnt_M_u16</p>
<p>129</p>
<p>129</p>
<p>DigColPsInt_TransactionCnt_Cnt_M_u08</p>
<p>7</p>
<p>7</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>495</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_GenStopCond_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>496</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetRecv_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetStatus_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterReceive_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:42:41+0530</i></p>
<p><i>DigColPsInt_InterruptNotification</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>497</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>target_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>*none*</p>
<p>0</p>
<p>*** No Call Expected ***</p>
<p>0</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>SetupWriteData</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p>100 %</p>
<p><b>Branch (C1) Coverage</b></p>
<p>100 %</p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>1</p>
<p><b>Successful</b></p>
<p>1</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1Register_Cnt_T_u08=min</p>
<p>TS1.2Register_Cnt_T_u08=max</p>
<p>TS1.3Register_Cnt_T_u08=mid</p>
<p>TS1.4Data_Cnt_T_u16=min</p>
<p>TS1.5Data_Cnt_T_u16=max</p>
<p>TS1.6Data_Cnt_T_u16=mid</p>
<p>TS1.7DigColPsInt_Buffer_Cnt_M_u08[3]=min</p>
<p>TS1.8DigColPsInt_Buffer_Cnt_M_u08[3]=max</p>
<p>TS1.9DigColPsInt_Buffer_Cnt_M_u08[3]=mid</p>
<p>TS1.10DigColPsInt_CurrentSlave_Cnt_M_u08=min</p>
<p>TS1.11DigColPsInt_CurrentSlave_Cnt_M_u08=max</p>
<p>TS1.12DigColPsInt_CurrentSlave_Cnt_M_u08=mid</p>
<p>TS1.13D_I2CREG_STRCPTR5.DXR=min</p>
<p>TS1.14D_I2CREG_STRCPTR5.DXR=max</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>2356</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>5</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>12</p>
<p>target_i2cREG1_temp.IMR</p>
<p>12</p>
<p>target_i2cREG1_temp.STR</p>
<p>1233</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>1478</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>637</p>
<p>target_i2cREG1_temp.CNT</p>
<p>3567</p>
<p>target_i2cREG1_temp.DRR</p>
<p>44</p>
<p>target_i2cREG1_temp.SAR</p>
<p>256</p>
<p>target_i2cREG1_temp.DXR</p>
<p>23</p>
<p>target_i2cREG1_temp.MDR</p>
<p>365</p>
<p>target_i2cREG1_temp.IVR</p>
<p>346</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>57</p>
<p>target_i2cREG1_temp.PID11</p>
<p>3567</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>52</p>
<p>52</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>5</p>
<p>5</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1233</p>
<p>1233</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>1478</p>
<p>1478</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>637</p>
<p>637</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>256</p>
<p>256</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>365</p>
<p>365</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>346</p>
<p>346</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>57</p>
<p>57</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>4</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1233</p>
<p>1233</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>1478</p>
<p>1478</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>637</p>
<p>637</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>256</p>
<p>256</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>365</p>
<p>365</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>346</p>
<p>346</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>57</p>
<p>57</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>4560</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>16</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>127</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>45</p>
<p>target_i2cREG1_temp.IMR</p>
<p>34</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>9859</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>976</p>
<p>target_i2cREG1_temp.CNT</p>
<p>9787</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>347</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>796</p>
<p>target_i2cREG1_temp.IVR</p>
<p>976</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>9787</p>
<p>target_i2cREG1_temp.PID12</p>
<p>98</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>5</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>17</p>
<p>17</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>208</p>
<p>208</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>16</p>
<p>16</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9859</p>
<p>9859</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>347</p>
<p>347</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>796</p>
<p>796</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9859</p>
<p>9859</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>347</p>
<p>347</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>796</p>
<p>796</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>6</p>
<p> </p>
<p><b>Test Step 1.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>5598</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>27</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>65</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>67</p>
<p>target_i2cREG1_temp.IMR</p>
<p>67</p>
<p>target_i2cREG1_temp.STR</p>
<p>788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>9488</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4523</p>
<p>target_i2cREG1_temp.CNT</p>
<p>5448</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>98</p>
<p>target_i2cREG1_temp.DXR</p>
<p>5</p>
<p>target_i2cREG1_temp.MDR</p>
<p>276</p>
<p>target_i2cREG1_temp.IVR</p>
<p>35</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>9</p>
<p>target_i2cREG1_temp.PID11</p>
<p>5448</p>
<p>target_i2cREG1_temp.PID12</p>
<p>12</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>65</p>
<p>65</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>21</p>
<p>21</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>222</p>
<p>222</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>27</p>
<p>27</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9488</p>
<p>9488</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4523</p>
<p>4523</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>276</p>
<p>276</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9488</p>
<p>9488</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>7</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4523</p>
<p>4523</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>276</p>
<p>276</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>38</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>21</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>887</p>
<p>target_i2cREG1_temp.IMR</p>
<p>77</p>
<p>target_i2cREG1_temp.STR</p>
<p>7777</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>6457</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>982</p>
<p>target_i2cREG1_temp.CNT</p>
<p>895</p>
<p>target_i2cREG1_temp.DRR</p>
<p>35</p>
<p>target_i2cREG1_temp.SAR</p>
<p>367</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>978</p>
<p>target_i2cREG1_temp.IVR</p>
<p>2000</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>895</p>
<p>target_i2cREG1_temp.PID12</p>
<p>35</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>21</p>
<p>21</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>38</p>
<p>38</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>8</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>887</p>
<p>887</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>77</p>
<p>77</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7777</p>
<p>7777</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>6457</p>
<p>6457</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>982</p>
<p>982</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>367</p>
<p>367</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>978</p>
<p>978</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>2000</p>
<p>2000</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>887</p>
<p>887</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>77</p>
<p>77</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7777</p>
<p>7777</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>6457</p>
<p>6457</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>982</p>
<p>982</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>367</p>
<p>367</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>978</p>
<p>978</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>2000</p>
<p>2000</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>895</p>
<p>895</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>65535</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>49</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>33</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>56</p>
<p>target_i2cREG1_temp.STR</p>
<p>555</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>9</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7687</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>654</p>
<p>target_i2cREG1_temp.CNT</p>
<p>434</p>
<p>target_i2cREG1_temp.DRR</p>
<p>69</p>
<p>target_i2cREG1_temp.SAR</p>
<p>102</p>
<p>target_i2cREG1_temp.DXR</p>
<p>37</p>
<p>target_i2cREG1_temp.MDR</p>
<p>5378</p>
<p>target_i2cREG1_temp.IVR</p>
<p>567</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>34</p>
<p>target_i2cREG1_temp.PID11</p>
<p>434</p>
<p>target_i2cREG1_temp.PID12</p>
<p>69</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>49</p>
<p>49</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7687</p>
<p>7687</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>102</p>
<p>102</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>37</p>
<p>37</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>5378</p>
<p>5378</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7687</p>
<p>7687</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>102</p>
<p>102</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>37</p>
<p>37</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>5378</p>
<p>5378</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>434</p>
<p>434</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>69</p>
<p>69</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>10</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>20000</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>45</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>555</p>
<p>target_i2cREG1_temp.IMR</p>
<p>98</p>
<p>target_i2cREG1_temp.STR</p>
<p>898</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>764</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>76</p>
<p>target_i2cREG1_temp.CNT</p>
<p>324</p>
<p>target_i2cREG1_temp.DRR</p>
<p>100</p>
<p>target_i2cREG1_temp.SAR</p>
<p>76</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>654</p>
<p>target_i2cREG1_temp.IVR</p>
<p>478</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>67</p>
<p>target_i2cREG1_temp.PID11</p>
<p>324</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>45</p>
<p>45</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>78</p>
<p>78</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>32</p>
<p>32</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>60</p>
<p>60</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>898</p>
<p>898</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>764</p>
<p>764</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>478</p>
<p>478</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>11</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>555</p>
<p>555</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>898</p>
<p>898</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>764</p>
<p>764</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>654</p>
<p>654</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>478</p>
<p>478</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>324</p>
<p>324</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>6580</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>57</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>12</p>
<p>target_i2cREG1_temp.IMR</p>
<p>12</p>
<p>target_i2cREG1_temp.STR</p>
<p>1233</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>1478</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>637</p>
<p>target_i2cREG1_temp.CNT</p>
<p>3567</p>
<p>target_i2cREG1_temp.DRR</p>
<p>44</p>
<p>target_i2cREG1_temp.SAR</p>
<p>256</p>
<p>target_i2cREG1_temp.DXR</p>
<p>23</p>
<p>target_i2cREG1_temp.MDR</p>
<p>365</p>
<p>target_i2cREG1_temp.IVR</p>
<p>346</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>57</p>
<p>target_i2cREG1_temp.PID11</p>
<p>3567</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>12</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>57</p>
<p>57</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>25</p>
<p>25</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>180</p>
<p>180</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1233</p>
<p>1233</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>1478</p>
<p>1478</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>637</p>
<p>637</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>256</p>
<p>256</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>365</p>
<p>365</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>346</p>
<p>346</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>57</p>
<p>57</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1233</p>
<p>1233</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>1478</p>
<p>1478</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>637</p>
<p>637</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>256</p>
<p>256</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>365</p>
<p>365</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>346</p>
<p>346</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>57</p>
<p>57</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>3567</p>
<p>3567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>13</p>
<p><b>Test Step 1.8 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>7258</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>69</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>45</p>
<p>target_i2cREG1_temp.IMR</p>
<p>34</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>9859</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>976</p>
<p>target_i2cREG1_temp.CNT</p>
<p>9787</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>347</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>796</p>
<p>target_i2cREG1_temp.IVR</p>
<p>976</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>9787</p>
<p>target_i2cREG1_temp.PID12</p>
<p>98</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>69</p>
<p>69</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>28</p>
<p>28</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9859</p>
<p>9859</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>347</p>
<p>347</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>796</p>
<p>796</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9859</p>
<p>9859</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>976</p>
<p>976</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>14</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>347</p>
<p>347</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>796</p>
<p>796</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>976</p>
<p>976</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>9787</p>
<p>9787</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.9 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>7936</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>45</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>56</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>78</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>81</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>67</p>
<p>target_i2cREG1_temp.IMR</p>
<p>67</p>
<p>target_i2cREG1_temp.STR</p>
<p>788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>9488</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4523</p>
<p>target_i2cREG1_temp.CNT</p>
<p>5448</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>98</p>
<p>target_i2cREG1_temp.DXR</p>
<p>5</p>
<p>target_i2cREG1_temp.MDR</p>
<p>276</p>
<p>target_i2cREG1_temp.IVR</p>
<p>35</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>9</p>
<p>target_i2cREG1_temp.PID11</p>
<p>5448</p>
<p>target_i2cREG1_temp.PID12</p>
<p>12</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>81</p>
<p>81</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>31</p>
<p>31</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>65</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>67</p>
<p>67</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>15</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9488</p>
<p>9488</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4523</p>
<p>4523</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>276</p>
<p>276</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>9488</p>
<p>9488</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4523</p>
<p>4523</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>276</p>
<p>276</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>35</p>
<p>35</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5448</p>
<p>5448</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.10 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>8614</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>6</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>93</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>23</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1000</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>666</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>16</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLKH</p>
<p>7587</p>
<p>target_i2cREG1_temp.CNT</p>
<p>356</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>876</p>
<p>target_i2cREG1_temp.DXR</p>
<p>98</p>
<p>target_i2cREG1_temp.MDR</p>
<p>764</p>
<p>target_i2cREG1_temp.IVR</p>
<p>736</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>33</p>
<p>target_i2cREG1_temp.PID11</p>
<p>7</p>
<p>target_i2cREG1_temp.PID12</p>
<p>12</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>93</p>
<p>93</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>166</p>
<p>166</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>6</p>
<p>6</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1000</p>
<p>1000</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>666</p>
<p>666</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>7587</p>
<p>7587</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>356</p>
<p>356</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>876</p>
<p>876</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>764</p>
<p>764</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>736</p>
<p>736</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>33</p>
<p>33</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1000</p>
<p>1000</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>666</p>
<p>666</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>7587</p>
<p>7587</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>356</p>
<p>356</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>876</p>
<p>876</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>764</p>
<p>764</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>736</p>
<p>736</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>33</p>
<p>33</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>17</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.11 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>9292</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>89</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>105</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>456</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>4555</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>54</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1000</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>98</p>
<p>target_i2cREG1_temp.IVR</p>
<p>332</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>4</p>
<p>target_i2cREG1_temp.PID11</p>
<p>7788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>34</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>105</p>
<p>105</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>36</p>
<p>36</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>76</p>
<p>76</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>89</p>
<p>89</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>456</p>
<p>456</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>4555</p>
<p>4555</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1000</p>
<p>1000</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>332</p>
<p>332</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>4</p>
<p>4</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>18</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>456</p>
<p>456</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>4555</p>
<p>4555</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1000</p>
<p>1000</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>332</p>
<p>332</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>4</p>
<p>4</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.12 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>9970</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>120</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>120</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>120</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>75</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>117</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>125</p>
<p>target_i2cREG1_temp.STR</p>
<p>44</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>3298</p>
<p>target_i2cREG1_temp.CNT</p>
<p>455</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>123</p>
<p>target_i2cREG1_temp.DXR</p>
<p>7</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>75</p>
<p>target_i2cREG1_temp.PID11</p>
<p>5444</p>
<p>target_i2cREG1_temp.PID12</p>
<p>76</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>19</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>117</p>
<p>117</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>38</p>
<p>38</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>242</p>
<p>242</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>75</p>
<p>75</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>125</p>
<p>125</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>3298</p>
<p>3298</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>75</p>
<p>75</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5444</p>
<p>5444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>125</p>
<p>125</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>3298</p>
<p>3298</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>75</p>
<p>75</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>5444</p>
<p>5444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>76</p>
<p>76</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>20</p>
<p><b>Test Step 1.13 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>21</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.14 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>Data_Cnt_T_u16</p>
<p>65535</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>127</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>3</p>
<p>3</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:46:17+0530</i></p>
<p><i>SetupWriteData</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>22</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>1</p>
<p><b>Project</b></p>
<p>DigColPsInt</p>
<p><b>Module</b></p>
<p>DigColPsInt</p>
<p><b>Test Object</b></p>
<p>SetupWriteRegister</p>
<p><b>Instrumentation: Test Object Only</b></p>
<p><b>Statement (C0) Coverage</b></p>
<p>100 %</p>
<p><b>Branch (C1) Coverage</b></p>
<p>100 %</p>
<p><b>Statistics</b></p>
<p><b>Total Testcases</b></p>
<p>1</p>
<p><b>Successful</b></p>
<p>1</p>
<p><b>Failed</b></p>
<p>0</p>
<p><b>Not Executed</b></p>
<p>0</p>
<p><b>Module Properties</b></p>
<p><b>Project Root Directory</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs</p>
<p><b>Configuration File</b></p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml</p>
<p><b>Target Environment</b></p>
<p>TI TMS 570 PLS UDE (Default)</p>
<p><b>Kind of Test</b></p>
<p>Unit Test</p>
<p><b>Linker Options</b></p>
<p> </p>
<p><b>Source File(s)</b></p>
<p><b>File</b></p>
<p>$(PROJECTROOT)\DigColPs\src\Sa_DigColPsInt.c</p>
<p> </p>
<p><b>Compiler Options</b></p>
<p>-D_DATA_ACCESS= -Dconst= -DSTATIC= -D__inline= -I$(PROJECTROOT)\DigColPs\utp\contract -I$(PROJECTROOT)\DigColPs\utp</p>
<p>\contract\Sa_DigColPs -I$(PROJECTROOT)\DigColPs\include -I$(PROJECTROOT)\NxtrLib\include -I$(PROJECTROOT)\StdDef\include -I$</p>
<p>(PROJECTROOT)\StdDef\include\TMS570_HerculesRegs -I$(Compiler Install Path)\include</p>
<p><b>Comments/Description/Specification</b></p>
<p><b>Name</b></p>
<p><b>Text</b></p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>2</p>
<p>Module 'DigColPsInt'</p>
<p>***************************************Unit Test Descrption*********************************************</p>
<p>Name of Tester:Priti Mangalekar</p>
<p>Code File(s) Under Test:Sa_DigColPsInt.c</p>
<p>Code File(s) Version:7</p>
<p>Module Design Document:DigColPsInt_MDD.docx</p>
<p>Module Design Document Version:8</p>
<p>Data Dictionary Version:9</p>
<p>Unit Test Plan Version:2</p>
<p>Optimization Level:Level 2</p>
<p>Compiler (CodeGen) Version:TMS470_4.9.5</p>
<p>Model Type:Excel Macro</p>
<p>Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.30</p>
<p>Total FLASH Used (Bytes):N/A</p>
<p>Total RAM Used (Bytes):N/A</p>
<p>Total CALS Used (Bytes):N/A</p>
<p>Special Test Requirements:</p>
<p>Test Date:10/13/2014</p>
<p>Comments:</p>
<p>NOTE 1: In &quot;&quot;&quot;&quot;DigColPsInt_StartRequest&quot;&quot;&quot;&quot; function, path &quot;&quot;&quot;&quot;(Type_Cnt_T_u08 &gt; D_NONE_CNT_U08) = TRUE &amp;&amp; (Type_Cnt_T_u08 &lt;= </p>
<p>D_STATUSREG_CNT_U08) = FALSE&quot;&quot;&quot;&quot; cannot be covered because range of &quot;&quot;&quot;&quot;Type_Cnt_T_u08&quot;&quot;&quot;&quot; is '0-5' and value of </p>
<p>&quot;&quot;&quot;&quot;D_STATUSREG_CNT_U08&quot;&quot;&quot;&quot; is '34'.</p>
<p>NOTE2: In function &quot;&quot;DigColPsInt_GetData&quot;&quot;,&quot;&quot;DigColPsInt_StartRequest&quot;&quot; and &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot; values for  </p>
<p>&quot;&quot;&quot;&quot;I2c_Send(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;, </p>
<p>&quot;&quot;&quot;&quot;I2c_SetRecv(Length_Cnt_T_u32)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetStatus(Status_Cnt_T_u16)&quot;&quot;&quot;&quot;,</p>
<p>&quot;&quot;&quot;&quot;I2c_SetupMasterReceive(DataLength_Cnt_T_u16)&quot;&quot;&quot;&quot; and</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16) are ignored in few vectors as they </p>
<p>are taking garbage value when they are not updated with expected value in particular vector.</p>
<p>NOTE3: The return value of &quot;&quot;&quot;&quot;DigColPsInt_GetData&quot;&quot;&quot;&quot; function is going out of range, anomaly &quot;&quot;&quot;&quot;6156&quot;&quot;&quot;&quot; is raised for the same.</p>
<p>NOTE4:Range of DigColPsInt_CurrentStepNo_Cnt_M_enum is considered as 0 to 36, as enum DigColPsInt_CurrentStepNo_Cnt_M_enum is of </p>
<p>type CommStepType which is of 37 elements.</p>
<p>NOTE5:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, path &quot;&quot;Case I2C_RECV_OVERRUN: True&quot;&quot; cannot be covered because range of </p>
<p>&quot;&quot;Flags_Cnt_T_b16&quot;&quot; is 0 to 64 given in MDD.</p>
<p>NOTE6:In function &quot;&quot;DigColPsInt_InterruptNotification&quot;&quot;, output variable &quot;&quot;DigColPsInt_AttempOccurForCustDatRead_Cnt_M_u08&quot;&quot; is going out </p>
<p>of range.&quot;</p>
<p>**********************************************************************************************************</p>
<p><b>Attributes</b></p>
<p><b>Name</b></p>
<p><b>Value</b></p>
<p>Compiler Install Path</p>
<p>$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</p>
<p>Float Precision</p>
<p>9</p>
<p>InitObjDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\obj</p>
<p>InitSrcDir</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\src</p>
<p>Linker File</p>
<p>$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd</p>
<p>Makefile Template</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl</p>
<p>Target Install Path</p>
<p>$(Compiler Install Path)\include</p>
<p>Time Unit</p>
<p>Cycles</p>
<p>Timer Enabled</p>
<p>false</p>
<p>Timer Prescale</p>
<p>0</p>
<p>Timer Resolution</p>
<p>1</p>
<p>UDE Config File</p>
<p>$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</p>
<p>Workspace File</p>
<p>D:\Synergy_Work_Area\C1xx_DigColPs\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>3</p>
<p> </p>
<p><b>Test Case 1: Boundary Test</b></p>
<p><b>Description</b></p>
<p>Test Vector Description:</p>
<p>TS1.1Register_Cnt1_T_u08=min</p>
<p>TS1.2Register_Cnt1_T_u08=max</p>
<p>TS1.3Register_Cnt1_T_u08=mid</p>
<p>TS1.4DigColPsInt_CurrentSlave_Cnt_M_u08=min</p>
<p>TS1.5DigColPsInt_CurrentSlave_Cnt_M_u08=max</p>
<p>TS1.6DigColPsInt_CurrentSlave_Cnt_M_u08=mid</p>
<p>TS1.7DigColPsInt_Buffer_Cnt_M_u08[3]=min</p>
<p>TS1.8DigColPsInt_Buffer_Cnt_M_u08[3]=max</p>
<p>TS1.9DigColPsInt_Buffer_Cnt_M_u08[3]=mid</p>
<p>TS1.10all min</p>
<p>TS1.11all max</p>
<p><b>Test Step 1.1 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>12</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>10</p>
<p>target_i2cREG1_temp.IMR</p>
<p>10</p>
<p>target_i2cREG1_temp.STR</p>
<p>1223</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7846</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>8974</p>
<p>target_i2cREG1_temp.CNT</p>
<p>98</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>10</p>
<p>target_i2cREG1_temp.DXR</p>
<p>10</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7846</p>
<p>target_i2cREG1_temp.IVR</p>
<p>55</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>10</p>
<p>target_i2cREG1_temp.PID11</p>
<p>8974</p>
<p>target_i2cREG1_temp.PID12</p>
<p>10</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>12</p>
<p>12</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>4</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>1223</p>
<p>1223</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7846</p>
<p>7846</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>8974</p>
<p>8974</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>10</p>
<p>10</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.2 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>25</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>127</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>34</p>
<p>target_i2cREG1_temp.IMR</p>
<p>24</p>
<p>target_i2cREG1_temp.STR</p>
<p>455</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>847</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>987</p>
<p>target_i2cREG1_temp.CNT</p>
<p>487</p>
<p>target_i2cREG1_temp.DRR</p>
<p>34</p>
<p>target_i2cREG1_temp.SAR</p>
<p>34</p>
<p>target_i2cREG1_temp.DXR</p>
<p>24</p>
<p>target_i2cREG1_temp.MDR</p>
<p>847</p>
<p>target_i2cREG1_temp.IVR</p>
<p>56</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>24</p>
<p>target_i2cREG1_temp.PID11</p>
<p>987</p>
<p>target_i2cREG1_temp.PID12</p>
<p>24</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>5</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>25</p>
<p>25</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>455</p>
<p>455</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>487</p>
<p>487</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>34</p>
<p>34</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>847</p>
<p>847</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>987</p>
<p>987</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>24</p>
<p>24</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.3 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>70</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>6</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>36</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>50</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>55</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>556</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2309</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>1204</p>
<p>target_i2cREG1_temp.CNT</p>
<p>87</p>
<p>target_i2cREG1_temp.DRR</p>
<p>67</p>
<p>target_i2cREG1_temp.SAR</p>
<p>55</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2309</p>
<p>target_i2cREG1_temp.IVR</p>
<p>5</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>1204</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>80</p>
<p>80</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>90</p>
<p>90</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>36</p>
<p>36</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>87</p>
<p>87</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>55</p>
<p>55</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>7</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2309</p>
<p>2309</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>5</p>
<p>5</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>1204</p>
<p>1204</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.4 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>3</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>10</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>66</p>
<p>target_i2cREG1_temp.IMR</p>
<p>78</p>
<p>target_i2cREG1_temp.STR</p>
<p>78</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>495</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>56</p>
<p>target_i2cREG1_temp.CNT</p>
<p>897</p>
<p>target_i2cREG1_temp.DRR</p>
<p>98</p>
<p>target_i2cREG1_temp.SAR</p>
<p>66</p>
<p>target_i2cREG1_temp.DXR</p>
<p>78</p>
<p>target_i2cREG1_temp.MDR</p>
<p>495</p>
<p>target_i2cREG1_temp.IVR</p>
<p>66</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>78</p>
<p>target_i2cREG1_temp.PID11</p>
<p>56</p>
<p>target_i2cREG1_temp.PID12</p>
<p>78</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>10</p>
<p>10</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>6</p>
<p>6</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>9</p>
<p>9</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>8</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>897</p>
<p>897</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>98</p>
<p>98</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>495</p>
<p>495</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>78</p>
<p>78</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.5 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>11</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>20</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>567</p>
<p>target_i2cREG1_temp.IMR</p>
<p>44</p>
<p>target_i2cREG1_temp.STR</p>
<p>4444</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>566</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>4466</p>
<p>target_i2cREG1_temp.CNT</p>
<p>129</p>
<p>target_i2cREG1_temp.DRR</p>
<p>6</p>
<p>target_i2cREG1_temp.SAR</p>
<p>567</p>
<p>target_i2cREG1_temp.DXR</p>
<p>44</p>
<p>target_i2cREG1_temp.MDR</p>
<p>566</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>9</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.IVR</p>
<p>554</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>44</p>
<p>target_i2cREG1_temp.PID11</p>
<p>4466</p>
<p>target_i2cREG1_temp.PID12</p>
<p>44</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>2</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>2</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>20</p>
<p>20</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>22</p>
<p>22</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>33</p>
<p>33</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>4444</p>
<p>4444</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>129</p>
<p>129</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>6</p>
<p>6</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>567</p>
<p>567</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>566</p>
<p>566</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>4466</p>
<p>4466</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>10</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.6 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>44</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>30</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>65</p>
<p>target_i2cREG1_temp.IMR</p>
<p>89</p>
<p>target_i2cREG1_temp.STR</p>
<p>67</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>7</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>577</p>
<p>target_i2cREG1_temp.CNT</p>
<p>88</p>
<p>target_i2cREG1_temp.DRR</p>
<p>23</p>
<p>target_i2cREG1_temp.SAR</p>
<p>65</p>
<p>target_i2cREG1_temp.DXR</p>
<p>89</p>
<p>target_i2cREG1_temp.MDR</p>
<p>7</p>
<p>target_i2cREG1_temp.IVR</p>
<p>44</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>2</p>
<p>target_i2cREG1_temp.PSC</p>
<p>89</p>
<p>target_i2cREG1_temp.PID11</p>
<p>577</p>
<p>target_i2cREG1_temp.PID12</p>
<p>89</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>2</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>30</p>
<p>30</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>55</p>
<p>55</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>66</p>
<p>66</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>65</p>
<p>65</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>11</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>67</p>
<p>67</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>23</p>
<p>23</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>65</p>
<p>65</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>7</p>
<p>7</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>44</p>
<p>44</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>577</p>
<p>577</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>89</p>
<p>89</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.7 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>40</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>54</p>
<p>target_i2cREG1_temp.IMR</p>
<p>66</p>
<p>target_i2cREG1_temp.STR</p>
<p>8</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>554</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>344</p>
<p>target_i2cREG1_temp.CNT</p>
<p>123</p>
<p>target_i2cREG1_temp.DRR</p>
<p>45</p>
<p>target_i2cREG1_temp.SAR</p>
<p>54</p>
<p>target_i2cREG1_temp.DXR</p>
<p>66</p>
<p>target_i2cREG1_temp.MDR</p>
<p>554</p>
<p>target_i2cREG1_temp.IVR</p>
<p>788</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>66</p>
<p>target_i2cREG1_temp.PID11</p>
<p>344</p>
<p>target_i2cREG1_temp.PID12</p>
<p>66</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>2</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>2</p>
<p>target_i2cREG1_temp.PD</p>
<p>1</p>
<p>target_i2cREG1_temp.PSL</p>
<p>2</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>40</p>
<p>40</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>12</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>55</p>
<p>55</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>8</p>
<p>8</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>123</p>
<p>123</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>54</p>
<p>54</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>554</p>
<p>554</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>788</p>
<p>788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>344</p>
<p>344</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>2</p>
<p>2</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.8 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>78</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>50</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>13</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>3</p>
<p>target_i2cREG1_temp.IMR</p>
<p>100</p>
<p>target_i2cREG1_temp.STR</p>
<p>7788</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>2767</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>556</p>
<p>target_i2cREG1_temp.CNT</p>
<p>564</p>
<p>target_i2cREG1_temp.DRR</p>
<p>88</p>
<p>target_i2cREG1_temp.SAR</p>
<p>3</p>
<p>target_i2cREG1_temp.DXR</p>
<p>100</p>
<p>target_i2cREG1_temp.MDR</p>
<p>2767</p>
<p>target_i2cREG1_temp.IVR</p>
<p>9</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>100</p>
<p>target_i2cREG1_temp.PID11</p>
<p>556</p>
<p>target_i2cREG1_temp.PID12</p>
<p>100</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>2</p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>1</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>2</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>1</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>50</p>
<p>50</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>78</p>
<p>78</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>7788</p>
<p>7788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>564</p>
<p>564</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>88</p>
<p>88</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>2767</p>
<p>2767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>9</p>
<p>9</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>100</p>
<p>100</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>556</p>
<p>556</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>100</p>
<p>100</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>14</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.9 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>120</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>120</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>120</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>96</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>60</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>678</p>
<p>target_i2cREG1_temp.IMR</p>
<p>45</p>
<p>target_i2cREG1_temp.STR</p>
<p>66</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>56</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>6788</p>
<p>target_i2cREG1_temp.CNT</p>
<p>7878</p>
<p>target_i2cREG1_temp.DRR</p>
<p>12</p>
<p>target_i2cREG1_temp.SAR</p>
<p>678</p>
<p>target_i2cREG1_temp.DXR</p>
<p>45</p>
<p>target_i2cREG1_temp.MDR</p>
<p>56</p>
<p>target_i2cREG1_temp.IVR</p>
<p>778</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>1</p>
<p>target_i2cREG1_temp.PSC</p>
<p>45</p>
<p>target_i2cREG1_temp.PID11</p>
<p>6788</p>
<p>target_i2cREG1_temp.PID12</p>
<p>45</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>1</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>1</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>1</p>
<p>target_i2cREG1_temp.SET</p>
<p>1</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>1</p>
<p>target_i2cREG1_temp.PD</p>
<p>2</p>
<p>target_i2cREG1_temp.PSL</p>
<p>1</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>60</p>
<p>60</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>120</p>
<p>120</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>96</p>
<p>96</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>15</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>66</p>
<p>66</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>7878</p>
<p>7878</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>12</p>
<p>12</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>678</p>
<p>678</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>56</p>
<p>56</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>778</p>
<p>778</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>6788</p>
<p>6788</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>45</p>
<p>45</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>2</p>
<p>2</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>1</p>
<p>1</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p><b>Test Step 1.10 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>0</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>0</p>
<p>target_i2cREG1_temp.IMR</p>
<p>0</p>
<p>target_i2cREG1_temp.STR</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>0</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>0</p>
<p>target_i2cREG1_temp.CNT</p>
<p>0</p>
<p>target_i2cREG1_temp.DRR</p>
<p>0</p>
<p>target_i2cREG1_temp.SAR</p>
<p>0</p>
<p>target_i2cREG1_temp.DXR</p>
<p>0</p>
<p>target_i2cREG1_temp.MDR</p>
<p>0</p>
<p>target_i2cREG1_temp.IVR</p>
<p>0</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>0</p>
<p>target_i2cREG1_temp.PSC</p>
<p>0</p>
<p>target_i2cREG1_temp.PID11</p>
<p>0</p>
<p>target_i2cREG1_temp.PID12</p>
<p>0</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>0</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>16</p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>target_i2cREG1_temp.FUN</p>
<p>0</p>
<p>target_i2cREG1_temp.DIR</p>
<p>0</p>
<p>target_i2cREG1_temp.DIN</p>
<p>0</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>0</p>
<p>target_i2cREG1_temp.SET</p>
<p>0</p>
<p>target_i2cREG1_temp.CLR</p>
<p>0</p>
<p>target_i2cREG1_temp.ODR</p>
<p>0</p>
<p>target_i2cREG1_temp.PD</p>
<p>0</p>
<p>target_i2cREG1_temp.PSL</p>
<p>0</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>0</p>
<p>0</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>0</p>
<p>0</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>0</p>
<p>0</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>0</p>
<p>0</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>17</p>
<p> </p>
<p><b>Test Step 1.11 (Repeat Count = 1)</b></p>
<p><b>Name</b></p>
<p><b>Input Value</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>I2c_Send(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str</p>
<p>I2c_SetupMasterTransmit(I2cRegPtr_Cnt_T_str)</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str</p>
<p>Register_Cnt_T_u08</p>
<p>127</p>
<p>i2cREG1_temp</p>
<p>target_i2cREG1_temp</p>
<p>target_i2cREG1_temp.OAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.IMR</p>
<p>255</p>
<p>target_i2cREG1_temp.STR</p>
<p>32767</p>
<p>target_i2cREG1_temp.CLKL</p>
<p>65535</p>
<p>target_i2cREG1_temp.CLKH</p>
<p>65535</p>
<p>target_i2cREG1_temp.CNT</p>
<p>65535</p>
<p>target_i2cREG1_temp.DRR</p>
<p>255</p>
<p>target_i2cREG1_temp.SAR</p>
<p>1023</p>
<p>target_i2cREG1_temp.DXR</p>
<p>255</p>
<p>target_i2cREG1_temp.MDR</p>
<p>65535</p>
<p>target_i2cREG1_temp.IVR</p>
<p>4095</p>
<p>target_i2cREG1_temp.EMDR</p>
<p>3</p>
<p>target_i2cREG1_temp.PSC</p>
<p>255</p>
<p>target_i2cREG1_temp.PID11</p>
<p>65535</p>
<p>target_i2cREG1_temp.PID12</p>
<p>255</p>
<p>target_i2cREG1_temp.DMAC</p>
<p>3</p>
<p>target_i2cREG1_temp.FUN</p>
<p>1</p>
<p>target_i2cREG1_temp.DIR</p>
<p>3</p>
<p>target_i2cREG1_temp.DIN</p>
<p>3</p>
<p>target_i2cREG1_temp.DOUT</p>
<p>3</p>
<p>target_i2cREG1_temp.SET</p>
<p>3</p>
<p>target_i2cREG1_temp.CLR</p>
<p>3</p>
<p>target_i2cREG1_temp.ODR</p>
<p>3</p>
<p>target_i2cREG1_temp.PD</p>
<p>3</p>
<p>target_i2cREG1_temp.PSL</p>
<p>3</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>DigColPsInt_Buffer_Cnt_M_u08[0]</p>
<p>127</p>
<p>127</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[1]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_Buffer_Cnt_M_u08[2]</p>
<p>255</p>
<p>255</p>
<p>DigColPsInt_CurrentSlave_Cnt_M_u08</p>
<p>127</p>
<p>127</p>
<p>I2c_Send(Length_Cnt_T_u32)</p>
<p>1</p>
<p>1</p>
<p>I2c_SetupMasterTransmit(DataLength_Cnt_T_u16)</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_Send_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.OAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IMR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.STR</p>
<p>32767</p>
<p>32767</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKL</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLKH</p>
<p>65535</p>
<p>65535</p>
<h1 style="page-break-before:always; "></h1>
<p><b>TEST DETAILS REPORT</b></p>
<p><i>2014-10-14, 23:47:05+0530</i></p>
<p><i>SetupWriteRegister</i></p>
<p>© Report created by TESSY V3.1.9, report template V2.1</p>
<p>18</p>
<p><b>Name</b></p>
<p><b>Actual Value</b></p>
<p><b>Expected Value</b></p>
<p><b>Result</b></p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CNT</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DRR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SAR</p>
<p>1023</p>
<p>1023</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DXR</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.MDR</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.IVR</p>
<p>4095</p>
<p>4095</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.EMDR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSC</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID11</p>
<p>65535</p>
<p>65535</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PID12</p>
<p>255</p>
<p>255</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DMAC</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.FUN</p>
<p>1</p>
<p>1</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DIN</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.DOUT</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.SET</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.CLR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.ODR</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PD</p>
<p>3</p>
<p>3</p>
<p>tgt_I2c_SetupMasterTransmit_I2cRegPtr_Cnt_T_str.PSL</p>
<p>3</p>
<p>3</p>
<p><i><b>Test Step Call Trace</b></i></p>
<p><b>Actual Function</b></p>
<p><b>Count</b></p>
<p><b>Expected Function</b></p>
<p><b>Count</b></p>
<p><b>Result</b></p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_SetupMasterTransmit</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p>I2c_Send</p>
<p>1</p>
<p> </p>
<p> </p>
<p> </p>
</body>
</html>
{% endraw %}