// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
// Date        : Sun Apr  5 18:35:20 2020
// Host        : johan-Latitude-E5550 running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/johan/v/c64fpga/src/bd/ip/design_1_block_test_0_0/design_1_block_test_0_0_sim_netlist.v
// Design      : design_1_block_test_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_block_test_0_0,block_test,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "block_test,Vivado 2017.1" *) 
(* NotValidForBitStream *)
module design_1_block_test_0_0
   (clk,
    axi_clk_in,
    addr_a,
    data_a,
    c_data_debug,
    cpu_data_debug,
    we_debug,
    addr_b,
    data_b,
    x_pos_debug,
    cycle_in_line_debug,
    clk_counter_debug,
    c64reset_debug,
    flag1_debug,
    flag1_delayed_debug,
    irq_debug,
    addr_debug,
    proc_rst,
    reset_cpu,
    locked,
    proc_rst_neg,
    clk_2_mhz_debug,
    out_rgb,
    blank_signal,
    ip2bus_mst_addr,
    ip2bus_mst_length,
    clk_1_mhz,
    pwm,
    joybits,
    joybits2,
    flag1,
    ip2bus_mstwr_d,
    ip2bus_inputs,
    ip2bus_otputs,
    slave_0_reg,
    slave_1_reg,
    tape_button,
    motor_control,
    count_in_buf,
    read,
    audio_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) input clk;
  input axi_clk_in;
  output [15:0]addr_a;
  output [7:0]data_a;
  output [7:0]c_data_debug;
  output [7:0]cpu_data_debug;
  output we_debug;
  output [15:0]addr_b;
  output [7:0]data_b;
  output [8:0]x_pos_debug;
  output [6:0]cycle_in_line_debug;
  output [2:0]clk_counter_debug;
  output c64reset_debug;
  output flag1_debug;
  output flag1_delayed_debug;
  output irq_debug;
  output addr_debug;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 proc_rst RST" *) input proc_rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset_cpu RST" *) input reset_cpu;
  input locked;
  output proc_rst_neg;
  output clk_2_mhz_debug;
  output [23:0]out_rgb;
  output blank_signal;
  output [31:0]ip2bus_mst_addr;
  output [11:0]ip2bus_mst_length;
  output clk_1_mhz;
  input pwm;
  input [4:0]joybits;
  input [4:0]joybits2;
  input flag1;
  output [31:0]ip2bus_mstwr_d;
  output [4:0]ip2bus_inputs;
  input [5:0]ip2bus_otputs;
  input [31:0]slave_0_reg;
  input [31:0]slave_1_reg;
  input tape_button;
  output motor_control;
  output [12:0]count_in_buf;
  output read;
  output [15:0]audio_out;

  wire \<const0> ;
  wire [15:0]addr_a;
  wire [15:0]addr_b;
  wire [15:0]audio_out;
  wire axi_clk_in;
  wire \axi_start_address_reg[31]_i_3_n_0 ;
  wire blank_signal;
  wire [7:0]c_data_debug;
  wire clk;
  wire clk_1_mhz;
  wire clk_2_mhz_debug;
  wire [12:0]count_in_buf;
  wire [7:0]cpu_data_debug;
  wire [7:0]data_a;
  wire [7:0]data_b;
  wire flag1;
  wire [4:0]\^ip2bus_inputs ;
  wire [31:2]\^ip2bus_mst_addr ;
  wire [11:2]\^ip2bus_mst_length ;
  wire [31:0]ip2bus_mstwr_d;
  wire [5:0]ip2bus_otputs;
  wire [4:0]joybits;
  wire [4:0]joybits2;
  wire locked;
  wire motor_control;
  wire [23:4]\^out_rgb ;
  wire proc_rst;
  wire proc_rst_neg;
  wire read;
  wire reset_cpu;
  wire [31:0]slave_0_reg;
  wire [31:0]slave_1_reg;
  wire tape_button;
  wire we_debug;

  assign ip2bus_inputs[4:2] = \^ip2bus_inputs [4:2];
  assign ip2bus_inputs[1] = \^ip2bus_inputs [0];
  assign ip2bus_inputs[0] = \^ip2bus_inputs [0];
  assign ip2bus_mst_addr[31:2] = \^ip2bus_mst_addr [31:2];
  assign ip2bus_mst_addr[1] = \<const0> ;
  assign ip2bus_mst_addr[0] = \<const0> ;
  assign ip2bus_mst_length[11:2] = \^ip2bus_mst_length [11:2];
  assign ip2bus_mst_length[1] = \<const0> ;
  assign ip2bus_mst_length[0] = \<const0> ;
  assign out_rgb[23:20] = \^out_rgb [23:20];
  assign out_rgb[19:16] = \^out_rgb [23:20];
  assign out_rgb[15:12] = \^out_rgb [15:12];
  assign out_rgb[11:8] = \^out_rgb [15:12];
  assign out_rgb[7:4] = \^out_rgb [7:4];
  assign out_rgb[3:0] = \^out_rgb [7:4];
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_start_address_reg[31]_i_3 
       (.I0(axi_clk_in),
        .O(\axi_start_address_reg[31]_i_3_n_0 ));
  design_1_block_test_0_0_block_test inst
       (.ADDRARDADDR({addr_a[12:10],addr_a[7:4],addr_a[2:0]}),
        .CLK(clk_2_mhz_debug),
        .D(cpu_data_debug),
        .SR(proc_rst_neg),
        .\addr_a[13] (addr_a[13]),
        .\addr_a[15] (addr_a[15:14]),
        .\addr_a[3] (addr_a[3]),
        .\addr_a[8] (addr_a[8]),
        .\addr_a[9] (addr_a[9]),
        .addr_b(addr_b),
        .audio_out(audio_out),
        .axi_clk_in(axi_clk_in),
        .axi_clk_in_0(\axi_start_address_reg[31]_i_3_n_0 ),
        .blank_signal(blank_signal),
        .c_data_debug(c_data_debug),
        .clk(clk),
        .clk_1_mhz(clk_1_mhz),
        .\count_in_buf[0] (count_in_buf[0]),
        .\count_in_buf[10] (count_in_buf[10]),
        .\count_in_buf[11] (count_in_buf[11]),
        .\count_in_buf[12] (count_in_buf[12]),
        .\count_in_buf[1] (count_in_buf[1]),
        .\count_in_buf[2] (count_in_buf[2]),
        .\count_in_buf[3] (count_in_buf[3]),
        .\count_in_buf[4] (count_in_buf[4]),
        .\count_in_buf[5] (count_in_buf[5]),
        .\count_in_buf[6] (count_in_buf[6]),
        .\count_in_buf[7] (count_in_buf[7]),
        .\count_in_buf[8] (count_in_buf[8]),
        .\count_in_buf[9] (count_in_buf[9]),
        .data_b(data_b),
        .flag1(flag1),
        .ip2bus_inputs(\^ip2bus_inputs [4:2]),
        .ip2bus_mst_addr(\^ip2bus_mst_addr ),
        .ip2bus_mst_length(\^ip2bus_mst_length ),
        .ip2bus_mstwr_d(ip2bus_mstwr_d),
        .ip2bus_otputs({ip2bus_otputs[4],ip2bus_otputs[0]}),
        .joybits(joybits),
        .joybits2(joybits2),
        .locked(locked),
        .motor_control(motor_control),
        .out3(\^ip2bus_inputs [0]),
        .out_rgb({\^out_rgb [23:20],\^out_rgb [15:12],\^out_rgb [7:4]}),
        .proc_rst(proc_rst),
        .ram_out(data_a),
        .read(read),
        .reset_cpu(reset_cpu),
        .slave_0_reg(slave_0_reg),
        .slave_1_reg(slave_1_reg),
        .tape_button(tape_button),
        .we_debug(we_debug));
endmodule

(* ORIG_REF_NAME = "ALU" *) 
module design_1_block_test_0_0_ALU
   (C_reg,
    Z_reg,
    I_reg,
    V_reg,
    \addr_a[3] ,
    \sprite_0_xpos_reg[7] ,
    \addr_a[4] ,
    \addr_a[13] ,
    \addr_a[10] ,
    \addr_a[5] ,
    \sprite_primary_color_7_reg[7] ,
    \sprite_0_xpos_reg[7]_0 ,
    \data_out_reg_reg[3] ,
    \rasterline_ref_reg[7] ,
    \data_out_reg_reg[6] ,
    \data_out_reg_reg[6]_0 ,
    \sprite_primary_color_2_reg[7] ,
    \slave_reg_0_reg[0] ,
    \IRHOLD_reg[1] ,
    \IRHOLD_reg[3] ,
    \IRHOLD_reg[4] ,
    E,
    \sprite_3_xpos_reg[7] ,
    \sprite_3_ypos_reg[7] ,
    \sprite_1_xpos_reg[7] ,
    \sprite_1_ypos_reg[7] ,
    \sprite_primary_color_2_reg[7]_0 ,
    \sprite_multi_color_0_reg[7] ,
    \sprite_priority_reg[7] ,
    \sprite_enabled_reg[7] ,
    \y_expand_reg[7] ,
    \sprite_multi_color_1_reg[7] ,
    \multi_color_mode_reg[7] ,
    \sprite_primary_color_1_reg[7] ,
    \sprite_primary_color_4_reg[7] ,
    \screen_control_1_reg[7] ,
    \extra_background_color_1_reg[3] ,
    \screen_control_2_reg[7] ,
    \sprite_primary_color_6_reg[7] ,
    \x_expand_reg[7] ,
    \sprite_2_ypos_reg[7] ,
    \sprite_2_xpos_reg[7] ,
    \slave_reg_0_reg[7] ,
    \slave_reg_2_reg[7] ,
    \slave_reg_3_reg[7] ,
    \data_out_reg[7] ,
    rom_out_reg_0,
    \int_mask_reg[0] ,
    \slave_reg_0_reg[0]_0 ,
    \cpu_data_debug[7] ,
    \int_mask_reg[1] ,
    \int_mask_reg[4] ,
    \int_mask_reg[4]_0 ,
    \addr_a[9] ,
    \addr_a[8] ,
    \slave_reg_7_reg[7] ,
    \slave_reg_6_reg[7] ,
    \slave_reg_5_reg[7] ,
    \slave_reg_4_reg[7] ,
    \data_out_reg[6] ,
    \slave_reg_4_reg[7]_0 ,
    \slave_reg_5_reg[7]_0 ,
    \slave_reg_6_reg[7]_0 ,
    \slave_reg_7_reg[7]_0 ,
    \filter_reg[fc][0] ,
    \slave_reg_0_reg[0]_1 ,
    \filter_reg[fc][1] ,
    \slave_reg_0_reg[1] ,
    p_1_in,
    D_reg,
    N_reg,
    \v_reg[1][freq][8] ,
    \v_reg[1][pw][8] ,
    \v_reg[1][stn][0] ,
    \v_reg[1][atk][0] ,
    \filter_reg[off3] ,
    \v_reg[2][freq][8] ,
    v7_out,
    \v_reg[0][pw][8] ,
    \filter_reg[fc][3] ,
    \v_reg[2][atk][0] ,
    \v_reg[0][stn][0] ,
    v4_out,
    \filter_reg[res][3] ,
    \sprite_4_ypos_reg[7] ,
    \sprite_4_xpos_reg[7] ,
    \sprite_6_ypos_reg[7] ,
    \sprite_primary_color_3_reg[7] ,
    \border_color_reg[3] ,
    \sprite_msb_x_reg[7] ,
    \sprite_0_xpos_reg[7]_1 ,
    \rasterline_ref_reg[7]_0 ,
    \int_mask_reg[1]_0 ,
    \int_mask_reg[0]_0 ,
    D,
    \counter_reg[0] ,
    slave_reg_15,
    \counter_reg[0]_0 ,
    slave_reg_14,
    \counter_reg[0]_1 ,
    slave_reg_15_0,
    \counter_reg[0]_2 ,
    slave_reg_14_1,
    \cpu_data_debug[6] ,
    HC_reg_0,
    \int_stat_reg[1] ,
    \data_out_reg[7]_0 ,
    \slave_reg_3_reg[7]_0 ,
    \slave_reg_2_reg[7]_0 ,
    \int_stat_reg[1]_0 ,
    \reg_1_6510_reg[0] ,
    \addr_a[7] ,
    \addr_a[12] ,
    WEA,
    color_ram_reg,
    \addr_a[15] ,
    \data_out_reg[7]_1 ,
    \IRHOLD_reg[1]_0 ,
    \IRHOLD_reg[4]_0 ,
    \IRHOLD_reg[2] ,
    \IRHOLD_reg[0] ,
    \IRHOLD_reg[4]_1 ,
    \IRHOLD_reg[2]_0 ,
    \IRHOLD_reg[3]_0 ,
    \IRHOLD_reg[4]_2 ,
    \IRHOLD_reg[3]_1 ,
    \IRHOLD_reg[3]_2 ,
    \IRHOLD_reg[4]_3 ,
    \IRHOLD_reg[2]_1 ,
    \IRHOLD_reg[3]_3 ,
    \IRHOLD_reg[3]_4 ,
    ram_reg_1_4,
    ram_reg_0_5,
    p_0_in0_in,
    O,
    \PC_reg[7] ,
    \PC_reg[11] ,
    \PC_reg[15] ,
    raster_int_reg,
    \sprite_primary_color_0_reg[7] ,
    \sprite_primary_color_7_reg[7]_0 ,
    \mem_pointers_reg[7] ,
    \extra_background_color_2_reg[3] ,
    \background_color_reg[3] ,
    \int_enabled_reg[7] ,
    \sprite_5_xpos_reg[7] ,
    \sprite_7_xpos_reg[7] ,
    \sprite_6_xpos_reg[7] ,
    \sprite_5_ypos_reg[7] ,
    \sprite_7_ypos_reg[7] ,
    \data_out_reg_reg[7] ,
    \data_out_reg_reg[7]_0 ,
    \data_out_reg_reg[7]_1 ,
    \data_out_reg_reg[3]_0 ,
    \data_out_reg_reg[2] ,
    \data_out_reg_reg[1] ,
    \data_out_reg_reg[0] ,
    \sprite_primary_color_5_reg[7] ,
    \filter_reg[fc][2] ,
    v1_out,
    \v_reg[0][atk][0] ,
    \v_reg[2][stn][0] ,
    \v_reg[2][pw][8] ,
    \v_reg[0][freq][8] ,
    clk,
    sec_reg,
    \state_reg[3] ,
    shift_reg,
    P,
    compare_reg,
    \state_reg[2] ,
    bit_ins_reg,
    Q,
    p_0_out,
    I_reg_0,
    \state_reg[5] ,
    clv_reg,
    \state_reg[1] ,
    \int_mask_reg[4]_1 ,
    raster_int,
    \int_enabled_reg[0] ,
    SS,
    \reg_1_6510_reg[2] ,
    \x_expand_reg[7]_0 ,
    \multi_color_mode_reg[7]_0 ,
    \sprite_enabled_reg[7]_0 ,
    ram_reg_1_0,
    regfile,
    \state_reg[1]_0 ,
    \state_reg[5]_0 ,
    ram_reg_1_1,
    \addr_delayed_reg[15] ,
    sei,
    cli,
    write_back_reg,
    Z_reg_0,
    adj_bcd,
    adc_bcd_reg,
    \int_mask_reg[0]_1 ,
    \int_mask_reg[1]_1 ,
    \int_mask_reg[4]_2 ,
    data7,
    \state_reg[4] ,
    PC,
    \ABH_reg[1] ,
    reg_fc,
    cia_2_port_a,
    \state_reg[0] ,
    ram_reg_1_3,
    D0,
    ram_reg_1_2,
    ram_reg_1_4_0,
    ram_reg_1_7,
    \state_reg[0]_0 ,
    bit_ins_reg_0,
    ram_reg_1_6,
    ram_reg_1_5,
    \int_mask_reg[1]_2 ,
    \int_mask_reg[0]_2 ,
    \state_reg[4]_0 ,
    \state_reg[4]_1 ,
    \state_reg[5]_1 ,
    I_reg_1,
    IRHOLD_valid_reg,
    \state_reg[5]_2 ,
    \state_reg[4]_2 ,
    \state_reg[2]_0 ,
    \state_reg[4]_3 ,
    \state_reg[0]_1 ,
    \ABL_reg[0] ,
    res_reg,
    \ABL_reg[1] ,
    \ABL_reg[2] ,
    \ABL_reg[3] ,
    \ABL_reg[4] ,
    \ABL_reg[5] ,
    \ABL_reg[6] ,
    \ABL_reg[7] ,
    \state_reg[4]_4 ,
    \state_reg[3]_0 ,
    IRHOLD_valid_reg_0,
    started_status_b,
    started_status_a,
    started_status_b_2,
    started_status_a_3,
    \state_reg[1]_1 ,
    \state_reg[5]_3 ,
    \reg_1_6510_reg[2]_0 ,
    \clk_div_counter_cycle_reg[0] ,
    \PC_reg[13] ,
    \state_reg[0]_2 ,
    \state_reg[5]_4 ,
    \PC_reg[14] ,
    \PC_reg[15]_0 ,
    \PC_reg[12] ,
    \int_stat_reg[0] ,
    \slave_reg_3_reg[7]_1 ,
    \slave_reg_2_reg[7]_1 ,
    \counter_reg[0]_3 ,
    \int_stat_reg[1]_1 ,
    \counter_reg[1] ,
    \slave_reg_15_reg[6] ,
    \slave_reg_14_reg[6] ,
    \counter_reg[2] ,
    runmode_status_b,
    runmode_status_a,
    \counter_reg[3] ,
    \slave_reg_2_reg[4] ,
    \counter_reg[4] ,
    \counter_reg[5] ,
    \counter_reg[6] ,
    \slave_reg_14_reg[7] ,
    \counter_reg[7] ,
    \state_reg[1]_2 ,
    \PC_reg[11]_0 ,
    \state_reg[0]_3 ,
    \ABH_reg[0] ,
    \op_reg[3] ,
    shift_right_reg,
    DIHOLD,
    \state_reg[1]_3 ,
    \state_reg[4]_5 ,
    \PC_reg[13]_0 ,
    php,
    \state_reg[0]_4 ,
    load_only_reg,
    store_reg,
    \state_reg[1]_4 ,
    \state_reg[1]_5 ,
    \state_reg[1]_6 ,
    \state_reg[1]_7 ,
    \state_reg[1]_8 ,
    \state_reg[1]_9 ,
    \state_reg[4]_6 ,
    \state_reg[0]_5 ,
    \state_reg[3]_1 ,
    \state_reg[5]_5 ,
    plp,
    \state_reg[2]_1 ,
    ram_out,
    \state_reg[0]_6 ,
    compare_reg_0,
    clc,
    sec,
    rotate_reg,
    shift_reg_0,
    inc_reg,
    compare_reg_1,
    sed,
    cld,
    clv,
    \state_reg[5]_6 ,
    \state_reg[0]_7 ,
    \state_reg[2]_2 ,
    \int_enabled_reg[6] ,
    \int_enabled_reg[7]_0 ,
    data36__0,
    \mem_pointers_reg[7]_0 ,
    \sprite_msb_x_reg[7]_0 ,
    \int_enabled_reg[4] ,
    \int_enabled_reg[5] ,
    \sprite_1_ypos_reg[7]_0 ,
    \sprite_multi_color_1_reg[7]_0 ,
    \sprite_multi_color_0_reg[7]_0 ,
    \sprite_1_ypos_reg[6] ,
    \sprite_multi_color_1_reg[6] ,
    \sprite_multi_color_0_reg[6] ,
    \sprite_1_ypos_reg[5] ,
    \sprite_multi_color_1_reg[5] ,
    \sprite_multi_color_0_reg[5] ,
    \sprite_1_ypos_reg[4] ,
    \sprite_multi_color_1_reg[4] ,
    \sprite_multi_color_0_reg[4] ,
    \sprite_primary_color_4_reg[7]_0 ,
    \sprite_primary_color_2_reg[7]_1 ,
    \sprite_primary_color_3_reg[7]_0 ,
    \sprite_primary_color_1_reg[7]_0 ,
    \y_expand_reg[7]_0 ,
    \screen_control_2_reg[7]_0 );
  output C_reg;
  output Z_reg;
  output I_reg;
  output V_reg;
  output \addr_a[3] ;
  output \sprite_0_xpos_reg[7] ;
  output \addr_a[4] ;
  output \addr_a[13] ;
  output \addr_a[10] ;
  output \addr_a[5] ;
  output \sprite_primary_color_7_reg[7] ;
  output \sprite_0_xpos_reg[7]_0 ;
  output \data_out_reg_reg[3] ;
  output \rasterline_ref_reg[7] ;
  output \data_out_reg_reg[6] ;
  output \data_out_reg_reg[6]_0 ;
  output \sprite_primary_color_2_reg[7] ;
  output \slave_reg_0_reg[0] ;
  output \IRHOLD_reg[1] ;
  output \IRHOLD_reg[3] ;
  output \IRHOLD_reg[4] ;
  output [0:0]E;
  output [0:0]\sprite_3_xpos_reg[7] ;
  output [0:0]\sprite_3_ypos_reg[7] ;
  output [0:0]\sprite_1_xpos_reg[7] ;
  output [0:0]\sprite_1_ypos_reg[7] ;
  output [0:0]\sprite_primary_color_2_reg[7]_0 ;
  output [0:0]\sprite_multi_color_0_reg[7] ;
  output [0:0]\sprite_priority_reg[7] ;
  output [0:0]\sprite_enabled_reg[7] ;
  output [0:0]\y_expand_reg[7] ;
  output [0:0]\sprite_multi_color_1_reg[7] ;
  output [0:0]\multi_color_mode_reg[7] ;
  output [0:0]\sprite_primary_color_1_reg[7] ;
  output [0:0]\sprite_primary_color_4_reg[7] ;
  output [0:0]\screen_control_1_reg[7] ;
  output [0:0]\extra_background_color_1_reg[3] ;
  output [0:0]\screen_control_2_reg[7] ;
  output [0:0]\sprite_primary_color_6_reg[7] ;
  output [0:0]\x_expand_reg[7] ;
  output [0:0]\sprite_2_ypos_reg[7] ;
  output [0:0]\sprite_2_xpos_reg[7] ;
  output [0:0]\slave_reg_0_reg[7] ;
  output [0:0]\slave_reg_2_reg[7] ;
  output [0:0]\slave_reg_3_reg[7] ;
  output [0:0]\data_out_reg[7] ;
  output rom_out_reg_0;
  output \int_mask_reg[0] ;
  output \slave_reg_0_reg[0]_0 ;
  output \cpu_data_debug[7] ;
  output \int_mask_reg[1] ;
  output \int_mask_reg[4] ;
  output \int_mask_reg[4]_0 ;
  output \addr_a[9] ;
  output \addr_a[8] ;
  output [0:0]\slave_reg_7_reg[7] ;
  output [0:0]\slave_reg_6_reg[7] ;
  output [0:0]\slave_reg_5_reg[7] ;
  output [0:0]\slave_reg_4_reg[7] ;
  output \data_out_reg[6] ;
  output [0:0]\slave_reg_4_reg[7]_0 ;
  output [0:0]\slave_reg_5_reg[7]_0 ;
  output [0:0]\slave_reg_6_reg[7]_0 ;
  output [0:0]\slave_reg_7_reg[7]_0 ;
  output \filter_reg[fc][0] ;
  output \slave_reg_0_reg[0]_1 ;
  output \filter_reg[fc][1] ;
  output \slave_reg_0_reg[1] ;
  output [7:0]p_1_in;
  output D_reg;
  output N_reg;
  output [1:0]\v_reg[1][freq][8] ;
  output [1:0]\v_reg[1][pw][8] ;
  output [0:0]\v_reg[1][stn][0] ;
  output [0:0]\v_reg[1][atk][0] ;
  output [0:0]\filter_reg[off3] ;
  output [1:0]\v_reg[2][freq][8] ;
  output v7_out;
  output [1:0]\v_reg[0][pw][8] ;
  output \filter_reg[fc][3] ;
  output [0:0]\v_reg[2][atk][0] ;
  output [0:0]\v_reg[0][stn][0] ;
  output v4_out;
  output [0:0]\filter_reg[res][3] ;
  output [0:0]\sprite_4_ypos_reg[7] ;
  output [0:0]\sprite_4_xpos_reg[7] ;
  output [0:0]\sprite_6_ypos_reg[7] ;
  output [0:0]\sprite_primary_color_3_reg[7] ;
  output [0:0]\border_color_reg[3] ;
  output [0:0]\sprite_msb_x_reg[7] ;
  output [0:0]\sprite_0_xpos_reg[7]_1 ;
  output [0:0]\rasterline_ref_reg[7]_0 ;
  output \int_mask_reg[1]_0 ;
  output \int_mask_reg[0]_0 ;
  output [3:0]D;
  output [0:0]\counter_reg[0] ;
  output slave_reg_15;
  output [0:0]\counter_reg[0]_0 ;
  output slave_reg_14;
  output [0:0]\counter_reg[0]_1 ;
  output slave_reg_15_0;
  output [0:0]\counter_reg[0]_2 ;
  output slave_reg_14_1;
  output [6:0]\cpu_data_debug[6] ;
  output HC_reg_0;
  output \int_stat_reg[1] ;
  output [0:0]\data_out_reg[7]_0 ;
  output [0:0]\slave_reg_3_reg[7]_0 ;
  output [0:0]\slave_reg_2_reg[7]_0 ;
  output \int_stat_reg[1]_0 ;
  output [0:0]\reg_1_6510_reg[0] ;
  output [4:0]\addr_a[7] ;
  output \addr_a[12] ;
  output [0:0]WEA;
  output [0:0]color_ram_reg;
  output [2:0]\addr_a[15] ;
  output [7:0]\data_out_reg[7]_1 ;
  output \IRHOLD_reg[1]_0 ;
  output \IRHOLD_reg[4]_0 ;
  output \IRHOLD_reg[2] ;
  output \IRHOLD_reg[0] ;
  output \IRHOLD_reg[4]_1 ;
  output \IRHOLD_reg[2]_0 ;
  output \IRHOLD_reg[3]_0 ;
  output \IRHOLD_reg[4]_2 ;
  output \IRHOLD_reg[3]_1 ;
  output \IRHOLD_reg[3]_2 ;
  output \IRHOLD_reg[4]_3 ;
  output \IRHOLD_reg[2]_1 ;
  output \IRHOLD_reg[3]_3 ;
  output \IRHOLD_reg[3]_4 ;
  output [0:0]ram_reg_1_4;
  output [0:0]ram_reg_0_5;
  output p_0_in0_in;
  output [3:0]O;
  output [3:0]\PC_reg[7] ;
  output [3:0]\PC_reg[11] ;
  output [3:0]\PC_reg[15] ;
  output raster_int_reg;
  output [0:0]\sprite_primary_color_0_reg[7] ;
  output [0:0]\sprite_primary_color_7_reg[7]_0 ;
  output [0:0]\mem_pointers_reg[7] ;
  output [0:0]\extra_background_color_2_reg[3] ;
  output [0:0]\background_color_reg[3] ;
  output [0:0]\int_enabled_reg[7] ;
  output [0:0]\sprite_5_xpos_reg[7] ;
  output [0:0]\sprite_7_xpos_reg[7] ;
  output [0:0]\sprite_6_xpos_reg[7] ;
  output [0:0]\sprite_5_ypos_reg[7] ;
  output [0:0]\sprite_7_ypos_reg[7] ;
  output [3:0]\data_out_reg_reg[7] ;
  output [0:0]\data_out_reg_reg[7]_0 ;
  output \data_out_reg_reg[7]_1 ;
  output \data_out_reg_reg[3]_0 ;
  output \data_out_reg_reg[2] ;
  output \data_out_reg_reg[1] ;
  output \data_out_reg_reg[0] ;
  output [0:0]\sprite_primary_color_5_reg[7] ;
  output \filter_reg[fc][2] ;
  output v1_out;
  output [0:0]\v_reg[0][atk][0] ;
  output [0:0]\v_reg[2][stn][0] ;
  output [1:0]\v_reg[2][pw][8] ;
  output [1:0]\v_reg[0][freq][8] ;
  input clk;
  input sec_reg;
  input \state_reg[3] ;
  input shift_reg;
  input [4:0]P;
  input compare_reg;
  input \state_reg[2] ;
  input bit_ins_reg;
  input [5:0]Q;
  input p_0_out;
  input I_reg_0;
  input \state_reg[5] ;
  input clv_reg;
  input \state_reg[1] ;
  input \int_mask_reg[4]_1 ;
  input raster_int;
  input [0:0]\int_enabled_reg[0] ;
  input [0:0]SS;
  input \reg_1_6510_reg[2] ;
  input [7:0]\x_expand_reg[7]_0 ;
  input [7:0]\multi_color_mode_reg[7]_0 ;
  input [7:0]\sprite_enabled_reg[7]_0 ;
  input ram_reg_1_0;
  input [7:0]regfile;
  input \state_reg[1]_0 ;
  input \state_reg[5]_0 ;
  input ram_reg_1_1;
  input [15:0]\addr_delayed_reg[15] ;
  input sei;
  input cli;
  input write_back_reg;
  input Z_reg_0;
  input adj_bcd;
  input adc_bcd_reg;
  input \int_mask_reg[0]_1 ;
  input \int_mask_reg[1]_1 ;
  input \int_mask_reg[4]_2 ;
  input [15:0]data7;
  input \state_reg[4] ;
  input [15:0]PC;
  input \ABH_reg[1] ;
  input [2:0]reg_fc;
  input [1:0]cia_2_port_a;
  input \state_reg[0] ;
  input ram_reg_1_3;
  input D0;
  input ram_reg_1_2;
  input ram_reg_1_4_0;
  input ram_reg_1_7;
  input \state_reg[0]_0 ;
  input bit_ins_reg_0;
  input ram_reg_1_6;
  input ram_reg_1_5;
  input \int_mask_reg[1]_2 ;
  input \int_mask_reg[0]_2 ;
  input \state_reg[4]_0 ;
  input \state_reg[4]_1 ;
  input \state_reg[5]_1 ;
  input I_reg_1;
  input IRHOLD_valid_reg;
  input \state_reg[5]_2 ;
  input \state_reg[4]_2 ;
  input \state_reg[2]_0 ;
  input \state_reg[4]_3 ;
  input \state_reg[0]_1 ;
  input \ABL_reg[0] ;
  input res_reg;
  input \ABL_reg[1] ;
  input \ABL_reg[2] ;
  input \ABL_reg[3] ;
  input \ABL_reg[4] ;
  input \ABL_reg[5] ;
  input \ABL_reg[6] ;
  input \ABL_reg[7] ;
  input \state_reg[4]_4 ;
  input \state_reg[3]_0 ;
  input IRHOLD_valid_reg_0;
  input started_status_b;
  input started_status_a;
  input started_status_b_2;
  input started_status_a_3;
  input \state_reg[1]_1 ;
  input \state_reg[5]_3 ;
  input [2:0]\reg_1_6510_reg[2]_0 ;
  input \clk_div_counter_cycle_reg[0] ;
  input \PC_reg[13] ;
  input \state_reg[0]_2 ;
  input \state_reg[5]_4 ;
  input \PC_reg[14] ;
  input \PC_reg[15]_0 ;
  input \PC_reg[12] ;
  input \int_stat_reg[0] ;
  input [6:0]\slave_reg_3_reg[7]_1 ;
  input [6:0]\slave_reg_2_reg[7]_1 ;
  input \counter_reg[0]_3 ;
  input \int_stat_reg[1]_1 ;
  input \counter_reg[1] ;
  input [2:0]\slave_reg_15_reg[6] ;
  input [2:0]\slave_reg_14_reg[6] ;
  input \counter_reg[2] ;
  input runmode_status_b;
  input runmode_status_a;
  input \counter_reg[3] ;
  input \slave_reg_2_reg[4] ;
  input \counter_reg[4] ;
  input \counter_reg[5] ;
  input \counter_reg[6] ;
  input \slave_reg_14_reg[7] ;
  input \counter_reg[7] ;
  input \state_reg[1]_2 ;
  input \PC_reg[11]_0 ;
  input \state_reg[0]_3 ;
  input \ABH_reg[0] ;
  input [3:0]\op_reg[3] ;
  input shift_right_reg;
  input [0:0]DIHOLD;
  input \state_reg[1]_3 ;
  input \state_reg[4]_5 ;
  input \PC_reg[13]_0 ;
  input php;
  input \state_reg[0]_4 ;
  input load_only_reg;
  input store_reg;
  input \state_reg[1]_4 ;
  input \state_reg[1]_5 ;
  input \state_reg[1]_6 ;
  input \state_reg[1]_7 ;
  input \state_reg[1]_8 ;
  input \state_reg[1]_9 ;
  input \state_reg[4]_6 ;
  input \state_reg[0]_5 ;
  input \state_reg[3]_1 ;
  input \state_reg[5]_5 ;
  input plp;
  input \state_reg[2]_1 ;
  input [2:0]ram_out;
  input \state_reg[0]_6 ;
  input compare_reg_0;
  input clc;
  input sec;
  input rotate_reg;
  input shift_reg_0;
  input inc_reg;
  input compare_reg_1;
  input sed;
  input cld;
  input clv;
  input \state_reg[5]_6 ;
  input \state_reg[0]_7 ;
  input \state_reg[2]_2 ;
  input \int_enabled_reg[6] ;
  input \int_enabled_reg[7]_0 ;
  input [0:0]data36__0;
  input [0:0]\mem_pointers_reg[7]_0 ;
  input [0:0]\sprite_msb_x_reg[7]_0 ;
  input \int_enabled_reg[4] ;
  input \int_enabled_reg[5] ;
  input \sprite_1_ypos_reg[7]_0 ;
  input \sprite_multi_color_1_reg[7]_0 ;
  input \sprite_multi_color_0_reg[7]_0 ;
  input \sprite_1_ypos_reg[6] ;
  input \sprite_multi_color_1_reg[6] ;
  input \sprite_multi_color_0_reg[6] ;
  input \sprite_1_ypos_reg[5] ;
  input \sprite_multi_color_1_reg[5] ;
  input \sprite_multi_color_0_reg[5] ;
  input \sprite_1_ypos_reg[4] ;
  input \sprite_multi_color_1_reg[4] ;
  input \sprite_multi_color_0_reg[4] ;
  input [3:0]\sprite_primary_color_4_reg[7]_0 ;
  input [3:0]\sprite_primary_color_2_reg[7]_1 ;
  input [3:0]\sprite_primary_color_3_reg[7]_0 ;
  input [3:0]\sprite_primary_color_1_reg[7]_0 ;
  input [7:0]\y_expand_reg[7]_0 ;
  input [7:0]\screen_control_2_reg[7]_0 ;

  wire \ABH_reg[0] ;
  wire \ABH_reg[1] ;
  wire \ABL_reg[0] ;
  wire \ABL_reg[1] ;
  wire \ABL_reg[2] ;
  wire \ABL_reg[3] ;
  wire \ABL_reg[4] ;
  wire \ABL_reg[5] ;
  wire \ABL_reg[6] ;
  wire \ABL_reg[7] ;
  wire [7:0]ADD;
  wire [7:7]AI;
  wire AI7;
  wire AI7_i_2_n_0;
  wire AI7_i_3_n_0;
  wire AI7_i_4_n_0;
  wire AI7_i_5_n_0;
  wire AI7_i_6_n_0;
  wire AI7_i_7_n_0;
  wire AI7_i_8_n_0;
  wire AI7_i_9_n_0;
  wire AXYS_reg_0_3_2_2_i_2_n_0;
  wire AXYS_reg_0_3_2_2_i_3_n_0;
  wire AXYS_reg_0_3_3_3_i_2_n_0;
  wire AXYS_reg_0_3_3_3_i_3_n_0;
  wire AXYS_reg_0_3_6_6_i_2_n_0;
  wire AXYS_reg_0_3_6_6_i_3_n_0;
  wire AXYS_reg_0_3_7_7_i_2_n_0;
  wire AXYS_reg_0_3_7_7_i_3_n_0;
  wire BI7;
  wire BI7_i_2_n_0;
  wire CO;
  wire CO0;
  wire CO_i_10_n_0;
  wire CO_i_11_n_0;
  wire CO_i_12_n_0;
  wire CO_i_13_n_0;
  wire CO_i_14_n_0;
  wire CO_i_15_n_0;
  wire CO_i_16_n_0;
  wire CO_i_17_n_0;
  wire CO_i_18_n_0;
  wire CO_i_19_n_0;
  wire CO_i_20_n_0;
  wire CO_i_2_n_0;
  wire CO_i_3_n_0;
  wire CO_i_4_n_0;
  wire CO_i_5_n_0;
  wire CO_i_6_n_0;
  wire CO_i_7_n_0;
  wire CO_i_8_n_0;
  wire CO_i_9_n_0;
  wire C_i_2_n_0;
  wire C_i_5_n_0;
  wire C_reg;
  wire [3:0]D;
  wire D0;
  wire [0:0]DIHOLD;
  wire D_i_3_n_0;
  wire D_reg;
  wire [0:0]E;
  wire HC;
  wire HC_i_2_n_0;
  wire HC_i_3_n_0;
  wire HC_i_4_n_0;
  wire HC_i_6_n_0;
  wire HC_reg_0;
  wire \IRHOLD_reg[0] ;
  wire \IRHOLD_reg[1] ;
  wire \IRHOLD_reg[1]_0 ;
  wire \IRHOLD_reg[2] ;
  wire \IRHOLD_reg[2]_0 ;
  wire \IRHOLD_reg[2]_1 ;
  wire \IRHOLD_reg[3] ;
  wire \IRHOLD_reg[3]_0 ;
  wire \IRHOLD_reg[3]_1 ;
  wire \IRHOLD_reg[3]_2 ;
  wire \IRHOLD_reg[3]_3 ;
  wire \IRHOLD_reg[3]_4 ;
  wire \IRHOLD_reg[4] ;
  wire \IRHOLD_reg[4]_0 ;
  wire \IRHOLD_reg[4]_1 ;
  wire \IRHOLD_reg[4]_2 ;
  wire \IRHOLD_reg[4]_3 ;
  wire IRHOLD_valid_reg;
  wire IRHOLD_valid_reg_0;
  wire I_i_2_n_0;
  wire I_i_3_n_0;
  wire I_i_4_n_0;
  wire I_i_6_n_0;
  wire I_reg;
  wire I_reg_0;
  wire I_reg_1;
  wire N_reg;
  wire [3:0]O;
  wire \OUT[0]_i_2_n_0 ;
  wire \OUT[0]_i_3_n_0 ;
  wire \OUT[0]_i_4_n_0 ;
  wire \OUT[0]_i_5_n_0 ;
  wire \OUT[0]_i_6_n_0 ;
  wire \OUT[0]_i_7_n_0 ;
  wire \OUT[0]_i_8_n_0 ;
  wire \OUT[0]_i_9_n_0 ;
  wire \OUT[1]_i_10_n_0 ;
  wire \OUT[1]_i_11_n_0 ;
  wire \OUT[1]_i_12_n_0 ;
  wire \OUT[1]_i_13_n_0 ;
  wire \OUT[1]_i_14_n_0 ;
  wire \OUT[1]_i_15_n_0 ;
  wire \OUT[1]_i_16_n_0 ;
  wire \OUT[1]_i_17_n_0 ;
  wire \OUT[1]_i_18_n_0 ;
  wire \OUT[1]_i_19_n_0 ;
  wire \OUT[1]_i_20_n_0 ;
  wire \OUT[1]_i_21_n_0 ;
  wire \OUT[1]_i_22_n_0 ;
  wire \OUT[1]_i_2_n_0 ;
  wire \OUT[1]_i_3_n_0 ;
  wire \OUT[1]_i_4_n_0 ;
  wire \OUT[1]_i_5_n_0 ;
  wire \OUT[1]_i_6_n_0 ;
  wire \OUT[1]_i_7_n_0 ;
  wire \OUT[1]_i_8_n_0 ;
  wire \OUT[1]_i_9_n_0 ;
  wire \OUT[2]_i_10_n_0 ;
  wire \OUT[2]_i_2_n_0 ;
  wire \OUT[2]_i_3_n_0 ;
  wire \OUT[2]_i_4_n_0 ;
  wire \OUT[2]_i_5_n_0 ;
  wire \OUT[2]_i_6_n_0 ;
  wire \OUT[2]_i_7_n_0 ;
  wire \OUT[2]_i_8_n_0 ;
  wire \OUT[2]_i_9_n_0 ;
  wire \OUT[3]_i_10_n_0 ;
  wire \OUT[3]_i_11_n_0 ;
  wire \OUT[3]_i_12_n_0 ;
  wire \OUT[3]_i_13_n_0 ;
  wire \OUT[3]_i_14_n_0 ;
  wire \OUT[3]_i_15_n_0 ;
  wire \OUT[3]_i_17_n_0 ;
  wire \OUT[3]_i_18_n_0 ;
  wire \OUT[3]_i_19_n_0 ;
  wire \OUT[3]_i_20_n_0 ;
  wire \OUT[3]_i_21_n_0 ;
  wire \OUT[3]_i_22_n_0 ;
  wire \OUT[3]_i_23_n_0 ;
  wire \OUT[3]_i_2_n_0 ;
  wire \OUT[3]_i_3_n_0 ;
  wire \OUT[3]_i_4_n_0 ;
  wire \OUT[3]_i_6_n_0 ;
  wire \OUT[3]_i_7_n_0 ;
  wire \OUT[3]_i_8_n_0 ;
  wire \OUT[3]_i_9_n_0 ;
  wire \OUT[5]_i_10_n_0 ;
  wire \OUT[5]_i_11_n_0 ;
  wire \OUT[5]_i_12_n_0 ;
  wire \OUT[5]_i_13_n_0 ;
  wire \OUT[5]_i_14_n_0 ;
  wire \OUT[5]_i_15_n_0 ;
  wire \OUT[5]_i_16_n_0 ;
  wire \OUT[5]_i_17_n_0 ;
  wire \OUT[5]_i_18_n_0 ;
  wire \OUT[5]_i_19_n_0 ;
  wire \OUT[5]_i_2_n_0 ;
  wire \OUT[5]_i_3_n_0 ;
  wire \OUT[5]_i_4_n_0 ;
  wire \OUT[5]_i_5_n_0 ;
  wire \OUT[5]_i_6_n_0 ;
  wire \OUT[5]_i_7_n_0 ;
  wire \OUT[5]_i_8_n_0 ;
  wire \OUT[5]_i_9_n_0 ;
  wire \OUT[6]_i_10_n_0 ;
  wire \OUT[6]_i_11_n_0 ;
  wire \OUT[6]_i_12_n_0 ;
  wire \OUT[6]_i_13_n_0 ;
  wire \OUT[6]_i_14_n_0 ;
  wire \OUT[6]_i_15_n_0 ;
  wire \OUT[6]_i_16_n_0 ;
  wire \OUT[6]_i_17_n_0 ;
  wire \OUT[6]_i_18_n_0 ;
  wire \OUT[6]_i_19_n_0 ;
  wire \OUT[6]_i_20_n_0 ;
  wire \OUT[6]_i_21_n_0 ;
  wire \OUT[6]_i_22_n_0 ;
  wire \OUT[6]_i_23_n_0 ;
  wire \OUT[6]_i_24_n_0 ;
  wire \OUT[6]_i_25_n_0 ;
  wire \OUT[6]_i_26_n_0 ;
  wire \OUT[6]_i_27_n_0 ;
  wire \OUT[6]_i_28_n_0 ;
  wire \OUT[6]_i_29_n_0 ;
  wire \OUT[6]_i_2_n_0 ;
  wire \OUT[6]_i_30_n_0 ;
  wire \OUT[6]_i_31_n_0 ;
  wire \OUT[6]_i_32_n_0 ;
  wire \OUT[6]_i_3_n_0 ;
  wire \OUT[6]_i_4_n_0 ;
  wire \OUT[6]_i_5_n_0 ;
  wire \OUT[6]_i_6_n_0 ;
  wire \OUT[6]_i_7_n_0 ;
  wire \OUT[6]_i_8_n_0 ;
  wire \OUT[6]_i_9_n_0 ;
  wire \OUT_reg[3]_i_16_n_0 ;
  wire \OUT_reg[3]_i_5_n_0 ;
  wire [4:0]P;
  wire [15:0]PC;
  wire \PC[11]_i_10_n_0 ;
  wire \PC[11]_i_11_n_0 ;
  wire \PC[11]_i_12_n_0 ;
  wire \PC[11]_i_13_n_0 ;
  wire \PC[11]_i_6_n_0 ;
  wire \PC[11]_i_7_n_0 ;
  wire \PC[11]_i_8_n_0 ;
  wire \PC[11]_i_9_n_0 ;
  wire \PC[15]_i_10_n_0 ;
  wire \PC[15]_i_11_n_0 ;
  wire \PC[15]_i_12_n_0 ;
  wire \PC[15]_i_13_n_0 ;
  wire \PC[15]_i_14_n_0 ;
  wire \PC[15]_i_15_n_0 ;
  wire \PC[15]_i_16_n_0 ;
  wire \PC[15]_i_7_n_0 ;
  wire \PC[3]_i_10_n_0 ;
  wire \PC[3]_i_14_n_0 ;
  wire \PC[3]_i_6_n_0 ;
  wire [3:0]\PC_reg[11] ;
  wire \PC_reg[11]_0 ;
  wire \PC_reg[11]_i_1_n_0 ;
  wire \PC_reg[11]_i_1_n_1 ;
  wire \PC_reg[11]_i_1_n_2 ;
  wire \PC_reg[11]_i_1_n_3 ;
  wire \PC_reg[12] ;
  wire \PC_reg[13] ;
  wire \PC_reg[13]_0 ;
  wire \PC_reg[14] ;
  wire [3:0]\PC_reg[15] ;
  wire \PC_reg[15]_0 ;
  wire \PC_reg[15]_i_1_n_1 ;
  wire \PC_reg[15]_i_1_n_2 ;
  wire \PC_reg[15]_i_1_n_3 ;
  wire \PC_reg[3]_i_1_n_0 ;
  wire \PC_reg[3]_i_1_n_1 ;
  wire \PC_reg[3]_i_1_n_2 ;
  wire \PC_reg[3]_i_1_n_3 ;
  wire [3:0]\PC_reg[7] ;
  wire \PC_reg[7]_i_1_n_0 ;
  wire \PC_reg[7]_i_1_n_1 ;
  wire \PC_reg[7]_i_1_n_2 ;
  wire \PC_reg[7]_i_1_n_3 ;
  wire [15:0]PC_temp;
  wire [5:0]Q;
  wire [0:0]SS;
  wire V_i_2_n_0;
  wire V_i_5_n_0;
  wire V_reg;
  wire [0:0]WEA;
  wire Z_i_11_n_0;
  wire Z_i_2_n_0;
  wire Z_i_8_n_0;
  wire Z_i_9_n_0;
  wire Z_reg;
  wire Z_reg_0;
  wire adc_bcd_reg;
  wire \addr_a[0]_INST_0_i_2_n_0 ;
  wire \addr_a[0]_INST_0_i_3_n_0 ;
  wire \addr_a[10] ;
  wire \addr_a[10]_INST_0_i_3_n_0 ;
  wire \addr_a[11]_INST_0_i_1_n_0 ;
  wire \addr_a[11]_INST_0_i_3_n_0 ;
  wire \addr_a[12] ;
  wire \addr_a[12]_INST_0_i_3_n_0 ;
  wire \addr_a[13] ;
  wire \addr_a[13]_INST_0_i_20_n_0 ;
  wire \addr_a[13]_INST_0_i_22_n_0 ;
  wire \addr_a[13]_INST_0_i_23_n_0 ;
  wire \addr_a[13]_INST_0_i_24_n_0 ;
  wire \addr_a[13]_INST_0_i_25_n_0 ;
  wire \addr_a[13]_INST_0_i_26_n_0 ;
  wire \addr_a[13]_INST_0_i_27_n_0 ;
  wire \addr_a[13]_INST_0_i_28_n_0 ;
  wire \addr_a[13]_INST_0_i_5_n_0 ;
  wire \addr_a[14]_INST_0_i_1_n_0 ;
  wire \addr_a[14]_INST_0_i_3_n_0 ;
  wire [2:0]\addr_a[15] ;
  wire \addr_a[15]_INST_0_i_1_n_0 ;
  wire \addr_a[15]_INST_0_i_3_n_0 ;
  wire \addr_a[1]_INST_0_i_2_n_0 ;
  wire \addr_a[1]_INST_0_i_3_n_0 ;
  wire \addr_a[2]_INST_0_i_2_n_0 ;
  wire \addr_a[2]_INST_0_i_3_n_0 ;
  wire \addr_a[3] ;
  wire \addr_a[3]_INST_0_i_1_n_0 ;
  wire \addr_a[3]_INST_0_i_2_n_0 ;
  wire \addr_a[4] ;
  wire \addr_a[4]_INST_0_i_1_n_0 ;
  wire \addr_a[4]_INST_0_i_2_n_0 ;
  wire \addr_a[5] ;
  wire \addr_a[5]_INST_0_i_1_n_0 ;
  wire \addr_a[5]_INST_0_i_2_n_0 ;
  wire \addr_a[6]_INST_0_i_1_n_0 ;
  wire \addr_a[6]_INST_0_i_2_n_0 ;
  wire [4:0]\addr_a[7] ;
  wire \addr_a[7]_INST_0_i_1_n_0 ;
  wire \addr_a[7]_INST_0_i_3_n_0 ;
  wire \addr_a[8] ;
  wire \addr_a[9] ;
  wire \addr_a[9]_INST_0_i_10_n_0 ;
  wire \addr_a[9]_INST_0_i_11_n_0 ;
  wire \addr_a[9]_INST_0_i_12_n_0 ;
  wire \addr_a[9]_INST_0_i_14_n_0 ;
  wire \addr_a[9]_INST_0_i_15_n_0 ;
  wire \addr_a[9]_INST_0_i_3_n_0 ;
  wire [15:0]\addr_delayed_reg[15] ;
  wire adj_bcd;
  wire [0:0]\background_color_reg[3] ;
  wire bit_ins_reg;
  wire bit_ins_reg_0;
  wire [0:0]\border_color_reg[3] ;
  wire \c_data_debug[0]_INST_0_i_8_n_0 ;
  wire \c_data_debug[3]_INST_0_i_6_n_0 ;
  wire [1:0]cia_2_port_a;
  wire clc;
  wire cld;
  wire cli;
  wire clk;
  wire \clk_div_counter_cycle_reg[0] ;
  wire clv;
  wire clv_reg;
  wire [0:0]color_ram_reg;
  wire color_ram_reg_i_2_n_0;
  wire color_ram_reg_i_3_n_0;
  wire compare_reg;
  wire compare_reg_0;
  wire compare_reg_1;
  wire [0:0]\counter_reg[0] ;
  wire [0:0]\counter_reg[0]_0 ;
  wire [0:0]\counter_reg[0]_1 ;
  wire [0:0]\counter_reg[0]_2 ;
  wire \counter_reg[0]_3 ;
  wire \counter_reg[1] ;
  wire \counter_reg[2] ;
  wire \counter_reg[3] ;
  wire \counter_reg[4] ;
  wire \counter_reg[5] ;
  wire \counter_reg[6] ;
  wire \counter_reg[7] ;
  wire \cpu_data_debug[0]_INST_0_i_2_n_0 ;
  wire \cpu_data_debug[0]_INST_0_i_4_n_0 ;
  wire \cpu_data_debug[1]_INST_0_i_1_n_0 ;
  wire \cpu_data_debug[1]_INST_0_i_2_n_0 ;
  wire \cpu_data_debug[1]_INST_0_i_4_n_0 ;
  wire \cpu_data_debug[2]_INST_0_i_1_n_0 ;
  wire \cpu_data_debug[2]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[3]_INST_0_i_1_n_0 ;
  wire \cpu_data_debug[3]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[4]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[4]_INST_0_i_4_n_0 ;
  wire \cpu_data_debug[5]_INST_0_i_1_n_0 ;
  wire \cpu_data_debug[5]_INST_0_i_2_n_0 ;
  wire \cpu_data_debug[5]_INST_0_i_6_n_0 ;
  wire [6:0]\cpu_data_debug[6] ;
  wire \cpu_data_debug[6]_INST_0_i_1_n_0 ;
  wire \cpu_data_debug[6]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[7] ;
  wire \cpu_data_debug[7]_INST_0_i_2_n_0 ;
  wire \cpu_data_debug[7]_INST_0_i_4_n_0 ;
  wire data2;
  wire [0:0]data36__0;
  wire [15:0]data7;
  wire \data_out[0]_i_2_n_0 ;
  wire \data_out[1]_i_2_n_0 ;
  wire \data_out[2]_i_2_n_0 ;
  wire \data_out[3]_i_2_n_0 ;
  wire \data_out[5]_i_2_n_0 ;
  wire \data_out[6]_i_2_n_0 ;
  wire \data_out[7]_i_3_n_0 ;
  wire \data_out_reg[0]_i_12_n_0 ;
  wire \data_out_reg[1]_i_12_n_0 ;
  wire \data_out_reg[2]_i_13_n_0 ;
  wire \data_out_reg[3]_i_12_n_0 ;
  wire \data_out_reg[4]_i_10_n_0 ;
  wire \data_out_reg[4]_i_2_n_0 ;
  wire \data_out_reg[4]_i_3_n_0 ;
  wire \data_out_reg[4]_i_4_n_0 ;
  wire \data_out_reg[4]_i_9_n_0 ;
  wire \data_out_reg[5]_i_10_n_0 ;
  wire \data_out_reg[5]_i_2_n_0 ;
  wire \data_out_reg[5]_i_3_n_0 ;
  wire \data_out_reg[5]_i_4_n_0 ;
  wire \data_out_reg[5]_i_9_n_0 ;
  wire \data_out_reg[6] ;
  wire \data_out_reg[6]_i_10_n_0 ;
  wire \data_out_reg[6]_i_2_n_0 ;
  wire \data_out_reg[6]_i_3_n_0 ;
  wire \data_out_reg[6]_i_4_n_0 ;
  wire \data_out_reg[6]_i_9_n_0 ;
  wire [0:0]\data_out_reg[7] ;
  wire [0:0]\data_out_reg[7]_0 ;
  wire [7:0]\data_out_reg[7]_1 ;
  wire \data_out_reg[7]_i_14_n_0 ;
  wire \data_out_reg[7]_i_15_n_0 ;
  wire \data_out_reg[7]_i_16_n_0 ;
  wire \data_out_reg[7]_i_17_n_0 ;
  wire \data_out_reg[7]_i_18_n_0 ;
  wire \data_out_reg[7]_i_23_n_0 ;
  wire \data_out_reg[7]_i_3_n_0 ;
  wire \data_out_reg[7]_i_4_n_0 ;
  wire \data_out_reg[7]_i_5_n_0 ;
  wire \data_out_reg[7]_i_7_n_0 ;
  wire \data_out_reg[7]_i_8_n_0 ;
  wire \data_out_reg[7]_i_9_n_0 ;
  wire \data_out_reg_reg[0] ;
  wire \data_out_reg_reg[1] ;
  wire \data_out_reg_reg[2] ;
  wire \data_out_reg_reg[3] ;
  wire \data_out_reg_reg[3]_0 ;
  wire \data_out_reg_reg[6] ;
  wire \data_out_reg_reg[6]_0 ;
  wire [3:0]\data_out_reg_reg[7] ;
  wire [0:0]\data_out_reg_reg[7]_0 ;
  wire \data_out_reg_reg[7]_1 ;
  wire \extra_background_color_1[3]_i_2_n_0 ;
  wire [0:0]\extra_background_color_1_reg[3] ;
  wire \extra_background_color_2[3]_i_2_n_0 ;
  wire [0:0]\extra_background_color_2_reg[3] ;
  wire \filter[fc][10]_i_2_n_0 ;
  wire \filter[fc][10]_i_3_n_0 ;
  wire \filter[fc][10]_i_4_n_0 ;
  wire \filter[fc][2]_i_2_n_0 ;
  wire \filter_reg[fc][0] ;
  wire \filter_reg[fc][1] ;
  wire \filter_reg[fc][2] ;
  wire \filter_reg[fc][3] ;
  wire [0:0]\filter_reg[off3] ;
  wire [0:0]\filter_reg[res][3] ;
  wire inc_reg;
  wire \int_enabled[7]_i_2_n_0 ;
  wire \int_enabled[7]_i_3_n_0 ;
  wire [0:0]\int_enabled_reg[0] ;
  wire \int_enabled_reg[4] ;
  wire \int_enabled_reg[5] ;
  wire \int_enabled_reg[6] ;
  wire [0:0]\int_enabled_reg[7] ;
  wire \int_enabled_reg[7]_0 ;
  wire \int_mask[4]_i_2_n_0 ;
  wire \int_mask_reg[0] ;
  wire \int_mask_reg[0]_0 ;
  wire \int_mask_reg[0]_1 ;
  wire \int_mask_reg[0]_2 ;
  wire \int_mask_reg[1] ;
  wire \int_mask_reg[1]_0 ;
  wire \int_mask_reg[1]_1 ;
  wire \int_mask_reg[1]_2 ;
  wire \int_mask_reg[4] ;
  wire \int_mask_reg[4]_0 ;
  wire \int_mask_reg[4]_1 ;
  wire \int_mask_reg[4]_2 ;
  wire \int_stat_reg[0] ;
  wire \int_stat_reg[1] ;
  wire \int_stat_reg[1]_0 ;
  wire \int_stat_reg[1]_1 ;
  wire load_only_reg;
  wire \mem_pointers[7]_i_2_n_0 ;
  wire [0:0]\mem_pointers_reg[7] ;
  wire [0:0]\mem_pointers_reg[7]_0 ;
  wire [0:0]\multi_color_mode_reg[7] ;
  wire [7:0]\multi_color_mode_reg[7]_0 ;
  wire [3:0]\op_reg[3] ;
  wire [3:3]p_0_in;
  wire p_0_in0_in;
  wire [1:0]p_0_in1_in;
  wire p_0_out;
  wire [7:0]p_1_in;
  wire php;
  wire plp;
  wire [2:0]ram_out;
  wire [0:0]ram_reg_0_5;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire [0:0]ram_reg_1_4;
  wire ram_reg_1_4_0;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_7_i_5_n_0;
  wire raster_int;
  wire raster_int_reg;
  wire \rasterline_ref[7]_i_3_n_0 ;
  wire \rasterline_ref_reg[7] ;
  wire [0:0]\rasterline_ref_reg[7]_0 ;
  wire \reg_1_6510[5]_i_2_n_0 ;
  wire \reg_1_6510[5]_i_3_n_0 ;
  wire \reg_1_6510[5]_i_4_n_0 ;
  wire [0:0]\reg_1_6510_reg[0] ;
  wire \reg_1_6510_reg[2] ;
  wire [2:0]\reg_1_6510_reg[2]_0 ;
  wire [2:0]reg_fc;
  wire [7:0]regfile;
  wire res_reg;
  wire rom_out_reg_0;
  wire rotate_reg;
  wire runmode_i_2__0_n_0;
  wire runmode_i_3_n_0;
  wire runmode_status_a;
  wire runmode_status_b;
  wire \screen_control_1[7]_i_2_n_0 ;
  wire \screen_control_1[7]_i_3_n_0 ;
  wire \screen_control_1[7]_i_4_n_0 ;
  wire \screen_control_1[7]_i_6_n_0 ;
  wire \screen_control_1[7]_i_7_n_0 ;
  wire \screen_control_1[7]_i_8_n_0 ;
  wire \screen_control_1[7]_i_9_n_0 ;
  wire [0:0]\screen_control_1_reg[7] ;
  wire \screen_control_2[7]_i_3_n_0 ;
  wire \screen_control_2[7]_i_4_n_0 ;
  wire [0:0]\screen_control_2_reg[7] ;
  wire [7:0]\screen_control_2_reg[7]_0 ;
  wire sec;
  wire sec_reg;
  wire sed;
  wire sei;
  wire shift_reg;
  wire shift_reg_0;
  wire shift_right_reg;
  wire \slave_reg_0[7]_i_2_n_0 ;
  wire \slave_reg_0_reg[0] ;
  wire \slave_reg_0_reg[0]_0 ;
  wire \slave_reg_0_reg[0]_1 ;
  wire \slave_reg_0_reg[1] ;
  wire [0:0]\slave_reg_0_reg[7] ;
  wire slave_reg_14;
  wire slave_reg_14_1;
  wire [2:0]\slave_reg_14_reg[6] ;
  wire \slave_reg_14_reg[7] ;
  wire slave_reg_15;
  wire slave_reg_15_0;
  wire [2:0]\slave_reg_15_reg[6] ;
  wire \slave_reg_2_reg[4] ;
  wire [0:0]\slave_reg_2_reg[7] ;
  wire [0:0]\slave_reg_2_reg[7]_0 ;
  wire [6:0]\slave_reg_2_reg[7]_1 ;
  wire [0:0]\slave_reg_3_reg[7] ;
  wire [0:0]\slave_reg_3_reg[7]_0 ;
  wire [6:0]\slave_reg_3_reg[7]_1 ;
  wire \slave_reg_4[7]_i_2_n_0 ;
  wire [0:0]\slave_reg_4_reg[7] ;
  wire [0:0]\slave_reg_4_reg[7]_0 ;
  wire [0:0]\slave_reg_5_reg[7] ;
  wire [0:0]\slave_reg_5_reg[7]_0 ;
  wire [0:0]\slave_reg_6_reg[7] ;
  wire [0:0]\slave_reg_6_reg[7]_0 ;
  wire [0:0]\slave_reg_7_reg[7] ;
  wire [0:0]\slave_reg_7_reg[7]_0 ;
  wire \sprite_0_xpos_reg[7] ;
  wire \sprite_0_xpos_reg[7]_0 ;
  wire [0:0]\sprite_0_xpos_reg[7]_1 ;
  wire [0:0]\sprite_1_xpos_reg[7] ;
  wire \sprite_1_ypos_reg[4] ;
  wire \sprite_1_ypos_reg[5] ;
  wire \sprite_1_ypos_reg[6] ;
  wire [0:0]\sprite_1_ypos_reg[7] ;
  wire \sprite_1_ypos_reg[7]_0 ;
  wire [0:0]\sprite_2_xpos_reg[7] ;
  wire [0:0]\sprite_2_ypos_reg[7] ;
  wire [0:0]\sprite_3_xpos_reg[7] ;
  wire [0:0]\sprite_3_ypos_reg[7] ;
  wire [0:0]\sprite_4_xpos_reg[7] ;
  wire [0:0]\sprite_4_ypos_reg[7] ;
  wire [0:0]\sprite_5_xpos_reg[7] ;
  wire [0:0]\sprite_5_ypos_reg[7] ;
  wire [0:0]\sprite_6_xpos_reg[7] ;
  wire [0:0]\sprite_6_ypos_reg[7] ;
  wire [0:0]\sprite_7_xpos_reg[7] ;
  wire [0:0]\sprite_7_ypos_reg[7] ;
  wire [0:0]\sprite_enabled_reg[7] ;
  wire [7:0]\sprite_enabled_reg[7]_0 ;
  wire \sprite_msb_x[7]_i_2_n_0 ;
  wire \sprite_msb_x[7]_i_3_n_0 ;
  wire \sprite_msb_x[7]_i_4_n_0 ;
  wire \sprite_msb_x[7]_i_5_n_0 ;
  wire [0:0]\sprite_msb_x_reg[7] ;
  wire [0:0]\sprite_msb_x_reg[7]_0 ;
  wire \sprite_multi_color_0[7]_i_2_n_0 ;
  wire \sprite_multi_color_0[7]_i_3_n_0 ;
  wire \sprite_multi_color_0[7]_i_4_n_0 ;
  wire \sprite_multi_color_0_reg[4] ;
  wire \sprite_multi_color_0_reg[5] ;
  wire \sprite_multi_color_0_reg[6] ;
  wire [0:0]\sprite_multi_color_0_reg[7] ;
  wire \sprite_multi_color_0_reg[7]_0 ;
  wire \sprite_multi_color_1[7]_i_3_n_0 ;
  wire \sprite_multi_color_1_reg[4] ;
  wire \sprite_multi_color_1_reg[5] ;
  wire \sprite_multi_color_1_reg[6] ;
  wire [0:0]\sprite_multi_color_1_reg[7] ;
  wire \sprite_multi_color_1_reg[7]_0 ;
  wire [0:0]\sprite_primary_color_0_reg[7] ;
  wire \sprite_primary_color_1[7]_i_2_n_0 ;
  wire [0:0]\sprite_primary_color_1_reg[7] ;
  wire [3:0]\sprite_primary_color_1_reg[7]_0 ;
  wire \sprite_primary_color_2[7]_i_3_n_0 ;
  wire \sprite_primary_color_2_reg[7] ;
  wire [0:0]\sprite_primary_color_2_reg[7]_0 ;
  wire [3:0]\sprite_primary_color_2_reg[7]_1 ;
  wire \sprite_primary_color_3[7]_i_2_n_0 ;
  wire \sprite_primary_color_3[7]_i_3_n_0 ;
  wire [0:0]\sprite_primary_color_3_reg[7] ;
  wire [3:0]\sprite_primary_color_3_reg[7]_0 ;
  wire [0:0]\sprite_primary_color_4_reg[7] ;
  wire [3:0]\sprite_primary_color_4_reg[7]_0 ;
  wire \sprite_primary_color_5[7]_i_2_n_0 ;
  wire [0:0]\sprite_primary_color_5_reg[7] ;
  wire \sprite_primary_color_6[7]_i_2_n_0 ;
  wire [0:0]\sprite_primary_color_6_reg[7] ;
  wire \sprite_primary_color_7_reg[7] ;
  wire [0:0]\sprite_primary_color_7_reg[7]_0 ;
  wire \sprite_priority[7]_i_2_n_0 ;
  wire \sprite_priority[7]_i_3_n_0 ;
  wire [0:0]\sprite_priority_reg[7] ;
  wire started_status_a;
  wire started_status_a_3;
  wire started_status_b;
  wire started_status_b_2;
  wire \state[0]_i_3_n_0 ;
  wire \state[0]_i_4_n_0 ;
  wire \state[0]_i_7__2_n_0 ;
  wire \state[0]_i_8__2_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[3]_i_10_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[3]_i_5_n_0 ;
  wire \state[3]_i_6_n_0 ;
  wire \state[3]_i_7_n_0 ;
  wire \state[4]_i_4_n_0 ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[0]_3 ;
  wire \state_reg[0]_4 ;
  wire \state_reg[0]_5 ;
  wire \state_reg[0]_6 ;
  wire \state_reg[0]_7 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg[1]_2 ;
  wire \state_reg[1]_3 ;
  wire \state_reg[1]_4 ;
  wire \state_reg[1]_5 ;
  wire \state_reg[1]_6 ;
  wire \state_reg[1]_7 ;
  wire \state_reg[1]_8 ;
  wire \state_reg[1]_9 ;
  wire \state_reg[2] ;
  wire \state_reg[2]_0 ;
  wire \state_reg[2]_1 ;
  wire \state_reg[2]_2 ;
  wire \state_reg[3] ;
  wire \state_reg[3]_0 ;
  wire \state_reg[3]_1 ;
  wire \state_reg[4] ;
  wire \state_reg[4]_0 ;
  wire \state_reg[4]_1 ;
  wire \state_reg[4]_2 ;
  wire \state_reg[4]_3 ;
  wire \state_reg[4]_4 ;
  wire \state_reg[4]_5 ;
  wire \state_reg[4]_6 ;
  wire \state_reg[5] ;
  wire \state_reg[5]_0 ;
  wire \state_reg[5]_1 ;
  wire \state_reg[5]_2 ;
  wire \state_reg[5]_3 ;
  wire \state_reg[5]_4 ;
  wire \state_reg[5]_5 ;
  wire \state_reg[5]_6 ;
  wire store_reg;
  wire [4:4]temp;
  wire [7:0]temp_0;
  wire temp_HC;
  wire v1_out;
  wire v4_out;
  wire v7_out;
  wire [0:0]\v_reg[0][atk][0] ;
  wire [1:0]\v_reg[0][freq][8] ;
  wire [1:0]\v_reg[0][pw][8] ;
  wire [0:0]\v_reg[0][stn][0] ;
  wire [0:0]\v_reg[1][atk][0] ;
  wire [1:0]\v_reg[1][freq][8] ;
  wire [1:0]\v_reg[1][pw][8] ;
  wire [0:0]\v_reg[1][stn][0] ;
  wire [0:0]\v_reg[2][atk][0] ;
  wire [1:0]\v_reg[2][freq][8] ;
  wire [1:0]\v_reg[2][pw][8] ;
  wire [0:0]\v_reg[2][stn][0] ;
  wire \vic_inst/p_12_in ;
  wire \vic_inst/p_16_in ;
  wire \vic_inst/p_17_in ;
  wire \vic_inst/p_2_in ;
  wire \vic_inst/p_4_in ;
  wire \vic_inst/p_5_in ;
  wire write_back_reg;
  wire [0:0]\x_expand_reg[7] ;
  wire [7:0]\x_expand_reg[7]_0 ;
  wire \y_expand[7]_i_2_n_0 ;
  wire [0:0]\y_expand_reg[7] ;
  wire [7:0]\y_expand_reg[7]_0 ;
  wire [3:3]\NLW_PC_reg[15]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    AI7_i_1
       (.I0(AI7_i_2_n_0),
        .O(AI));
  LUT6 #(
    .INIT(64'hBABBBABBFFFF0000)) 
    AI7_i_2
       (.I0(AI7_i_3_n_0),
        .I1(AI7_i_4_n_0),
        .I2(AI7_i_5_n_0),
        .I3(ADD[7]),
        .I4(AI7_i_6_n_0),
        .I5(CO_i_12_n_0),
        .O(AI7_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFDD5FFF)) 
    AI7_i_3
       (.I0(CO_i_18_n_0),
        .I1(ram_reg_1_7),
        .I2(regfile[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(AI7_i_7_n_0),
        .O(AI7_i_3_n_0));
  LUT6 #(
    .INIT(64'h000F00A8FFFFFFFF)) 
    AI7_i_4
       (.I0(regfile[7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(AI7_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFCD6)) 
    AI7_i_5
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(AI7_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000DDD0DDDDDDDD)) 
    AI7_i_6
       (.I0(regfile[7]),
        .I1(\OUT[6]_i_24_n_0 ),
        .I2(CO_i_15_n_0),
        .I3(ram_reg_1_7),
        .I4(AI7_i_8_n_0),
        .I5(\state[0]_i_4_n_0 ),
        .O(AI7_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    AI7_i_7
       (.I0(AI7_i_9_n_0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(regfile[7]),
        .I4(Q[0]),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(AI7_i_7_n_0));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    AI7_i_8
       (.I0(ADD[7]),
        .I1(Q[3]),
        .I2(regfile[7]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(AI7_i_8_n_0));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    AI7_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[15]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(ADD[7]),
        .O(AI7_i_9_n_0));
  FDRE AI7_reg
       (.C(clk),
        .CE(1'b1),
        .D(AI),
        .Q(AI7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    AXYS_reg_0_3_0_0_i_1
       (.I0(ram_reg_1_0),
        .I1(\state_reg[0] ),
        .I2(ADD[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h4774747474477474)) 
    AXYS_reg_0_3_1_1_i_1
       (.I0(ram_reg_1_1),
        .I1(\state_reg[0] ),
        .I2(ADD[1]),
        .I3(HC),
        .I4(adj_bcd),
        .I5(adc_bcd_reg),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h74474774)) 
    AXYS_reg_0_3_2_2_i_1
       (.I0(ram_reg_1_2),
        .I1(\state_reg[0] ),
        .I2(AXYS_reg_0_3_2_2_i_2_n_0),
        .I3(AXYS_reg_0_3_2_2_i_3_n_0),
        .I4(data2),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8020)) 
    AXYS_reg_0_3_2_2_i_2
       (.I0(ADD[1]),
        .I1(HC),
        .I2(adj_bcd),
        .I3(adc_bcd_reg),
        .O(AXYS_reg_0_3_2_2_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h80)) 
    AXYS_reg_0_3_2_2_i_3
       (.I0(HC),
        .I1(adj_bcd),
        .I2(adc_bcd_reg),
        .O(AXYS_reg_0_3_2_2_i_3_n_0));
  LUT4 #(
    .INIT(16'h4774)) 
    AXYS_reg_0_3_3_3_i_1
       (.I0(ram_reg_1_3),
        .I1(\state_reg[0] ),
        .I2(AXYS_reg_0_3_3_3_i_2_n_0),
        .I3(AXYS_reg_0_3_3_3_i_3_n_0),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    AXYS_reg_0_3_3_3_i_2
       (.I0(ADD[3]),
        .I1(adc_bcd_reg),
        .I2(adj_bcd),
        .I3(HC),
        .O(AXYS_reg_0_3_3_3_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7B7F7FFF)) 
    AXYS_reg_0_3_3_3_i_3
       (.I0(HC),
        .I1(adj_bcd),
        .I2(adc_bcd_reg),
        .I3(data2),
        .I4(ADD[1]),
        .O(AXYS_reg_0_3_3_3_i_3_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    AXYS_reg_0_3_4_4_i_1
       (.I0(ram_reg_1_4_0),
        .I1(\state_reg[0] ),
        .I2(p_0_in1_in[0]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h4774747474477474)) 
    AXYS_reg_0_3_5_5_i_1
       (.I0(ram_reg_1_5),
        .I1(\state_reg[0] ),
        .I2(p_0_in1_in[1]),
        .I3(CO),
        .I4(adj_bcd),
        .I5(adc_bcd_reg),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'h47747447)) 
    AXYS_reg_0_3_6_6_i_1
       (.I0(ram_reg_1_6),
        .I1(\state_reg[0] ),
        .I2(AXYS_reg_0_3_6_6_i_2_n_0),
        .I3(AXYS_reg_0_3_6_6_i_3_n_0),
        .I4(ADD[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7BFF)) 
    AXYS_reg_0_3_6_6_i_2
       (.I0(CO),
        .I1(adj_bcd),
        .I2(adc_bcd_reg),
        .I3(p_0_in1_in[1]),
        .O(AXYS_reg_0_3_6_6_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h80)) 
    AXYS_reg_0_3_6_6_i_3
       (.I0(CO),
        .I1(adj_bcd),
        .I2(adc_bcd_reg),
        .O(AXYS_reg_0_3_6_6_i_3_n_0));
  LUT4 #(
    .INIT(16'h7447)) 
    AXYS_reg_0_3_7_7_i_1
       (.I0(ram_reg_1_7),
        .I1(\state_reg[0] ),
        .I2(AXYS_reg_0_3_7_7_i_2_n_0),
        .I3(AXYS_reg_0_3_7_7_i_3_n_0),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    AXYS_reg_0_3_7_7_i_2
       (.I0(ADD[7]),
        .I1(adc_bcd_reg),
        .I2(adj_bcd),
        .I3(CO),
        .O(AXYS_reg_0_3_7_7_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7B7F7FFF)) 
    AXYS_reg_0_3_7_7_i_3
       (.I0(CO),
        .I1(adj_bcd),
        .I2(adc_bcd_reg),
        .I3(p_0_in1_in[1]),
        .I4(ADD[6]),
        .O(AXYS_reg_0_3_7_7_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h454A)) 
    BI7_i_1
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(CO_i_4_n_0),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(BI7_i_2_n_0),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h0454)) 
    BI7_i_2
       (.I0(\OUT[6]_i_10_n_0 ),
        .I1(PC[7]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(ram_reg_1_7),
        .O(BI7_i_2_n_0));
  FDRE BI7_reg
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(BI7),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h433FFDD4FDD4FDD4)) 
    CO_i_1
       (.I0(CO_i_2_n_0),
        .I1(CO_i_3_n_0),
        .I2(CO_i_4_n_0),
        .I3(p_0_in),
        .I4(CO_i_5_n_0),
        .I5(CO_i_6_n_0),
        .O(CO0));
  LUT6 #(
    .INIT(64'h0ACA0000FFFFFFFF)) 
    CO_i_10
       (.I0(regfile[0]),
        .I1(ADD[0]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(CO_i_17_n_0),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(CO_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFABE)) 
    CO_i_11
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(CO_i_11_n_0));
  LUT4 #(
    .INIT(16'hF4F0)) 
    CO_i_12
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(CO_i_12_n_0));
  LUT6 #(
    .INIT(64'h00000000FFDD5FFF)) 
    CO_i_13
       (.I0(CO_i_18_n_0),
        .I1(ram_reg_1_0),
        .I2(regfile[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(CO_i_19_n_0),
        .O(CO_i_13_n_0));
  LUT4 #(
    .INIT(16'hC87C)) 
    CO_i_14
       (.I0(\OUT[6]_i_13_n_0 ),
        .I1(\OUT[6]_i_14_n_0 ),
        .I2(\OUT[6]_i_3_n_0 ),
        .I3(\OUT[6]_i_15_n_0 ),
        .O(CO_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hB)) 
    CO_i_15
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(CO_i_15_n_0));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    CO_i_16
       (.I0(ADD[0]),
        .I1(Q[3]),
        .I2(regfile[0]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(CO_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h00DC)) 
    CO_i_17
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(CO_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    CO_i_18
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(CO_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    CO_i_19
       (.I0(CO_i_20_n_0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(regfile[0]),
        .I4(Q[0]),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(CO_i_19_n_0));
  LUT6 #(
    .INIT(64'hAAAEEBBAEBBAAAAE)) 
    CO_i_2
       (.I0(HC_i_2_n_0),
        .I1(\OUT[6]_i_9_n_0 ),
        .I2(CO_i_7_n_0),
        .I3(\OUT[6]_i_7_n_0 ),
        .I4(CO_i_8_n_0),
        .I5(\OUT[6]_i_5_n_0 ),
        .O(CO_i_2_n_0));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    CO_i_20
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[8]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(ADD[0]),
        .O(CO_i_20_n_0));
  LUT5 #(
    .INIT(32'hFF8E8E00)) 
    CO_i_3
       (.I0(CO_i_7_n_0),
        .I1(\OUT[6]_i_7_n_0 ),
        .I2(\OUT[6]_i_9_n_0 ),
        .I3(\OUT[6]_i_5_n_0 ),
        .I4(CO_i_8_n_0),
        .O(CO_i_3_n_0));
  LUT6 #(
    .INIT(64'h4774474747774447)) 
    CO_i_4
       (.I0(\OUT[0]_i_5_n_0 ),
        .I1(CO_i_5_n_0),
        .I2(AI7_i_2_n_0),
        .I3(\OUT[6]_i_15_n_0 ),
        .I4(BI7_i_2_n_0),
        .I5(\OUT[6]_i_13_n_0 ),
        .O(CO_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CO_i_5
       (.I0(shift_right_reg),
        .I1(\OUT[6]_i_12_n_0 ),
        .O(CO_i_5_n_0));
  LUT6 #(
    .INIT(64'h00005555CFCC5555)) 
    CO_i_6
       (.I0(CO_i_9_n_0),
        .I1(CO_i_10_n_0),
        .I2(CO_i_11_n_0),
        .I3(ADD[0]),
        .I4(CO_i_12_n_0),
        .I5(CO_i_13_n_0),
        .O(CO_i_6_n_0));
  LUT4 #(
    .INIT(16'h454A)) 
    CO_i_7
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[6]_i_7_n_0 ),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(\OUT[6]_i_8_n_0 ),
        .O(CO_i_7_n_0));
  LUT6 #(
    .INIT(64'h131033331310CCCC)) 
    CO_i_8
       (.I0(AI7_i_2_n_0),
        .I1(\OUT[6]_i_6_n_0 ),
        .I2(CO_i_5_n_0),
        .I3(CO_i_14_n_0),
        .I4(\OUT[6]_i_4_n_0 ),
        .I5(\OUT[6]_i_3_n_0 ),
        .O(CO_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000DDD0DDDDDDDD)) 
    CO_i_9
       (.I0(regfile[0]),
        .I1(\OUT[6]_i_24_n_0 ),
        .I2(CO_i_15_n_0),
        .I3(ram_reg_1_0),
        .I4(CO_i_16_n_0),
        .I5(\state[0]_i_4_n_0 ),
        .O(CO_i_9_n_0));
  FDRE CO_reg
       (.C(clk),
        .CE(1'b1),
        .D(CO0),
        .Q(CO),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    C_i_1
       (.I0(C_i_2_n_0),
        .I1(sec_reg),
        .I2(\state_reg[3] ),
        .I3(shift_reg),
        .I4(P[0]),
        .O(C_reg));
  LUT5 #(
    .INIT(32'hFF001D1D)) 
    C_i_2
       (.I0(C_i_5_n_0),
        .I1(\state_reg[3] ),
        .I2(ram_reg_1_0),
        .I3(CO),
        .I4(shift_reg),
        .O(C_i_2_n_0));
  LUT6 #(
    .INIT(64'h4777474447774777)) 
    C_i_5
       (.I0(CO),
        .I1(compare_reg_0),
        .I2(ADD[0]),
        .I3(plp),
        .I4(clc),
        .I5(sec),
        .O(C_i_5_n_0));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    D_i_1
       (.I0(ram_reg_1_3),
        .I1(\state_reg[3] ),
        .I2(D_i_3_n_0),
        .I3(D0),
        .I4(P[2]),
        .O(D_reg));
  LUT4 #(
    .INIT(16'h88B8)) 
    D_i_3
       (.I0(ADD[3]),
        .I1(plp),
        .I2(sed),
        .I3(cld),
        .O(D_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF45FF454500)) 
    HC_i_1
       (.I0(HC_i_2_n_0),
        .I1(temp_0[1]),
        .I2(HC_i_3_n_0),
        .I3(HC_i_4_n_0),
        .I4(\OUT[3]_i_2_n_0 ),
        .I5(\OUT[3]_i_4_n_0 ),
        .O(temp_HC));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
    HC_i_2
       (.I0(adc_bcd_reg),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(HC_reg_0),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(HC_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    HC_i_3
       (.I0(\OUT[1]_i_4_n_0 ),
        .I1(\OUT[1]_i_2_n_0 ),
        .I2(\OUT[3]_i_7_n_0 ),
        .I3(\OUT[3]_i_6_n_0 ),
        .I4(\OUT[2]_i_2_n_0 ),
        .O(HC_i_3_n_0));
  LUT6 #(
    .INIT(64'h454055554540AAAA)) 
    HC_i_4
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[5]_i_6_n_0 ),
        .I2(CO_i_5_n_0),
        .I3(HC_i_6_n_0),
        .I4(\OUT[6]_i_4_n_0 ),
        .I5(\OUT[3]_i_3_n_0 ),
        .O(HC_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    HC_i_5
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(HC_reg_0));
  LUT4 #(
    .INIT(16'h6571)) 
    HC_i_6
       (.I0(\OUT_reg[3]_i_5_n_0 ),
        .I1(\OUT[6]_i_15_n_0 ),
        .I2(\OUT[3]_i_3_n_0 ),
        .I3(\OUT[6]_i_13_n_0 ),
        .O(HC_i_6_n_0));
  FDRE HC_reg
       (.C(clk),
        .CE(1'b1),
        .D(temp_HC),
        .Q(HC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    I_i_1
       (.I0(I_i_2_n_0),
        .I1(I_i_3_n_0),
        .I2(Q[3]),
        .I3(I_i_4_n_0),
        .I4(p_0_out),
        .I5(I_reg_0),
        .O(I_reg));
  LUT6 #(
    .INIT(64'h808AAAAAAAAAAAAA)) 
    I_i_2
       (.I0(I_i_6_n_0),
        .I1(ram_reg_1_2),
        .I2(Q[0]),
        .I3(data2),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(I_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    I_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(I_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAABAAAAA2AAA2AA)) 
    I_i_4
       (.I0(data2),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\state_reg[0]_4 ),
        .I5(Q[3]),
        .O(I_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFF0DFDFFFFFFFF)) 
    I_i_6
       (.I0(sei),
        .I1(cli),
        .I2(Q[0]),
        .I3(data2),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(I_i_6_n_0));
  LUT6 #(
    .INIT(64'hC5C5C5FFC5C5C500)) 
    N_i_1
       (.I0(ram_reg_1_7),
        .I1(ADD[7]),
        .I2(\state_reg[0]_0 ),
        .I3(compare_reg),
        .I4(bit_ins_reg_0),
        .I5(P[4]),
        .O(N_reg));
  LUT5 #(
    .INIT(32'h2DD2DE21)) 
    \OUT[0]_i_1 
       (.I0(\OUT[0]_i_2_n_0 ),
        .I1(\OUT[6]_i_4_n_0 ),
        .I2(\OUT[6]_i_6_n_0 ),
        .I3(\OUT[0]_i_3_n_0 ),
        .I4(\OUT[0]_i_4_n_0 ),
        .O(temp_0[0]));
  LUT4 #(
    .INIT(16'hFFA3)) 
    \OUT[0]_i_2 
       (.I0(ram_reg_1_0),
        .I1(PC[0]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(\OUT[6]_i_10_n_0 ),
        .O(\OUT[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h50505155)) 
    \OUT[0]_i_3 
       (.I0(\OUT[0]_i_5_n_0 ),
        .I1(\OUT[6]_i_6_n_0 ),
        .I2(\OUT[6]_i_12_n_0 ),
        .I3(\op_reg[3] [3]),
        .I4(shift_right_reg),
        .O(\OUT[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFF3000F)) 
    \OUT[0]_i_4 
       (.I0(\OUT[1]_i_7_n_0 ),
        .I1(\OUT[6]_i_13_n_0 ),
        .I2(\OUT[0]_i_2_n_0 ),
        .I3(\OUT[6]_i_15_n_0 ),
        .I4(CO_i_6_n_0),
        .I5(CO_i_5_n_0),
        .O(\OUT[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FCACAC0F0F0F0F)) 
    \OUT[0]_i_5 
       (.I0(\OUT[0]_i_6_n_0 ),
        .I1(\OUT[0]_i_7_n_0 ),
        .I2(\OUT[0]_i_8_n_0 ),
        .I3(CO),
        .I4(\OUT[6]_i_12_n_0 ),
        .I5(\OUT[0]_i_9_n_0 ),
        .O(\OUT[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7477)) 
    \OUT[0]_i_6 
       (.I0(P[0]),
        .I1(rotate_reg),
        .I2(shift_reg_0),
        .I3(inc_reg),
        .O(\OUT[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h11BB10BB)) 
    \OUT[0]_i_7 
       (.I0(rotate_reg),
        .I1(compare_reg_1),
        .I2(load_only_reg),
        .I3(P[0]),
        .I4(shift_reg_0),
        .O(\OUT[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1514419210100020)) 
    \OUT[0]_i_8 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\OUT[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00040002000602A4)) 
    \OUT[0]_i_9 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(\OUT[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h59569699)) 
    \OUT[1]_i_1 
       (.I0(\OUT[1]_i_2_n_0 ),
        .I1(\OUT[6]_i_6_n_0 ),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(\OUT[1]_i_3_n_0 ),
        .I4(\OUT[1]_i_4_n_0 ),
        .O(temp_0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \OUT[1]_i_10 
       (.I0(\OUT[1]_i_19_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(regfile[1]),
        .I4(Q[0]),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(\OUT[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBF9DFFFFFFFF)) 
    \OUT[1]_i_11 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(regfile[1]),
        .I3(ram_reg_1_1),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\OUT[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0888CCCC08080C0C)) 
    \OUT[1]_i_12 
       (.I0(CO_i_11_n_0),
        .I1(\OUT[5]_i_8_n_0 ),
        .I2(CO_i_17_n_0),
        .I3(HC_reg_0),
        .I4(ADD[1]),
        .I5(\OUT[1]_i_20_n_0 ),
        .O(\OUT[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444F44444444)) 
    \OUT[1]_i_13 
       (.I0(\OUT[6]_i_24_n_0 ),
        .I1(regfile[1]),
        .I2(CO_i_15_n_0),
        .I3(ram_reg_1_1),
        .I4(\OUT[1]_i_21_n_0 ),
        .I5(\state[0]_i_4_n_0 ),
        .O(\OUT[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0ACA0000FFFFFFFF)) 
    \OUT[1]_i_14 
       (.I0(regfile[1]),
        .I1(ADD[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(CO_i_17_n_0),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(\OUT[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFDD5FFF)) 
    \OUT[1]_i_15 
       (.I0(CO_i_18_n_0),
        .I1(ram_reg_1_1),
        .I2(regfile[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\OUT[1]_i_10_n_0 ),
        .O(\OUT[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBB7FFFFFFFF)) 
    \OUT[1]_i_16 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(regfile[0]),
        .O(\OUT[1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \OUT[1]_i_17 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(regfile[0]),
        .O(\OUT[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h4044FFFF)) 
    \OUT[1]_i_18 
       (.I0(\OUT[1]_i_22_n_0 ),
        .I1(\OUT[5]_i_8_n_0 ),
        .I2(CO_i_11_n_0),
        .I3(ADD[0]),
        .I4(CO_i_12_n_0),
        .O(\OUT[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \OUT[1]_i_19 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[9]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(ADD[1]),
        .O(\OUT[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00D000E0DDFD22F2)) 
    \OUT[1]_i_2 
       (.I0(\OUT[0]_i_2_n_0 ),
        .I1(\OUT[6]_i_4_n_0 ),
        .I2(\OUT[1]_i_5_n_0 ),
        .I3(\OUT[1]_i_6_n_0 ),
        .I4(\OUT[6]_i_6_n_0 ),
        .I5(\OUT[0]_i_3_n_0 ),
        .O(\OUT[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \OUT[1]_i_20 
       (.I0(Q[0]),
        .I1(regfile[1]),
        .O(\OUT[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    \OUT[1]_i_21 
       (.I0(ADD[1]),
        .I1(Q[3]),
        .I2(regfile[1]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\OUT[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0454005404000000)) 
    \OUT[1]_i_22 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(ADD[0]),
        .I5(regfile[0]),
        .O(\OUT[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFBAB)) 
    \OUT[1]_i_3 
       (.I0(\OUT[6]_i_10_n_0 ),
        .I1(PC[1]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(ram_reg_1_1),
        .O(\OUT[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA300CFFF0)) 
    \OUT[1]_i_4 
       (.I0(\OUT[2]_i_5_n_0 ),
        .I1(\OUT[6]_i_13_n_0 ),
        .I2(\OUT[6]_i_15_n_0 ),
        .I3(\OUT[1]_i_3_n_0 ),
        .I4(\OUT[1]_i_7_n_0 ),
        .I5(CO_i_5_n_0),
        .O(\OUT[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAEFFFBABAAA)) 
    \OUT[1]_i_5 
       (.I0(CO_i_5_n_0),
        .I1(\OUT[1]_i_8_n_0 ),
        .I2(\OUT[1]_i_9_n_0 ),
        .I3(\OUT[6]_i_15_n_0 ),
        .I4(\OUT[0]_i_2_n_0 ),
        .I5(\OUT[6]_i_13_n_0 ),
        .O(\OUT[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00AA8AAA00008A00)) 
    \OUT[1]_i_6 
       (.I0(CO_i_5_n_0),
        .I1(\OUT[1]_i_10_n_0 ),
        .I2(\OUT[1]_i_11_n_0 ),
        .I3(CO_i_12_n_0),
        .I4(\OUT[1]_i_12_n_0 ),
        .I5(\OUT[1]_i_13_n_0 ),
        .O(\OUT[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAACFCCAAAA)) 
    \OUT[1]_i_7 
       (.I0(\OUT[1]_i_13_n_0 ),
        .I1(\OUT[1]_i_14_n_0 ),
        .I2(CO_i_11_n_0),
        .I3(ADD[1]),
        .I4(CO_i_12_n_0),
        .I5(\OUT[1]_i_15_n_0 ),
        .O(\OUT[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4040404455555555)) 
    \OUT[1]_i_8 
       (.I0(CO_i_12_n_0),
        .I1(\state[0]_i_4_n_0 ),
        .I2(CO_i_16_n_0),
        .I3(ram_reg_1_0),
        .I4(CO_i_15_n_0),
        .I5(\OUT[1]_i_16_n_0 ),
        .O(\OUT[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10115555)) 
    \OUT[1]_i_9 
       (.I0(CO_i_19_n_0),
        .I1(\OUT[1]_i_17_n_0 ),
        .I2(ram_reg_1_0),
        .I3(I_i_3_n_0),
        .I4(CO_i_18_n_0),
        .I5(\OUT[1]_i_18_n_0 ),
        .O(\OUT[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h5621A9DE)) 
    \OUT[2]_i_1 
       (.I0(\OUT[2]_i_2_n_0 ),
        .I1(\OUT[6]_i_4_n_0 ),
        .I2(\OUT[2]_i_3_n_0 ),
        .I3(\OUT[6]_i_6_n_0 ),
        .I4(\OUT[2]_i_4_n_0 ),
        .O(temp_0[2]));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    \OUT[2]_i_10 
       (.I0(data2),
        .I1(Q[3]),
        .I2(regfile[2]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\OUT[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC3CCC0FC)) 
    \OUT[2]_i_2 
       (.I0(\OUT_reg[3]_i_5_n_0 ),
        .I1(\OUT[2]_i_5_n_0 ),
        .I2(\OUT[6]_i_15_n_0 ),
        .I3(\OUT[2]_i_3_n_0 ),
        .I4(\OUT[6]_i_13_n_0 ),
        .I5(CO_i_5_n_0),
        .O(\OUT[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \OUT[2]_i_3 
       (.I0(\OUT[6]_i_10_n_0 ),
        .I1(PC[2]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(ram_reg_1_2),
        .O(\OUT[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFDE9A00)) 
    \OUT[2]_i_4 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[6]_i_4_n_0 ),
        .I2(\OUT[1]_i_3_n_0 ),
        .I3(\OUT[1]_i_2_n_0 ),
        .I4(\OUT[1]_i_4_n_0 ),
        .O(\OUT[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \OUT[2]_i_5 
       (.I0(\OUT[2]_i_6_n_0 ),
        .I1(\OUT[5]_i_8_n_0 ),
        .I2(\OUT[2]_i_7_n_0 ),
        .I3(\OUT[2]_i_8_n_0 ),
        .I4(CO_i_12_n_0),
        .I5(\OUT[2]_i_9_n_0 ),
        .O(\OUT[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBBBB0BF717B)) 
    \OUT[2]_i_6 
       (.I0(Q[4]),
        .I1(data2),
        .I2(Q[0]),
        .I3(regfile[2]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\OUT[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFAFEFFFBBAF)) 
    \OUT[2]_i_7 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(regfile[2]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(ram_reg_1_2),
        .O(\OUT[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \OUT[2]_i_8 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[10]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(data2),
        .O(\OUT[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0EFF00000EFF0EFF)) 
    \OUT[2]_i_9 
       (.I0(CO_i_15_n_0),
        .I1(ram_reg_1_2),
        .I2(\OUT[2]_i_10_n_0 ),
        .I3(\state[0]_i_4_n_0 ),
        .I4(\OUT[6]_i_24_n_0 ),
        .I5(regfile[2]),
        .O(\OUT[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h76798986)) 
    \OUT[3]_i_1 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[3]_i_2_n_0 ),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(\OUT[3]_i_3_n_0 ),
        .I4(\OUT[3]_i_4_n_0 ),
        .O(temp_0[3]));
  LUT6 #(
    .INIT(64'h47B8474747FF0047)) 
    \OUT[3]_i_10 
       (.I0(\OUT_reg[3]_i_16_n_0 ),
        .I1(CO_i_12_n_0),
        .I2(\OUT[2]_i_9_n_0 ),
        .I3(\OUT[6]_i_15_n_0 ),
        .I4(\OUT[2]_i_3_n_0 ),
        .I5(\OUT[6]_i_13_n_0 ),
        .O(\OUT[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h42FC42FC42FC4242)) 
    \OUT[3]_i_11 
       (.I0(\OUT[6]_i_13_n_0 ),
        .I1(\OUT[6]_i_15_n_0 ),
        .I2(\OUT[1]_i_3_n_0 ),
        .I3(\OUT[3]_i_17_n_0 ),
        .I4(\OUT[3]_i_18_n_0 ),
        .I5(\OUT[1]_i_15_n_0 ),
        .O(\OUT[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    \OUT[3]_i_12 
       (.I0(ADD[3]),
        .I1(Q[3]),
        .I2(regfile[3]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\OUT[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \OUT[3]_i_13 
       (.I0(\OUT[3]_i_19_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(regfile[3]),
        .I4(Q[0]),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(\OUT[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \OUT[3]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(regfile[3]),
        .O(\OUT[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D000D0D0D0)) 
    \OUT[3]_i_15 
       (.I0(ADD[3]),
        .I1(AI7_i_5_n_0),
        .I2(\OUT[5]_i_8_n_0 ),
        .I3(CO_i_17_n_0),
        .I4(regfile[3]),
        .I5(Q[0]),
        .O(\OUT[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF888A)) 
    \OUT[3]_i_17 
       (.I0(\state[0]_i_4_n_0 ),
        .I1(\OUT[1]_i_21_n_0 ),
        .I2(ram_reg_1_1),
        .I3(CO_i_15_n_0),
        .I4(\OUT[3]_i_21_n_0 ),
        .I5(CO_i_12_n_0),
        .O(\OUT[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h4044FFFF)) 
    \OUT[3]_i_18 
       (.I0(\OUT[3]_i_22_n_0 ),
        .I1(\OUT[5]_i_8_n_0 ),
        .I2(CO_i_11_n_0),
        .I3(ADD[1]),
        .I4(CO_i_12_n_0),
        .O(\OUT[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \OUT[3]_i_19 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[11]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(ADD[3]),
        .O(\OUT[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8BB88B8B8BBB888B)) 
    \OUT[3]_i_2 
       (.I0(\OUT[5]_i_6_n_0 ),
        .I1(CO_i_5_n_0),
        .I2(\OUT_reg[3]_i_5_n_0 ),
        .I3(\OUT[6]_i_15_n_0 ),
        .I4(\OUT[3]_i_3_n_0 ),
        .I5(\OUT[6]_i_13_n_0 ),
        .O(\OUT[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00DF)) 
    \OUT[3]_i_20 
       (.I0(I_i_3_n_0),
        .I1(ram_reg_1_2),
        .I2(Q[0]),
        .I3(\OUT[3]_i_23_n_0 ),
        .I4(Q[2]),
        .I5(\OUT[2]_i_8_n_0 ),
        .O(\OUT[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020202080)) 
    \OUT[3]_i_21 
       (.I0(regfile[1]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\OUT[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0454005404000000)) 
    \OUT[3]_i_22 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(ADD[1]),
        .I5(regfile[1]),
        .O(\OUT[3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h400C)) 
    \OUT[3]_i_23 
       (.I0(Q[5]),
        .I1(regfile[2]),
        .I2(Q[0]),
        .I3(Q[4]),
        .O(\OUT[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \OUT[3]_i_3 
       (.I0(\OUT[6]_i_10_n_0 ),
        .I1(PC[3]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(ram_reg_1_3),
        .O(\OUT[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h11171777)) 
    \OUT[3]_i_4 
       (.I0(\OUT[2]_i_2_n_0 ),
        .I1(\OUT[3]_i_6_n_0 ),
        .I2(\OUT[3]_i_7_n_0 ),
        .I3(\OUT[1]_i_2_n_0 ),
        .I4(\OUT[1]_i_4_n_0 ),
        .O(\OUT[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF9A9F9F9A9A9A9F9)) 
    \OUT[3]_i_6 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[2]_i_3_n_0 ),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(CO_i_5_n_0),
        .I4(\OUT[3]_i_10_n_0 ),
        .I5(\OUT_reg[3]_i_5_n_0 ),
        .O(\OUT[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDEDEDE9A9ADE9A9A)) 
    \OUT[3]_i_7 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[6]_i_4_n_0 ),
        .I2(\OUT[1]_i_3_n_0 ),
        .I3(CO_i_5_n_0),
        .I4(\OUT[3]_i_11_n_0 ),
        .I5(\OUT[2]_i_5_n_0 ),
        .O(\OUT[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000DDD0DDDDDDDD)) 
    \OUT[3]_i_8 
       (.I0(regfile[3]),
        .I1(\OUT[6]_i_24_n_0 ),
        .I2(CO_i_15_n_0),
        .I3(ram_reg_1_3),
        .I4(\OUT[3]_i_12_n_0 ),
        .I5(\state[0]_i_4_n_0 ),
        .O(\OUT[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10115555)) 
    \OUT[3]_i_9 
       (.I0(\OUT[3]_i_13_n_0 ),
        .I1(\OUT[3]_i_14_n_0 ),
        .I2(ram_reg_1_3),
        .I3(I_i_3_n_0),
        .I4(CO_i_18_n_0),
        .I5(\OUT[3]_i_15_n_0 ),
        .O(\OUT[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hED121EE1)) 
    \OUT[4]_i_1 
       (.I0(\OUT[5]_i_3_n_0 ),
        .I1(\OUT[6]_i_4_n_0 ),
        .I2(\OUT[6]_i_6_n_0 ),
        .I3(temp_HC),
        .I4(\OUT[5]_i_2_n_0 ),
        .O(temp));
  LUT6 #(
    .INIT(64'h373B1112C8C4EEED)) 
    \OUT[5]_i_1 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[5]_i_2_n_0 ),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(\OUT[5]_i_3_n_0 ),
        .I4(temp_HC),
        .I5(\OUT[5]_i_4_n_0 ),
        .O(temp_0[5]));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \OUT[5]_i_10 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[13]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(p_0_in1_in[1]),
        .O(\OUT[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000DDD0DDDDDDDD)) 
    \OUT[5]_i_11 
       (.I0(regfile[5]),
        .I1(\OUT[6]_i_24_n_0 ),
        .I2(CO_i_15_n_0),
        .I3(ram_reg_1_5),
        .I4(\OUT[5]_i_15_n_0 ),
        .I5(\state[0]_i_4_n_0 ),
        .O(\OUT[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FA3FFFFF)) 
    \OUT[5]_i_12 
       (.I0(ram_reg_1_4_0),
        .I1(regfile[4]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(CO_i_18_n_0),
        .I5(\OUT[5]_i_16_n_0 ),
        .O(\OUT[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0888CCCC08080C0C)) 
    \OUT[5]_i_13 
       (.I0(CO_i_11_n_0),
        .I1(\OUT[5]_i_8_n_0 ),
        .I2(CO_i_17_n_0),
        .I3(HC_reg_0),
        .I4(p_0_in1_in[0]),
        .I5(\OUT[5]_i_17_n_0 ),
        .O(\OUT[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010111010)) 
    \OUT[5]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\OUT[5]_i_18_n_0 ),
        .I3(ram_reg_1_4_0),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\OUT[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    \OUT[5]_i_15 
       (.I0(p_0_in1_in[1]),
        .I1(Q[3]),
        .I2(regfile[5]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\OUT[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \OUT[5]_i_16 
       (.I0(\OUT[5]_i_19_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(regfile[4]),
        .I4(Q[0]),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(\OUT[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \OUT[5]_i_17 
       (.I0(Q[0]),
        .I1(regfile[4]),
        .O(\OUT[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    \OUT[5]_i_18 
       (.I0(p_0_in1_in[0]),
        .I1(Q[3]),
        .I2(regfile[4]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\OUT[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \OUT[5]_i_19 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[12]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(p_0_in1_in[0]),
        .O(\OUT[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h88BB8BBBB88888BB)) 
    \OUT[5]_i_2 
       (.I0(\OUT[5]_i_5_n_0 ),
        .I1(CO_i_5_n_0),
        .I2(\OUT[6]_i_13_n_0 ),
        .I3(\OUT[5]_i_6_n_0 ),
        .I4(\OUT[5]_i_3_n_0 ),
        .I5(\OUT[6]_i_15_n_0 ),
        .O(\OUT[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \OUT[5]_i_3 
       (.I0(\OUT[6]_i_10_n_0 ),
        .I1(PC[4]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(ram_reg_1_4_0),
        .O(\OUT[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h1EED)) 
    \OUT[5]_i_4 
       (.I0(\OUT[6]_i_8_n_0 ),
        .I1(\OUT[6]_i_4_n_0 ),
        .I2(\OUT[6]_i_7_n_0 ),
        .I3(\OUT[6]_i_6_n_0 ),
        .O(\OUT[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \OUT[5]_i_5 
       (.I0(\OUT[5]_i_7_n_0 ),
        .I1(\OUT[5]_i_8_n_0 ),
        .I2(\OUT[5]_i_9_n_0 ),
        .I3(\OUT[5]_i_10_n_0 ),
        .I4(CO_i_12_n_0),
        .I5(\OUT[5]_i_11_n_0 ),
        .O(\OUT[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h11F011FF11F011F0)) 
    \OUT[5]_i_6 
       (.I0(\OUT[5]_i_12_n_0 ),
        .I1(\OUT[5]_i_13_n_0 ),
        .I2(\OUT[5]_i_14_n_0 ),
        .I3(CO_i_12_n_0),
        .I4(\OUT[6]_i_24_n_0 ),
        .I5(regfile[4]),
        .O(\OUT[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF33F53535F3)) 
    \OUT[5]_i_7 
       (.I0(regfile[5]),
        .I1(p_0_in1_in[1]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\OUT[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \OUT[5]_i_8 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\OUT[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFFFFFFFB0BF)) 
    \OUT[5]_i_9 
       (.I0(ram_reg_1_5),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(regfile[5]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\OUT[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h56A9A9A6)) 
    \OUT[6]_i_1 
       (.I0(\OUT[6]_i_2_n_0 ),
        .I1(\OUT[6]_i_3_n_0 ),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(\OUT[6]_i_5_n_0 ),
        .I4(\OUT[6]_i_6_n_0 ),
        .O(temp_0[6]));
  LUT6 #(
    .INIT(64'h007500742083A86A)) 
    \OUT[6]_i_10 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[5]),
        .O(\OUT[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hECEFFFFFD2FC2317)) 
    \OUT[6]_i_11 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\OUT[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBDF7FF)) 
    \OUT[6]_i_12 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\OUT[6]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFA08)) 
    \OUT[6]_i_13 
       (.I0(\OUT[6]_i_17_n_0 ),
        .I1(\op_reg[3] [1]),
        .I2(\OUT[6]_i_18_n_0 ),
        .I3(\OUT[6]_i_12_n_0 ),
        .O(\OUT[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h11F011FF11F011F0)) 
    \OUT[6]_i_14 
       (.I0(\OUT[6]_i_21_n_0 ),
        .I1(\OUT[6]_i_22_n_0 ),
        .I2(\OUT[6]_i_23_n_0 ),
        .I3(CO_i_12_n_0),
        .I4(\OUT[6]_i_24_n_0 ),
        .I5(regfile[6]),
        .O(\OUT[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \OUT[6]_i_15 
       (.I0(\OUT[6]_i_12_n_0 ),
        .I1(\OUT[6]_i_18_n_0 ),
        .I2(\op_reg[3] [0]),
        .I3(\OUT[6]_i_17_n_0 ),
        .O(\OUT[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001402610)) 
    \OUT[6]_i_16 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\OUT[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBBD)) 
    \OUT[6]_i_17 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\OUT[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000010030001430)) 
    \OUT[6]_i_18 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\OUT[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAABBEABBEEAAA)) 
    \OUT[6]_i_19 
       (.I0(HC_i_2_n_0),
        .I1(\OUT[1]_i_2_n_0 ),
        .I2(\OUT[3]_i_7_n_0 ),
        .I3(\OUT[1]_i_4_n_0 ),
        .I4(\OUT[3]_i_6_n_0 ),
        .I5(\OUT[2]_i_2_n_0 ),
        .O(\OUT[6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h4448CDCE)) 
    \OUT[6]_i_2 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[6]_i_7_n_0 ),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(\OUT[6]_i_8_n_0 ),
        .I4(\OUT[6]_i_9_n_0 ),
        .O(\OUT[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h045455550454AAAA)) 
    \OUT[6]_i_20 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(\OUT[6]_i_25_n_0 ),
        .I2(CO_i_5_n_0),
        .I3(\OUT[5]_i_5_n_0 ),
        .I4(\OUT[6]_i_4_n_0 ),
        .I5(\OUT[5]_i_3_n_0 ),
        .O(\OUT[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D000D0D0D0)) 
    \OUT[6]_i_21 
       (.I0(ADD[6]),
        .I1(AI7_i_5_n_0),
        .I2(\OUT[5]_i_8_n_0 ),
        .I3(CO_i_17_n_0),
        .I4(regfile[6]),
        .I5(Q[0]),
        .O(\OUT[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD5FFDFF)) 
    \OUT[6]_i_22 
       (.I0(CO_i_18_n_0),
        .I1(ram_reg_1_6),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(regfile[6]),
        .I5(\OUT[6]_i_26_n_0 ),
        .O(\OUT[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010111010)) 
    \OUT[6]_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\OUT[6]_i_27_n_0 ),
        .I3(ram_reg_1_6),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\OUT[6]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFEFFABFF)) 
    \OUT[6]_i_24 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\OUT[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00CF008AFF7500CF)) 
    \OUT[6]_i_25 
       (.I0(\OUT[6]_i_13_n_0 ),
        .I1(\OUT[6]_i_28_n_0 ),
        .I2(CO_i_12_n_0),
        .I3(\OUT[6]_i_29_n_0 ),
        .I4(\OUT[5]_i_3_n_0 ),
        .I5(\OUT[6]_i_15_n_0 ),
        .O(\OUT[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \OUT[6]_i_26 
       (.I0(\OUT[6]_i_30_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(regfile[6]),
        .I4(Q[0]),
        .I5(\OUT[5]_i_8_n_0 ),
        .O(\OUT[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00C0AAAAC0C0C0C0)) 
    \OUT[6]_i_27 
       (.I0(ADD[6]),
        .I1(Q[3]),
        .I2(regfile[6]),
        .I3(load_only_reg),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\OUT[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    \OUT[6]_i_28 
       (.I0(\OUT[5]_i_16_n_0 ),
        .I1(CO_i_18_n_0),
        .I2(\OUT[6]_i_31_n_0 ),
        .I3(ram_reg_1_4_0),
        .I4(I_i_3_n_0),
        .I5(\OUT[5]_i_13_n_0 ),
        .O(\OUT[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8AAAAAAAAA)) 
    \OUT[6]_i_29 
       (.I0(\OUT[6]_i_32_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(ram_reg_1_4_0),
        .I4(\OUT[5]_i_18_n_0 ),
        .I5(\state[0]_i_4_n_0 ),
        .O(\OUT[6]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \OUT[6]_i_3 
       (.I0(\OUT[6]_i_10_n_0 ),
        .I1(PC[6]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(ram_reg_1_6),
        .O(\OUT[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \OUT[6]_i_30 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(data7[14]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(ADD[6]),
        .O(\OUT[6]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \OUT[6]_i_31 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(regfile[4]),
        .O(\OUT[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h3313000033133313)) 
    \OUT[6]_i_32 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\OUT[6]_i_24_n_0 ),
        .I5(regfile[4]),
        .O(\OUT[6]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \OUT[6]_i_4 
       (.I0(\op_reg[3] [3]),
        .I1(\OUT[6]_i_12_n_0 ),
        .O(\OUT[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7744744447777744)) 
    \OUT[6]_i_5 
       (.I0(AI7_i_2_n_0),
        .I1(CO_i_5_n_0),
        .I2(\OUT[6]_i_13_n_0 ),
        .I3(\OUT[6]_i_14_n_0 ),
        .I4(\OUT[6]_i_3_n_0 ),
        .I5(\OUT[6]_i_15_n_0 ),
        .O(\OUT[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \OUT[6]_i_6 
       (.I0(\OUT[6]_i_16_n_0 ),
        .I1(\OUT[6]_i_17_n_0 ),
        .I2(DIHOLD),
        .I3(\OUT[6]_i_18_n_0 ),
        .I4(\OUT[6]_i_12_n_0 ),
        .I5(\op_reg[3] [2]),
        .O(\OUT[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8BB88B8B8BBB888B)) 
    \OUT[6]_i_7 
       (.I0(\OUT[6]_i_14_n_0 ),
        .I1(CO_i_5_n_0),
        .I2(\OUT[5]_i_5_n_0 ),
        .I3(\OUT[6]_i_15_n_0 ),
        .I4(\OUT[6]_i_8_n_0 ),
        .I5(\OUT[6]_i_13_n_0 ),
        .O(\OUT[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \OUT[6]_i_8 
       (.I0(\OUT[6]_i_10_n_0 ),
        .I1(PC[5]),
        .I2(\OUT[6]_i_11_n_0 ),
        .I3(ram_reg_1_5),
        .O(\OUT[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h022B0000FFFF022B)) 
    \OUT[6]_i_9 
       (.I0(\OUT[6]_i_19_n_0 ),
        .I1(HC_i_4_n_0),
        .I2(\OUT[3]_i_2_n_0 ),
        .I3(\OUT[3]_i_4_n_0 ),
        .I4(\OUT[5]_i_2_n_0 ),
        .I5(\OUT[6]_i_20_n_0 ),
        .O(\OUT[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h76798986)) 
    \OUT[7]_i_1 
       (.I0(\OUT[6]_i_6_n_0 ),
        .I1(CO_i_4_n_0),
        .I2(\OUT[6]_i_4_n_0 ),
        .I3(BI7_i_2_n_0),
        .I4(CO_i_3_n_0),
        .O(temp_0[7]));
  FDRE \OUT_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(temp_0[0]),
        .Q(ADD[0]),
        .R(1'b0));
  FDRE \OUT_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(temp_0[1]),
        .Q(ADD[1]),
        .R(1'b0));
  FDRE \OUT_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(temp_0[2]),
        .Q(data2),
        .R(1'b0));
  FDRE \OUT_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(temp_0[3]),
        .Q(ADD[3]),
        .R(1'b0));
  MUXF7 \OUT_reg[3]_i_16 
       (.I0(\OUT[3]_i_20_n_0 ),
        .I1(\OUT[2]_i_6_n_0 ),
        .O(\OUT_reg[3]_i_16_n_0 ),
        .S(\OUT[5]_i_8_n_0 ));
  MUXF7 \OUT_reg[3]_i_5 
       (.I0(\OUT[3]_i_8_n_0 ),
        .I1(\OUT[3]_i_9_n_0 ),
        .O(\OUT_reg[3]_i_5_n_0 ),
        .S(CO_i_12_n_0));
  FDRE \OUT_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(temp),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \OUT_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(temp_0[5]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \OUT_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(temp_0[6]),
        .Q(ADD[6]),
        .R(1'b0));
  FDRE \OUT_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(temp_0[7]),
        .Q(ADD[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[11]_i_10 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[11]),
        .I3(\state_reg[4]_1 ),
        .I4(ADD[3]),
        .O(\PC[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[11]_i_11 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[10]),
        .I3(\state_reg[4]_1 ),
        .I4(data2),
        .O(\PC[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[11]_i_12 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[9]),
        .I3(\state_reg[4]_1 ),
        .I4(ADD[1]),
        .O(\PC[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[11]_i_13 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[8]),
        .I3(\state_reg[4]_1 ),
        .I4(ADD[0]),
        .O(\PC[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[11]_i_2 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[11]),
        .I2(\PC[11]_i_6_n_0 ),
        .I3(ram_reg_1_3),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[11]));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[11]_i_3 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[10]),
        .I2(\PC[11]_i_7_n_0 ),
        .I3(ram_reg_1_2),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[10]));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[11]_i_4 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[9]),
        .I2(\PC[11]_i_8_n_0 ),
        .I3(ram_reg_1_1),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[9]));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[11]_i_5 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[8]),
        .I2(\PC[11]_i_9_n_0 ),
        .I3(ram_reg_1_0),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[11]_i_6 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[11]),
        .I4(data7[11]),
        .I5(\PC[11]_i_10_n_0 ),
        .O(\PC[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[11]_i_7 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[10]),
        .I4(data7[10]),
        .I5(\PC[11]_i_11_n_0 ),
        .O(\PC[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[11]_i_8 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[9]),
        .I4(data7[9]),
        .I5(\PC[11]_i_12_n_0 ),
        .O(\PC[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[11]_i_9 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[8]),
        .I4(data7[8]),
        .I5(\PC[11]_i_13_n_0 ),
        .O(\PC[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[15]_i_10 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[14]),
        .I4(data7[14]),
        .I5(\PC[15]_i_14_n_0 ),
        .O(\PC[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[15]_i_11 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[13]),
        .I4(data7[13]),
        .I5(\PC[15]_i_15_n_0 ),
        .O(\PC[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[15]_i_12 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[12]),
        .I4(data7[12]),
        .I5(\PC[15]_i_16_n_0 ),
        .O(\PC[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[15]_i_13 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[15]),
        .I3(\state_reg[4]_1 ),
        .I4(ADD[7]),
        .O(\PC[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[15]_i_14 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[14]),
        .I3(\state_reg[4]_1 ),
        .I4(ADD[6]),
        .O(\PC[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[15]_i_15 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[13]),
        .I3(\state_reg[4]_1 ),
        .I4(p_0_in1_in[1]),
        .O(\PC[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \PC[15]_i_16 
       (.I0(\state_reg[4]_0 ),
        .I1(\state_reg[5]_1 ),
        .I2(data7[12]),
        .I3(\state_reg[4]_1 ),
        .I4(p_0_in1_in[0]),
        .O(\PC[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[15]_i_2 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[15]),
        .I2(\PC[15]_i_7_n_0 ),
        .I3(ram_reg_1_7),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[15]));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[15]_i_3 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[14]),
        .I2(\PC[15]_i_10_n_0 ),
        .I3(ram_reg_1_6),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[14]));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[15]_i_4 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[13]),
        .I2(\PC[15]_i_11_n_0 ),
        .I3(ram_reg_1_5),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[13]));
  LUT6 #(
    .INIT(64'hE0E0E0E0F0F0E0EE)) 
    \PC[15]_i_5 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[12]),
        .I2(\PC[15]_i_12_n_0 ),
        .I3(ram_reg_1_4_0),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400400)) 
    \PC[15]_i_7 
       (.I0(\state_reg[5]_1 ),
        .I1(\state_reg[4]_1 ),
        .I2(I_reg_1),
        .I3(PC[15]),
        .I4(data7[15]),
        .I5(\PC[15]_i_13_n_0 ),
        .O(\PC[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hDDF311C0FFFFFFCC)) 
    \PC[3]_i_10 
       (.I0(\ABL_reg[1] ),
        .I1(\state_reg[5]_1 ),
        .I2(PC[1]),
        .I3(\state_reg[4]_1 ),
        .I4(ADD[1]),
        .I5(\state_reg[4]_0 ),
        .O(\PC[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h40405141)) 
    \PC[3]_i_14 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\state[0]_i_8__2_n_0 ),
        .I4(Q[4]),
        .O(\PC[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAC00AC00FAFF0A00)) 
    \PC[3]_i_2 
       (.I0(ADD[0]),
        .I1(\ABL_reg[0] ),
        .I2(\state_reg[5]_1 ),
        .I3(\state_reg[4]_0 ),
        .I4(PC[0]),
        .I5(\state_reg[4]_1 ),
        .O(PC_temp[0]));
  LUT6 #(
    .INIT(64'hEF4FCEC4E545CEC4)) 
    \PC[3]_i_3 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[3]),
        .I2(\state_reg[5]_1 ),
        .I3(ADD[3]),
        .I4(\state_reg[4]_1 ),
        .I5(\ABL_reg[3] ),
        .O(PC_temp[3]));
  LUT6 #(
    .INIT(64'hEF4FCEC4E545CEC4)) 
    \PC[3]_i_4 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[2]),
        .I2(\state_reg[5]_1 ),
        .I3(data2),
        .I4(\state_reg[4]_1 ),
        .I5(\ABL_reg[2] ),
        .O(PC_temp[2]));
  LUT6 #(
    .INIT(64'h88BB88BB88BBB8B8)) 
    \PC[3]_i_5 
       (.I0(\PC[3]_i_10_n_0 ),
        .I1(\state_reg[4]_0 ),
        .I2(PC[1]),
        .I3(res_reg),
        .I4(\state_reg[4]_1 ),
        .I5(\state_reg[5]_1 ),
        .O(PC_temp[1]));
  LUT6 #(
    .INIT(64'h6666655566666AAA)) 
    \PC[3]_i_6 
       (.I0(PC_temp[0]),
        .I1(\state_reg[5]_6 ),
        .I2(\state_reg[0]_7 ),
        .I3(\state_reg[2]_2 ),
        .I4(Q[3]),
        .I5(\PC[3]_i_14_n_0 ),
        .O(\PC[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE5EFCECE454FC4C4)) 
    \PC[7]_i_2 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[7]),
        .I2(\state_reg[5]_1 ),
        .I3(\ABL_reg[7] ),
        .I4(\state_reg[4]_1 ),
        .I5(ADD[7]),
        .O(PC_temp[7]));
  LUT6 #(
    .INIT(64'hE5EFCECE454FC4C4)) 
    \PC[7]_i_3 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[6]),
        .I2(\state_reg[5]_1 ),
        .I3(\ABL_reg[6] ),
        .I4(\state_reg[4]_1 ),
        .I5(ADD[6]),
        .O(PC_temp[6]));
  LUT6 #(
    .INIT(64'hE5EFCECE454FC4C4)) 
    \PC[7]_i_4 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[5]),
        .I2(\state_reg[5]_1 ),
        .I3(\ABL_reg[5] ),
        .I4(\state_reg[4]_1 ),
        .I5(p_0_in1_in[1]),
        .O(PC_temp[5]));
  LUT6 #(
    .INIT(64'hE5EFCECE454FC4C4)) 
    \PC[7]_i_5 
       (.I0(\state_reg[4]_0 ),
        .I1(PC[4]),
        .I2(\state_reg[5]_1 ),
        .I3(\ABL_reg[4] ),
        .I4(\state_reg[4]_1 ),
        .I5(p_0_in1_in[0]),
        .O(PC_temp[4]));
  CARRY4 \PC_reg[11]_i_1 
       (.CI(\PC_reg[7]_i_1_n_0 ),
        .CO({\PC_reg[11]_i_1_n_0 ,\PC_reg[11]_i_1_n_1 ,\PC_reg[11]_i_1_n_2 ,\PC_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PC_reg[11] ),
        .S(PC_temp[11:8]));
  CARRY4 \PC_reg[15]_i_1 
       (.CI(\PC_reg[11]_i_1_n_0 ),
        .CO({\NLW_PC_reg[15]_i_1_CO_UNCONNECTED [3],\PC_reg[15]_i_1_n_1 ,\PC_reg[15]_i_1_n_2 ,\PC_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PC_reg[15] ),
        .S(PC_temp[15:12]));
  CARRY4 \PC_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\PC_reg[3]_i_1_n_0 ,\PC_reg[3]_i_1_n_1 ,\PC_reg[3]_i_1_n_2 ,\PC_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PC_temp[0]}),
        .O(O),
        .S({PC_temp[3:1],\PC[3]_i_6_n_0 }));
  CARRY4 \PC_reg[7]_i_1 
       (.CI(\PC_reg[3]_i_1_n_0 ),
        .CO({\PC_reg[7]_i_1_n_0 ,\PC_reg[7]_i_1_n_1 ,\PC_reg[7]_i_1_n_2 ,\PC_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\PC_reg[7] ),
        .S(PC_temp[7:4]));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    V_i_1
       (.I0(V_i_2_n_0),
        .I1(\state_reg[5] ),
        .I2(bit_ins_reg),
        .I3(clv_reg),
        .I4(P[3]),
        .O(V_reg));
  LUT5 #(
    .INIT(32'hD111DDDD)) 
    V_i_2
       (.I0(ram_reg_1_6),
        .I1(\state_reg[0]_6 ),
        .I2(ADD[6]),
        .I3(plp),
        .I4(V_i_5_n_0),
        .O(V_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBBEBEEB)) 
    V_i_5
       (.I0(plp),
        .I1(BI7),
        .I2(CO),
        .I3(AI7),
        .I4(ADD[7]),
        .I5(clv),
        .O(V_i_5_n_0));
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    Z_i_1
       (.I0(Z_i_2_n_0),
        .I1(compare_reg),
        .I2(\state_reg[2] ),
        .I3(bit_ins_reg),
        .I4(P[1]),
        .O(Z_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Z_i_11
       (.I0(p_0_in1_in[1]),
        .I1(ADD[6]),
        .I2(ADD[7]),
        .I3(ADD[3]),
        .O(Z_i_11_n_0));
  LUT6 #(
    .INIT(64'hD0FFD0FF50FF5050)) 
    Z_i_2
       (.I0(\state_reg[0]_5 ),
        .I1(\state_reg[3]_1 ),
        .I2(\state_reg[5]_5 ),
        .I3(Z_i_8_n_0),
        .I4(plp),
        .I5(Z_i_9_n_0),
        .O(Z_i_2_n_0));
  LUT6 #(
    .INIT(64'h4444444444444FF4)) 
    Z_i_8
       (.I0(ADD[1]),
        .I1(plp),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(\state_reg[2]_1 ),
        .I5(\state_reg[4]_6 ),
        .O(Z_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    Z_i_9
       (.I0(ADD[1]),
        .I1(p_0_in1_in[0]),
        .I2(data2),
        .I3(ADD[0]),
        .I4(Z_i_11_n_0),
        .O(Z_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_a[0]_INST_0 
       (.I0(\slave_reg_0_reg[0] ),
        .O(\addr_a[7] [0]));
  LUT5 #(
    .INIT(32'hF0335555)) 
    \addr_a[0]_INST_0_i_1 
       (.I0(PC[0]),
        .I1(\addr_a[0]_INST_0_i_2_n_0 ),
        .I2(\addr_a[0]_INST_0_i_3_n_0 ),
        .I3(\state_reg[5]_4 ),
        .I4(\state_reg[4] ),
        .O(\slave_reg_0_reg[0] ));
  LUT5 #(
    .INIT(32'hF077F044)) 
    \addr_a[0]_INST_0_i_2 
       (.I0(ram_reg_1_0),
        .I1(\state_reg[1]_0 ),
        .I2(ADD[0]),
        .I3(\state_reg[5]_0 ),
        .I4(data7[0]),
        .O(\addr_a[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1D0C1D3F)) 
    \addr_a[0]_INST_0_i_3 
       (.I0(data7[0]),
        .I1(\state_reg[1]_0 ),
        .I2(ADD[0]),
        .I3(\state_reg[5]_0 ),
        .I4(regfile[0]),
        .O(\addr_a[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \addr_a[10]_INST_0 
       (.I0(\state_reg[4] ),
        .I1(PC[10]),
        .I2(\state_reg[5]_0 ),
        .I3(\state_reg[1]_2 ),
        .I4(\addr_a[10]_INST_0_i_3_n_0 ),
        .I5(\state_reg[0]_2 ),
        .O(\addr_a[10] ));
  LUT5 #(
    .INIT(32'h0A0AF300)) 
    \addr_a[10]_INST_0_i_3 
       (.I0(data2),
        .I1(\state_reg[5]_4 ),
        .I2(\state_reg[1]_0 ),
        .I3(data7[10]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[10]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_a[11]_INST_0 
       (.I0(\addr_a[11]_INST_0_i_1_n_0 ),
        .O(\addr_a[15] [0]));
  LUT6 #(
    .INIT(64'h0000515555555555)) 
    \addr_a[11]_INST_0_i_1 
       (.I0(\PC_reg[11]_0 ),
        .I1(\state_reg[5]_0 ),
        .I2(ram_reg_1_3),
        .I3(\state_reg[1]_0 ),
        .I4(\addr_a[11]_INST_0_i_3_n_0 ),
        .I5(\state_reg[0]_2 ),
        .O(\addr_a[11]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0AF300)) 
    \addr_a[11]_INST_0_i_3 
       (.I0(ADD[3]),
        .I1(\state_reg[5]_4 ),
        .I2(\state_reg[1]_0 ),
        .I3(data7[11]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[11]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAAAAAAAA)) 
    \addr_a[12]_INST_0 
       (.I0(\PC_reg[12] ),
        .I1(\state_reg[5]_0 ),
        .I2(ram_reg_1_4_0),
        .I3(\state_reg[1]_0 ),
        .I4(\addr_a[12]_INST_0_i_3_n_0 ),
        .I5(\state_reg[0]_2 ),
        .O(\addr_a[12] ));
  LUT5 #(
    .INIT(32'h0A0AF300)) 
    \addr_a[12]_INST_0_i_3 
       (.I0(p_0_in1_in[0]),
        .I1(\state_reg[5]_4 ),
        .I2(\state_reg[1]_0 ),
        .I3(data7[12]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[12]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEAAAAAAAAAA)) 
    \addr_a[13]_INST_0 
       (.I0(\PC_reg[13] ),
        .I1(\state_reg[5]_0 ),
        .I2(ram_reg_1_5),
        .I3(\state_reg[1]_0 ),
        .I4(\addr_a[13]_INST_0_i_5_n_0 ),
        .I5(\state_reg[0]_2 ),
        .O(\addr_a[13] ));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    \addr_a[13]_INST_0_i_11 
       (.I0(\addr_a[13]_INST_0_i_20_n_0 ),
        .I1(\addr_delayed_reg[15] [13]),
        .I2(\addr_delayed_reg[15] [15]),
        .I3(\IRHOLD_reg[4]_1 ),
        .I4(\IRHOLD_reg[2] ),
        .I5(\IRHOLD_reg[4]_0 ),
        .O(\IRHOLD_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \addr_a[13]_INST_0_i_12 
       (.I0(\addr_delayed_reg[15] [12]),
        .I1(\addr_delayed_reg[15] [15]),
        .I2(\addr_delayed_reg[15] [14]),
        .I3(\addr_delayed_reg[15] [11]),
        .O(\IRHOLD_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \addr_a[13]_INST_0_i_13 
       (.I0(\IRHOLD_reg[4] ),
        .I1(\addr_delayed_reg[15] [9]),
        .I2(\addr_delayed_reg[15] [8]),
        .I3(\addr_delayed_reg[15] [13]),
        .I4(\addr_delayed_reg[15] [10]),
        .O(\IRHOLD_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \addr_a[13]_INST_0_i_14 
       (.I0(\IRHOLD_reg[4] ),
        .I1(\addr_delayed_reg[15] [13]),
        .I2(\addr_delayed_reg[15] [10]),
        .I3(\addr_delayed_reg[15] [9]),
        .I4(\addr_delayed_reg[15] [8]),
        .O(\IRHOLD_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \addr_a[13]_INST_0_i_15 
       (.I0(\addr_delayed_reg[15] [11]),
        .I1(\addr_delayed_reg[15] [13]),
        .I2(\addr_delayed_reg[15] [10]),
        .I3(\addr_delayed_reg[15] [14]),
        .I4(\addr_delayed_reg[15] [15]),
        .I5(\addr_delayed_reg[15] [12]),
        .O(\IRHOLD_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \addr_a[13]_INST_0_i_17 
       (.I0(\reg_1_6510_reg[2]_0 [0]),
        .I1(\reg_1_6510_reg[2]_0 [1]),
        .O(\IRHOLD_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \addr_a[13]_INST_0_i_18 
       (.I0(\addr_delayed_reg[15] [14]),
        .I1(\addr_delayed_reg[15] [13]),
        .I2(\addr_delayed_reg[15] [15]),
        .O(\IRHOLD_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \addr_a[13]_INST_0_i_19 
       (.I0(\addr_a[13]_INST_0_i_22_n_0 ),
        .I1(\addr_delayed_reg[15] [8]),
        .I2(\addr_delayed_reg[15] [9]),
        .I3(\addr_delayed_reg[15] [10]),
        .I4(\addr_delayed_reg[15] [11]),
        .I5(\addr_a[13]_INST_0_i_23_n_0 ),
        .O(\IRHOLD_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \addr_a[13]_INST_0_i_20 
       (.I0(\addr_delayed_reg[15] [12]),
        .I1(\addr_delayed_reg[15] [15]),
        .I2(\addr_delayed_reg[15] [14]),
        .I3(\addr_delayed_reg[15] [10]),
        .I4(\addr_delayed_reg[15] [13]),
        .O(\addr_a[13]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \addr_a[13]_INST_0_i_21 
       (.I0(\addr_delayed_reg[15] [8]),
        .I1(\addr_delayed_reg[15] [9]),
        .I2(\addr_a[13]_INST_0_i_24_n_0 ),
        .I3(\addr_a[13]_INST_0_i_25_n_0 ),
        .I4(\addr_a[13]_INST_0_i_26_n_0 ),
        .I5(\addr_a[13]_INST_0_i_27_n_0 ),
        .O(\IRHOLD_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \addr_a[13]_INST_0_i_22 
       (.I0(\addr_delayed_reg[15] [14]),
        .I1(\addr_delayed_reg[15] [15]),
        .I2(\addr_delayed_reg[15] [12]),
        .I3(\addr_delayed_reg[15] [13]),
        .O(\addr_a[13]_INST_0_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \addr_a[13]_INST_0_i_23 
       (.I0(\addr_delayed_reg[15] [3]),
        .I1(\addr_delayed_reg[15] [0]),
        .I2(\addr_delayed_reg[15] [2]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_a[13]_INST_0_i_28_n_0 ),
        .O(\addr_a[13]_INST_0_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_a[13]_INST_0_i_24 
       (.I0(\addr_delayed_reg[15] [13]),
        .I1(\addr_delayed_reg[15] [10]),
        .O(\addr_a[13]_INST_0_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_a[13]_INST_0_i_25 
       (.I0(\addr_delayed_reg[15] [0]),
        .I1(\addr_delayed_reg[15] [7]),
        .I2(\addr_delayed_reg[15] [5]),
        .I3(\addr_delayed_reg[15] [14]),
        .O(\addr_a[13]_INST_0_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \addr_a[13]_INST_0_i_26 
       (.I0(\addr_delayed_reg[15] [6]),
        .I1(\addr_delayed_reg[15] [11]),
        .I2(\addr_delayed_reg[15] [3]),
        .I3(\addr_delayed_reg[15] [12]),
        .O(\addr_a[13]_INST_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \addr_a[13]_INST_0_i_27 
       (.I0(\addr_delayed_reg[15] [2]),
        .I1(\addr_delayed_reg[15] [4]),
        .I2(\addr_delayed_reg[15] [1]),
        .I3(\addr_delayed_reg[15] [15]),
        .O(\addr_a[13]_INST_0_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \addr_a[13]_INST_0_i_28 
       (.I0(\addr_delayed_reg[15] [6]),
        .I1(\addr_delayed_reg[15] [7]),
        .I2(\addr_delayed_reg[15] [4]),
        .I3(\addr_delayed_reg[15] [5]),
        .O(\addr_a[13]_INST_0_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h0A0AF300)) 
    \addr_a[13]_INST_0_i_5 
       (.I0(p_0_in1_in[1]),
        .I1(\state_reg[5]_4 ),
        .I2(\state_reg[1]_0 ),
        .I3(data7[13]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[13]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFEFA)) 
    \addr_a[13]_INST_0_i_7 
       (.I0(\IRHOLD_reg[4] ),
        .I1(\addr_delayed_reg[15] [10]),
        .I2(\addr_delayed_reg[15] [13]),
        .I3(\addr_delayed_reg[15] [9]),
        .O(\IRHOLD_reg[4]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_a[14]_INST_0 
       (.I0(\addr_a[14]_INST_0_i_1_n_0 ),
        .O(\addr_a[15] [1]));
  LUT6 #(
    .INIT(64'h0000515555555555)) 
    \addr_a[14]_INST_0_i_1 
       (.I0(\PC_reg[14] ),
        .I1(\state_reg[5]_0 ),
        .I2(ram_reg_1_6),
        .I3(\state_reg[1]_0 ),
        .I4(\addr_a[14]_INST_0_i_3_n_0 ),
        .I5(\state_reg[0]_2 ),
        .O(\addr_a[14]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0AF300)) 
    \addr_a[14]_INST_0_i_3 
       (.I0(ADD[6]),
        .I1(\state_reg[5]_4 ),
        .I2(\state_reg[1]_0 ),
        .I3(data7[14]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[14]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_a[15]_INST_0 
       (.I0(\addr_a[15]_INST_0_i_1_n_0 ),
        .O(\addr_a[15] [2]));
  LUT6 #(
    .INIT(64'h0000515555555555)) 
    \addr_a[15]_INST_0_i_1 
       (.I0(\PC_reg[15]_0 ),
        .I1(\state_reg[5]_0 ),
        .I2(ram_reg_1_7),
        .I3(\state_reg[1]_0 ),
        .I4(\addr_a[15]_INST_0_i_3_n_0 ),
        .I5(\state_reg[0]_2 ),
        .O(\addr_a[15]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0AF300)) 
    \addr_a[15]_INST_0_i_3 
       (.I0(ADD[7]),
        .I1(\state_reg[5]_4 ),
        .I2(\state_reg[1]_0 ),
        .I3(data7[15]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[15]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_a[1]_INST_0 
       (.I0(\sprite_0_xpos_reg[7] ),
        .O(\addr_a[7] [1]));
  LUT5 #(
    .INIT(32'h303F5555)) 
    \addr_a[1]_INST_0_i_1 
       (.I0(PC[1]),
        .I1(\addr_a[1]_INST_0_i_2_n_0 ),
        .I2(\state_reg[5]_4 ),
        .I3(\addr_a[1]_INST_0_i_3_n_0 ),
        .I4(\state_reg[4] ),
        .O(\sprite_0_xpos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hE2F3E2C0)) 
    \addr_a[1]_INST_0_i_2 
       (.I0(data7[1]),
        .I1(\state_reg[1]_0 ),
        .I2(ADD[1]),
        .I3(\state_reg[5]_0 ),
        .I4(regfile[1]),
        .O(\addr_a[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF077F022)) 
    \addr_a[1]_INST_0_i_3 
       (.I0(\state_reg[1]_0 ),
        .I1(ram_reg_1_1),
        .I2(ADD[1]),
        .I3(\state_reg[5]_0 ),
        .I4(data7[1]),
        .O(\addr_a[1]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_a[2]_INST_0 
       (.I0(\rasterline_ref_reg[7] ),
        .O(\addr_a[7] [2]));
  LUT5 #(
    .INIT(32'hCFC05555)) 
    \addr_a[2]_INST_0_i_1 
       (.I0(PC[2]),
        .I1(\addr_a[2]_INST_0_i_2_n_0 ),
        .I2(\state_reg[5]_4 ),
        .I3(\addr_a[2]_INST_0_i_3_n_0 ),
        .I4(\state_reg[4] ),
        .O(\rasterline_ref_reg[7] ));
  LUT5 #(
    .INIT(32'h0C3F1D1D)) 
    \addr_a[2]_INST_0_i_2 
       (.I0(regfile[2]),
        .I1(\state_reg[1]_0 ),
        .I2(data2),
        .I3(data7[2]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[2]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5555C0CC)) 
    \addr_a[2]_INST_0_i_3 
       (.I0(data2),
        .I1(\state_reg[1]_2 ),
        .I2(\state_reg[1]_0 ),
        .I3(data7[2]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[2]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_a[3]_INST_0 
       (.I0(\addr_a[3]_INST_0_i_1_n_0 ),
        .I1(\state_reg[5]_4 ),
        .I2(\addr_a[3]_INST_0_i_2_n_0 ),
        .I3(\state_reg[4] ),
        .I4(PC[3]),
        .O(\addr_a[3] ));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    \addr_a[3]_INST_0_i_1 
       (.I0(regfile[3]),
        .I1(\state_reg[1]_0 ),
        .I2(ADD[3]),
        .I3(data7[3]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA3F30)) 
    \addr_a[3]_INST_0_i_2 
       (.I0(ADD[3]),
        .I1(ram_reg_1_3),
        .I2(\state_reg[1]_0 ),
        .I3(data7[3]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[3]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_a[4]_INST_0 
       (.I0(\addr_a[4]_INST_0_i_1_n_0 ),
        .I1(\state_reg[5]_4 ),
        .I2(\addr_a[4]_INST_0_i_2_n_0 ),
        .I3(\state_reg[4] ),
        .I4(PC[4]),
        .O(\addr_a[4] ));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    \addr_a[4]_INST_0_i_1 
       (.I0(regfile[4]),
        .I1(\state_reg[1]_0 ),
        .I2(p_0_in1_in[0]),
        .I3(data7[4]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \addr_a[4]_INST_0_i_2 
       (.I0(p_0_in1_in[0]),
        .I1(\state_reg[5]_0 ),
        .I2(data7[4]),
        .I3(\state_reg[1]_0 ),
        .I4(ram_reg_1_4_0),
        .O(\addr_a[4]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_a[5]_INST_0 
       (.I0(\addr_a[5]_INST_0_i_1_n_0 ),
        .I1(\state_reg[5]_4 ),
        .I2(\addr_a[5]_INST_0_i_2_n_0 ),
        .I3(\state_reg[4] ),
        .I4(PC[5]),
        .O(\addr_a[5] ));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    \addr_a[5]_INST_0_i_1 
       (.I0(regfile[5]),
        .I1(\state_reg[1]_0 ),
        .I2(p_0_in1_in[1]),
        .I3(data7[5]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[5]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA3F30)) 
    \addr_a[5]_INST_0_i_2 
       (.I0(p_0_in1_in[1]),
        .I1(ram_reg_1_5),
        .I2(\state_reg[1]_0 ),
        .I3(data7[5]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[5]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_a[6]_INST_0 
       (.I0(\addr_a[6]_INST_0_i_1_n_0 ),
        .I1(\state_reg[5]_4 ),
        .I2(\addr_a[6]_INST_0_i_2_n_0 ),
        .I3(\state_reg[4] ),
        .I4(PC[6]),
        .O(\addr_a[7] [3]));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    \addr_a[6]_INST_0_i_1 
       (.I0(regfile[6]),
        .I1(\state_reg[1]_0 ),
        .I2(ADD[6]),
        .I3(data7[6]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[6]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA3F30)) 
    \addr_a[6]_INST_0_i_2 
       (.I0(ADD[6]),
        .I1(ram_reg_1_6),
        .I2(\state_reg[1]_0 ),
        .I3(data7[6]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[6]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_a[7]_INST_0 
       (.I0(\addr_a[7]_INST_0_i_1_n_0 ),
        .I1(\state_reg[5]_4 ),
        .I2(\addr_a[7]_INST_0_i_3_n_0 ),
        .I3(\state_reg[4] ),
        .I4(PC[7]),
        .O(\addr_a[7] [4]));
  LUT5 #(
    .INIT(32'hF3C0E2E2)) 
    \addr_a[7]_INST_0_i_1 
       (.I0(regfile[7]),
        .I1(\state_reg[1]_0 ),
        .I2(ADD[7]),
        .I3(data7[7]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0F07744)) 
    \addr_a[7]_INST_0_i_3 
       (.I0(ram_reg_1_7),
        .I1(\state_reg[1]_0 ),
        .I2(ADD[7]),
        .I3(data7[7]),
        .I4(\state_reg[5]_0 ),
        .O(\addr_a[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFA2FFFFFFA20000)) 
    \addr_a[8]_INST_0 
       (.I0(\state_reg[0]_3 ),
        .I1(\state_reg[5]_0 ),
        .I2(ADD[0]),
        .I3(\ABH_reg[0] ),
        .I4(\state_reg[4] ),
        .I5(PC[8]),
        .O(\addr_a[8] ));
  LUT6 #(
    .INIT(64'h0F00FFFF0F002F22)) 
    \addr_a[9]_INST_0 
       (.I0(\state_reg[1]_0 ),
        .I1(ram_reg_1_1),
        .I2(\state_reg[4] ),
        .I3(PC[9]),
        .I4(\ABH_reg[1] ),
        .I5(\addr_a[9]_INST_0_i_3_n_0 ),
        .O(\addr_a[9] ));
  LUT6 #(
    .INIT(64'hF000F044F000F0FF)) 
    \addr_a[9]_INST_0_i_10 
       (.I0(\addr_a[9]_INST_0_i_14_n_0 ),
        .I1(\addr_delayed_reg[15] [11]),
        .I2(\addr_delayed_reg[15] [15]),
        .I3(\addr_delayed_reg[15] [13]),
        .I4(\addr_a[9]_INST_0_i_15_n_0 ),
        .I5(\addr_delayed_reg[15] [10]),
        .O(\addr_a[9]_INST_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0000020A)) 
    \addr_a[9]_INST_0_i_11 
       (.I0(\IRHOLD_reg[3]_0 ),
        .I1(\addr_delayed_reg[15] [9]),
        .I2(\addr_delayed_reg[15] [13]),
        .I3(\addr_delayed_reg[15] [10]),
        .I4(\IRHOLD_reg[4] ),
        .O(\addr_a[9]_INST_0_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \addr_a[9]_INST_0_i_12 
       (.I0(\reg_1_6510_reg[2]_0 [1]),
        .I1(\addr_delayed_reg[15] [14]),
        .I2(\addr_delayed_reg[15] [15]),
        .I3(\addr_delayed_reg[15] [13]),
        .O(\addr_a[9]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \addr_a[9]_INST_0_i_13 
       (.I0(\addr_delayed_reg[15] [11]),
        .I1(\addr_delayed_reg[15] [14]),
        .I2(\addr_delayed_reg[15] [15]),
        .I3(\addr_delayed_reg[15] [12]),
        .I4(\addr_delayed_reg[15] [10]),
        .I5(\addr_delayed_reg[15] [13]),
        .O(\IRHOLD_reg[3]_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_a[9]_INST_0_i_14 
       (.I0(\addr_delayed_reg[15] [9]),
        .I1(\addr_delayed_reg[15] [8]),
        .O(\addr_a[9]_INST_0_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \addr_a[9]_INST_0_i_15 
       (.I0(\addr_delayed_reg[15] [14]),
        .I1(\addr_delayed_reg[15] [15]),
        .I2(\addr_delayed_reg[15] [12]),
        .O(\addr_a[9]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_a[9]_INST_0_i_3 
       (.I0(\state_reg[1]_0 ),
        .I1(ADD[1]),
        .I2(\state_reg[5]_0 ),
        .O(\addr_a[9]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555555555555FF7F)) 
    \addr_a[9]_INST_0_i_4 
       (.I0(ram_out[1]),
        .I1(\IRHOLD_reg[4]_0 ),
        .I2(\IRHOLD_reg[2] ),
        .I3(\addr_a[9]_INST_0_i_10_n_0 ),
        .I4(\addr_a[9]_INST_0_i_11_n_0 ),
        .I5(\addr_a[9]_INST_0_i_12_n_0 ),
        .O(\IRHOLD_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \addr_a[9]_INST_0_i_8 
       (.I0(\reg_1_6510_reg[2]_0 [1]),
        .I1(\reg_1_6510_reg[2]_0 [0]),
        .I2(\reg_1_6510_reg[2]_0 [2]),
        .O(\IRHOLD_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \background_color[3]_i_1 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_multi_color_0[7]_i_3_n_0 ),
        .I4(\int_enabled[7]_i_3_n_0 ),
        .O(\background_color_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \border_color[3]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_multi_color_0[7]_i_3_n_0 ),
        .I4(\screen_control_1[7]_i_4_n_0 ),
        .I5(\sprite_primary_color_5[7]_i_2_n_0 ),
        .O(\border_color_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \c_data_debug[0]_INST_0_i_2 
       (.I0(\IRHOLD_reg[4]_0 ),
        .I1(\IRHOLD_reg[2] ),
        .I2(\IRHOLD_reg[4]_1 ),
        .I3(\c_data_debug[0]_INST_0_i_8_n_0 ),
        .I4(\addr_a[13]_INST_0_i_20_n_0 ),
        .I5(ram_out[0]),
        .O(\IRHOLD_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \c_data_debug[0]_INST_0_i_8 
       (.I0(\addr_delayed_reg[15] [15]),
        .I1(\addr_delayed_reg[15] [13]),
        .O(\c_data_debug[0]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDFFFFFFFF)) 
    \c_data_debug[2]_INST_0_i_2 
       (.I0(\IRHOLD_reg[3]_0 ),
        .I1(\IRHOLD_reg[4]_2 ),
        .I2(\addr_a[9]_INST_0_i_10_n_0 ),
        .I3(\IRHOLD_reg[2] ),
        .I4(\IRHOLD_reg[4]_0 ),
        .I5(ram_out[2]),
        .O(\IRHOLD_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \c_data_debug[2]_INST_0_i_4 
       (.I0(\reg_1_6510_reg[2]_0 [2]),
        .I1(\IRHOLD_reg[2] ),
        .O(\IRHOLD_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h700000007F7FFFFF)) 
    \c_data_debug[3]_INST_0_i_2 
       (.I0(\IRHOLD_reg[2] ),
        .I1(\c_data_debug[3]_INST_0_i_6_n_0 ),
        .I2(\IRHOLD_reg[4]_1 ),
        .I3(\IRHOLD_reg[3]_2 ),
        .I4(\IRHOLD_reg[4]_0 ),
        .I5(\IRHOLD_reg[3]_0 ),
        .O(\IRHOLD_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00BFFFFF)) 
    \c_data_debug[3]_INST_0_i_6 
       (.I0(\addr_delayed_reg[15] [10]),
        .I1(\addr_delayed_reg[15] [14]),
        .I2(\addr_delayed_reg[15] [12]),
        .I3(\addr_delayed_reg[15] [13]),
        .I4(\addr_delayed_reg[15] [15]),
        .O(\c_data_debug[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BFBFBFFF)) 
    color_ram_reg_i_1
       (.I0(color_ram_reg_i_2_n_0),
        .I1(\addr_a[5] ),
        .I2(\addr_a[7] [4]),
        .I3(rom_out_reg_0),
        .I4(\addr_a[4] ),
        .I5(color_ram_reg_i_3_n_0),
        .O(color_ram_reg));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    color_ram_reg_i_2
       (.I0(\addr_a[9] ),
        .I1(\addr_a[8] ),
        .I2(\addr_a[7] [3]),
        .O(color_ram_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    color_ram_reg_i_3
       (.I0(ram_reg_1_7_i_5_n_0),
        .I1(\addr_a[11]_INST_0_i_1_n_0 ),
        .I2(\reg_1_6510_reg[2] ),
        .I3(\addr_a[13] ),
        .I4(\addr_a[10] ),
        .O(color_ram_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \counter[15]_i_1 
       (.I0(started_status_b),
        .I1(\int_mask_reg[4]_0 ),
        .I2(slave_reg_15),
        .O(\counter_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \counter[15]_i_1__0 
       (.I0(started_status_a),
        .I1(\int_mask_reg[4]_0 ),
        .I2(slave_reg_14),
        .O(\counter_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \counter[15]_i_1__1 
       (.I0(started_status_b_2),
        .I1(\int_mask_reg[4]_0 ),
        .I2(slave_reg_15_0),
        .O(\counter_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \counter[15]_i_1__2 
       (.I0(started_status_a_3),
        .I1(\int_mask_reg[4]_0 ),
        .I2(slave_reg_14_1),
        .O(\counter_reg[0]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cpu_data_debug[0]_INST_0 
       (.I0(\slave_reg_0_reg[0]_0 ),
        .O(\cpu_data_debug[6] [0]));
  MUXF7 \cpu_data_debug[0]_INST_0_i_1 
       (.I0(\cpu_data_debug[0]_INST_0_i_2_n_0 ),
        .I1(\state_reg[1]_8 ),
        .O(\slave_reg_0_reg[0]_0 ),
        .S(\state_reg[5]_3 ));
  LUT5 #(
    .INIT(32'h8B888BBB)) 
    \cpu_data_debug[0]_INST_0_i_2 
       (.I0(\cpu_data_debug[0]_INST_0_i_4_n_0 ),
        .I1(\state_reg[1] ),
        .I2(ADD[0]),
        .I3(Q[2]),
        .I4(P[0]),
        .O(\cpu_data_debug[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h47444777)) 
    \cpu_data_debug[0]_INST_0_i_4 
       (.I0(PC[8]),
        .I1(Q[3]),
        .I2(P[0]),
        .I3(php),
        .I4(ADD[0]),
        .O(\cpu_data_debug[0]_INST_0_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cpu_data_debug[1]_INST_0 
       (.I0(\cpu_data_debug[1]_INST_0_i_1_n_0 ),
        .O(\cpu_data_debug[6] [1]));
  MUXF7 \cpu_data_debug[1]_INST_0_i_1 
       (.I0(\cpu_data_debug[1]_INST_0_i_2_n_0 ),
        .I1(\state_reg[1]_9 ),
        .O(\cpu_data_debug[1]_INST_0_i_1_n_0 ),
        .S(\state_reg[5]_3 ));
  LUT5 #(
    .INIT(32'h0000BABF)) 
    \cpu_data_debug[1]_INST_0_i_2 
       (.I0(Q[3]),
        .I1(P[1]),
        .I2(php),
        .I3(ADD[1]),
        .I4(\cpu_data_debug[1]_INST_0_i_4_n_0 ),
        .O(\cpu_data_debug[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000B800B800)) 
    \cpu_data_debug[1]_INST_0_i_4 
       (.I0(ADD[1]),
        .I1(Q[2]),
        .I2(P[1]),
        .I3(Q[3]),
        .I4(PC[9]),
        .I5(\state_reg[4]_6 ),
        .O(\cpu_data_debug[1]_INST_0_i_4_n_0 ));
  MUXF7 \cpu_data_debug[2]_INST_0 
       (.I0(\cpu_data_debug[2]_INST_0_i_1_n_0 ),
        .I1(\state_reg[1]_4 ),
        .O(\cpu_data_debug[6] [2]),
        .S(\state_reg[5]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[2]_INST_0_i_1 
       (.I0(\cpu_data_debug[2]_INST_0_i_3_n_0 ),
        .I1(\state_reg[1] ),
        .I2(data2),
        .I3(Q[2]),
        .I4(I_reg_0),
        .O(\cpu_data_debug[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[2]_INST_0_i_3 
       (.I0(PC[10]),
        .I1(Q[3]),
        .I2(I_reg_0),
        .I3(php),
        .I4(data2),
        .O(\cpu_data_debug[2]_INST_0_i_3_n_0 ));
  MUXF7 \cpu_data_debug[3]_INST_0 
       (.I0(\cpu_data_debug[3]_INST_0_i_1_n_0 ),
        .I1(\state_reg[1]_5 ),
        .O(\cpu_data_debug[6] [3]),
        .S(\state_reg[5]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[3]_INST_0_i_1 
       (.I0(\cpu_data_debug[3]_INST_0_i_3_n_0 ),
        .I1(\state_reg[1] ),
        .I2(ADD[3]),
        .I3(Q[2]),
        .I4(P[2]),
        .O(\cpu_data_debug[3]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[3]_INST_0_i_3 
       (.I0(PC[11]),
        .I1(Q[3]),
        .I2(P[2]),
        .I3(php),
        .I4(ADD[3]),
        .O(\cpu_data_debug[3]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cpu_data_debug[4]_INST_0 
       (.I0(\int_mask_reg[4]_0 ),
        .O(\cpu_data_debug[6] [4]));
  LUT4 #(
    .INIT(16'h8B88)) 
    \cpu_data_debug[4]_INST_0_i_1 
       (.I0(\state_reg[1]_1 ),
        .I1(\state_reg[5]_3 ),
        .I2(\cpu_data_debug[4]_INST_0_i_3_n_0 ),
        .I3(\cpu_data_debug[4]_INST_0_i_4_n_0 ),
        .O(\int_mask_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFB00F0F0F00)) 
    \cpu_data_debug[4]_INST_0_i_3 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(php),
        .I4(p_0_in1_in[0]),
        .I5(PC[12]),
        .O(\cpu_data_debug[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEEEFFFFFEEE)) 
    \cpu_data_debug[4]_INST_0_i_4 
       (.I0(\state_reg[1] ),
        .I1(\int_mask_reg[4]_1 ),
        .I2(raster_int),
        .I3(\int_enabled_reg[0] ),
        .I4(Q[2]),
        .I5(p_0_in1_in[0]),
        .O(\cpu_data_debug[4]_INST_0_i_4_n_0 ));
  MUXF7 \cpu_data_debug[5]_INST_0 
       (.I0(\cpu_data_debug[5]_INST_0_i_1_n_0 ),
        .I1(\cpu_data_debug[5]_INST_0_i_2_n_0 ),
        .O(\cpu_data_debug[6] [5]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \cpu_data_debug[5]_INST_0_i_1 
       (.I0(regfile[5]),
        .I1(\state_reg[1]_3 ),
        .I2(\state_reg[4]_5 ),
        .I3(\PC_reg[13]_0 ),
        .I4(Q[3]),
        .I5(\cpu_data_debug[5]_INST_0_i_6_n_0 ),
        .O(\cpu_data_debug[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \cpu_data_debug[5]_INST_0_i_2 
       (.I0(p_0_in1_in[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\state_reg[4]_6 ),
        .I4(Q[0]),
        .I5(regfile[5]),
        .O(\cpu_data_debug[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAAA2AA)) 
    \cpu_data_debug[5]_INST_0_i_6 
       (.I0(regfile[5]),
        .I1(I_i_3_n_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(p_0_in1_in[1]),
        .I5(php),
        .O(\cpu_data_debug[5]_INST_0_i_6_n_0 ));
  MUXF7 \cpu_data_debug[6]_INST_0 
       (.I0(\cpu_data_debug[6]_INST_0_i_1_n_0 ),
        .I1(\state_reg[1]_6 ),
        .O(\cpu_data_debug[6] [6]),
        .S(\state_reg[5]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[6]_INST_0_i_1 
       (.I0(\cpu_data_debug[6]_INST_0_i_3_n_0 ),
        .I1(\state_reg[1] ),
        .I2(ADD[6]),
        .I3(Q[2]),
        .I4(P[3]),
        .O(\cpu_data_debug[6]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[6]_INST_0_i_3 
       (.I0(PC[14]),
        .I1(Q[3]),
        .I2(P[3]),
        .I3(php),
        .I4(ADD[6]),
        .O(\cpu_data_debug[6]_INST_0_i_3_n_0 ));
  MUXF7 \cpu_data_debug[7]_INST_0 
       (.I0(\cpu_data_debug[7]_INST_0_i_2_n_0 ),
        .I1(\state_reg[1]_7 ),
        .O(\cpu_data_debug[7] ),
        .S(\state_reg[5]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[7]_INST_0_i_2 
       (.I0(\cpu_data_debug[7]_INST_0_i_4_n_0 ),
        .I1(\state_reg[1] ),
        .I2(ADD[7]),
        .I3(Q[2]),
        .I4(P[4]),
        .O(\cpu_data_debug[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cpu_data_debug[7]_INST_0_i_4 
       (.I0(PC[15]),
        .I1(Q[3]),
        .I2(P[4]),
        .I3(php),
        .I4(ADD[7]),
        .O(\cpu_data_debug[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \data_out[0]_i_2 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_3_reg[7]_1 [0]),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_2_reg[7]_1 [0]),
        .I4(\data_out_reg[6] ),
        .I5(\counter_reg[0]_3 ),
        .O(\data_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \data_out[1]_i_2 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_3_reg[7]_1 [1]),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_2_reg[7]_1 [1]),
        .I4(\data_out_reg[6] ),
        .I5(\counter_reg[1] ),
        .O(\data_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \data_out[2]_i_1 
       (.I0(\slave_reg_15_reg[6] [0]),
        .I1(\slave_reg_0_reg[0] ),
        .I2(\slave_reg_14_reg[6] [0]),
        .I3(\data_out_reg[6] ),
        .I4(rom_out_reg_0),
        .I5(\data_out[2]_i_2_n_0 ),
        .O(\data_out_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \data_out[2]_i_2 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_3_reg[7]_1 [2]),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_2_reg[7]_1 [2]),
        .I4(\data_out_reg[6] ),
        .I5(\counter_reg[2] ),
        .O(\data_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \data_out[3]_i_1__0 
       (.I0(runmode_status_b),
        .I1(\slave_reg_0_reg[0] ),
        .I2(runmode_status_a),
        .I3(\data_out_reg[6] ),
        .I4(rom_out_reg_0),
        .I5(\data_out[3]_i_2_n_0 ),
        .O(\data_out_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \data_out[3]_i_2 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_3_reg[7]_1 [3]),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_2_reg[7]_1 [3]),
        .I4(\data_out_reg[6] ),
        .I5(\counter_reg[3] ),
        .O(\data_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h76777622)) 
    \data_out[4]_i_1 
       (.I0(rom_out_reg_0),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\slave_reg_2_reg[4] ),
        .I3(\data_out_reg[6] ),
        .I4(\counter_reg[4] ),
        .O(\data_out_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h00B800B80000FFFF)) 
    \data_out[5]_i_1__0 
       (.I0(\slave_reg_14_reg[6] [1]),
        .I1(\slave_reg_0_reg[0] ),
        .I2(\slave_reg_15_reg[6] [1]),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\data_out[5]_i_2_n_0 ),
        .I5(rom_out_reg_0),
        .O(\data_out_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'h0151FFFF01510000)) 
    \data_out[5]_i_2 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_3_reg[7]_1 [4]),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_2_reg[7]_1 [4]),
        .I4(\data_out_reg[6] ),
        .I5(\counter_reg[5] ),
        .O(\data_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \data_out[6]_i_1__0 
       (.I0(\slave_reg_15_reg[6] [2]),
        .I1(\slave_reg_0_reg[0] ),
        .I2(\slave_reg_14_reg[6] [2]),
        .I3(\data_out_reg[6] ),
        .I4(rom_out_reg_0),
        .I5(\data_out[6]_i_2_n_0 ),
        .O(\data_out_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \data_out[6]_i_2 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_3_reg[7]_1 [5]),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_2_reg[7]_1 [5]),
        .I4(\data_out_reg[6] ),
        .I5(\counter_reg[6] ),
        .O(\data_out[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h0222AAAA)) 
    \data_out[7]_i_1 
       (.I0(\slave_reg_4[7]_i_2_n_0 ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(rom_out_reg_0),
        .O(\data_out_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h000E0E0EEEEEEEEE)) 
    \data_out[7]_i_1__0 
       (.I0(runmode_i_3_n_0),
        .I1(\reg_1_6510_reg[2] ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .I5(rom_out_reg_0),
        .O(\data_out_reg[7] ));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \data_out[7]_i_3 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_3_reg[7]_1 [6]),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_2_reg[7]_1 [6]),
        .I4(\data_out_reg[6] ),
        .I5(\counter_reg[7] ),
        .O(\data_out[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE4)) 
    \data_out[7]_i_6__0 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[6] ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[0]_i_12 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [0]),
        .I3(\multi_color_mode_reg[7]_0 [0]),
        .I4(\sprite_enabled_reg[7]_0 [0]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[0]_i_12_n_0 ));
  MUXF7 \data_out_reg[0]_i_1__0 
       (.I0(\data_out[0]_i_2_n_0 ),
        .I1(\int_stat_reg[0] ),
        .O(\data_out_reg[7]_1 [0]),
        .S(rom_out_reg_0));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \data_out_reg[0]_i_5 
       (.I0(\data_out_reg[0]_i_12_n_0 ),
        .I1(\screen_control_2_reg[7]_0 [0]),
        .I2(\y_expand_reg[7]_0 [0]),
        .I3(\data_out_reg[7]_i_15_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[1]_i_12 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [1]),
        .I3(\multi_color_mode_reg[7]_0 [1]),
        .I4(\sprite_enabled_reg[7]_0 [1]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[1]_i_12_n_0 ));
  MUXF7 \data_out_reg[1]_i_1__0 
       (.I0(\data_out[1]_i_2_n_0 ),
        .I1(\int_stat_reg[1]_1 ),
        .O(\data_out_reg[7]_1 [1]),
        .S(rom_out_reg_0));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \data_out_reg[1]_i_5 
       (.I0(\data_out_reg[1]_i_12_n_0 ),
        .I1(\screen_control_2_reg[7]_0 [1]),
        .I2(\y_expand_reg[7]_0 [1]),
        .I3(\data_out_reg[7]_i_15_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[2]_i_13 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [2]),
        .I3(\multi_color_mode_reg[7]_0 [2]),
        .I4(\sprite_enabled_reg[7]_0 [2]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \data_out_reg[2]_i_5 
       (.I0(\data_out_reg[2]_i_13_n_0 ),
        .I1(\screen_control_2_reg[7]_0 [2]),
        .I2(\y_expand_reg[7]_0 [2]),
        .I3(\data_out_reg[7]_i_15_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[3]_i_12 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [3]),
        .I3(\multi_color_mode_reg[7]_0 [3]),
        .I4(\sprite_enabled_reg[7]_0 [3]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \data_out_reg[3]_i_4 
       (.I0(\data_out_reg[3]_i_12_n_0 ),
        .I1(\screen_control_2_reg[7]_0 [3]),
        .I2(\y_expand_reg[7]_0 [3]),
        .I3(\data_out_reg[7]_i_15_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data_out_reg[3]_i_9 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\addr_a[5] ),
        .O(\data_out_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFAFEFEFAFAFAFA)) 
    \data_out_reg[4]_i_1 
       (.I0(\data_out_reg[4]_i_2_n_0 ),
        .I1(\data_out_reg[4]_i_3_n_0 ),
        .I2(\data_out_reg[4]_i_4_n_0 ),
        .I3(\int_enabled_reg[4] ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\addr_a[4] ),
        .O(\data_out_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \data_out_reg[4]_i_10 
       (.I0(\sprite_primary_color_3_reg[7]_0 [0]),
        .I1(\sprite_primary_color_1_reg[7]_0 [0]),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\addr_a[5] ),
        .I5(\data_out_reg[7]_i_23_n_0 ),
        .O(\data_out_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A80808A808A80)) 
    \data_out_reg[4]_i_2 
       (.I0(\data_out_reg[7]_i_9_n_0 ),
        .I1(\sprite_1_ypos_reg[4] ),
        .I2(\data_out_reg_reg[7]_1 ),
        .I3(\sprite_multi_color_1_reg[4] ),
        .I4(\sprite_multi_color_0_reg[4] ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \data_out_reg[4]_i_3 
       (.I0(\data_out_reg[4]_i_9_n_0 ),
        .I1(\screen_control_2_reg[7]_0 [4]),
        .I2(\y_expand_reg[7]_0 [4]),
        .I3(\data_out_reg[7]_i_15_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \data_out_reg[4]_i_4 
       (.I0(\data_out_reg[7]_i_17_n_0 ),
        .I1(\data_out_reg[4]_i_10_n_0 ),
        .I2(\sprite_primary_color_4_reg[7]_0 [0]),
        .I3(\sprite_primary_color_2_reg[7]_1 [0]),
        .I4(\sprite_primary_color_2_reg[7] ),
        .I5(\data_out_reg_reg[7]_1 ),
        .O(\data_out_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[4]_i_9 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [4]),
        .I3(\multi_color_mode_reg[7]_0 [4]),
        .I4(\sprite_enabled_reg[7]_0 [4]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFEFEFAFAFAFA)) 
    \data_out_reg[5]_i_1 
       (.I0(\data_out_reg[5]_i_2_n_0 ),
        .I1(\data_out_reg[5]_i_3_n_0 ),
        .I2(\data_out_reg[5]_i_4_n_0 ),
        .I3(\int_enabled_reg[5] ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\addr_a[4] ),
        .O(\data_out_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \data_out_reg[5]_i_10 
       (.I0(\sprite_primary_color_3_reg[7]_0 [1]),
        .I1(\sprite_primary_color_1_reg[7]_0 [1]),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\addr_a[5] ),
        .I5(\data_out_reg[7]_i_23_n_0 ),
        .O(\data_out_reg[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A80808A808A80)) 
    \data_out_reg[5]_i_2 
       (.I0(\data_out_reg[7]_i_9_n_0 ),
        .I1(\sprite_1_ypos_reg[5] ),
        .I2(\data_out_reg_reg[7]_1 ),
        .I3(\sprite_multi_color_1_reg[5] ),
        .I4(\sprite_multi_color_0_reg[5] ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \data_out_reg[5]_i_3 
       (.I0(\data_out_reg[5]_i_9_n_0 ),
        .I1(\screen_control_2_reg[7]_0 [5]),
        .I2(\y_expand_reg[7]_0 [5]),
        .I3(\data_out_reg[7]_i_15_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \data_out_reg[5]_i_4 
       (.I0(\data_out_reg[7]_i_17_n_0 ),
        .I1(\data_out_reg[5]_i_10_n_0 ),
        .I2(\sprite_primary_color_4_reg[7]_0 [1]),
        .I3(\sprite_primary_color_2_reg[7]_1 [1]),
        .I4(\sprite_primary_color_2_reg[7] ),
        .I5(\data_out_reg_reg[7]_1 ),
        .O(\data_out_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[5]_i_9 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [5]),
        .I3(\multi_color_mode_reg[7]_0 [5]),
        .I4(\sprite_enabled_reg[7]_0 [5]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFEFEFAFAFAFA)) 
    \data_out_reg[6]_i_1 
       (.I0(\data_out_reg[6]_i_2_n_0 ),
        .I1(\data_out_reg[6]_i_3_n_0 ),
        .I2(\data_out_reg[6]_i_4_n_0 ),
        .I3(\int_enabled_reg[6] ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\addr_a[4] ),
        .O(\data_out_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \data_out_reg[6]_i_10 
       (.I0(\sprite_primary_color_3_reg[7]_0 [2]),
        .I1(\sprite_primary_color_1_reg[7]_0 [2]),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\addr_a[5] ),
        .I5(\data_out_reg[7]_i_23_n_0 ),
        .O(\data_out_reg[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_out_reg[6]_i_12 
       (.I0(\sprite_primary_color_2_reg[7] ),
        .I1(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_out_reg[6]_i_13 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .O(\data_out_reg_reg[6] ));
  LUT6 #(
    .INIT(64'h8A8A80808A808A80)) 
    \data_out_reg[6]_i_2 
       (.I0(\data_out_reg[7]_i_9_n_0 ),
        .I1(\sprite_1_ypos_reg[6] ),
        .I2(\data_out_reg_reg[7]_1 ),
        .I3(\sprite_multi_color_1_reg[6] ),
        .I4(\sprite_multi_color_0_reg[6] ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \data_out_reg[6]_i_3 
       (.I0(\data_out_reg[6]_i_9_n_0 ),
        .I1(\screen_control_2_reg[7]_0 [6]),
        .I2(\y_expand_reg[7]_0 [6]),
        .I3(\data_out_reg[7]_i_15_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \data_out_reg[6]_i_4 
       (.I0(\data_out_reg[7]_i_17_n_0 ),
        .I1(\data_out_reg[6]_i_10_n_0 ),
        .I2(\sprite_primary_color_4_reg[7]_0 [2]),
        .I3(\sprite_primary_color_2_reg[7]_1 [2]),
        .I4(\sprite_primary_color_2_reg[7] ),
        .I5(\data_out_reg_reg[7]_1 ),
        .O(\data_out_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[6]_i_9 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [6]),
        .I3(\multi_color_mode_reg[7]_0 [6]),
        .I4(\sprite_enabled_reg[7]_0 [6]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h55515405FFF7FFDF)) 
    \data_out_reg[7]_i_1 
       (.I0(\addr_a[5] ),
        .I1(\slave_reg_0_reg[0] ),
        .I2(rom_out_reg_0),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .I5(\addr_a[4] ),
        .O(\data_out_reg_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data_out_reg[7]_i_11 
       (.I0(\data_out_reg[7]_i_23_n_0 ),
        .I1(\addr_a[5] ),
        .O(\data_out_reg_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_reg[7]_i_14 
       (.I0(\addr_a[4] ),
        .I1(\rasterline_ref_reg[7] ),
        .O(\data_out_reg[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \data_out_reg[7]_i_15 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFB73C84000000000)) 
    \data_out_reg[7]_i_16 
       (.I0(\sprite_primary_color_7_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\x_expand_reg[7]_0 [7]),
        .I3(\multi_color_mode_reg[7]_0 [7]),
        .I4(\sprite_enabled_reg[7]_0 [7]),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data_out_reg[7]_i_17 
       (.I0(\data_out_reg_reg[3] ),
        .I1(\addr_a[4] ),
        .O(\data_out_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA000A000C000A000)) 
    \data_out_reg[7]_i_18 
       (.I0(\sprite_primary_color_3_reg[7]_0 [3]),
        .I1(\sprite_primary_color_1_reg[7]_0 [3]),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\addr_a[5] ),
        .I5(\data_out_reg[7]_i_23_n_0 ),
        .O(\data_out_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \data_out_reg[7]_i_2 
       (.I0(\data_out_reg[7]_i_3_n_0 ),
        .I1(\data_out_reg[7]_i_4_n_0 ),
        .I2(\data_out_reg[7]_i_5_n_0 ),
        .I3(\int_enabled_reg[7]_0 ),
        .I4(\data_out_reg[7]_i_7_n_0 ),
        .I5(\data_out_reg[7]_i_8_n_0 ),
        .O(\data_out_reg_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_reg[7]_i_23 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[7]_i_23_n_0 ));
  MUXF7 \data_out_reg[7]_i_2__0 
       (.I0(\data_out[7]_i_3_n_0 ),
        .I1(\slave_reg_14_reg[7] ),
        .O(\data_out_reg[7]_1 [7]),
        .S(rom_out_reg_0));
  LUT6 #(
    .INIT(64'h8A8A80808A808A80)) 
    \data_out_reg[7]_i_3 
       (.I0(\data_out_reg[7]_i_9_n_0 ),
        .I1(\sprite_1_ypos_reg[7]_0 ),
        .I2(\data_out_reg_reg[7]_1 ),
        .I3(\sprite_multi_color_1_reg[7]_0 ),
        .I4(\sprite_multi_color_0_reg[7]_0 ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\data_out_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA22022000)) 
    \data_out_reg[7]_i_4 
       (.I0(\data_out_reg[7]_i_14_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\data_out_reg[7]_i_15_n_0 ),
        .I3(\y_expand_reg[7]_0 [7]),
        .I4(\screen_control_2_reg[7]_0 [7]),
        .I5(\data_out_reg[7]_i_16_n_0 ),
        .O(\data_out_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \data_out_reg[7]_i_5 
       (.I0(\data_out_reg[7]_i_17_n_0 ),
        .I1(\data_out_reg[7]_i_18_n_0 ),
        .I2(\sprite_primary_color_4_reg[7]_0 [3]),
        .I3(\sprite_primary_color_2_reg[7]_1 [3]),
        .I4(\sprite_primary_color_2_reg[7] ),
        .I5(\data_out_reg_reg[7]_1 ),
        .O(\data_out_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA2A0222082800200)) 
    \data_out_reg[7]_i_7 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\sprite_primary_color_7_reg[7] ),
        .I3(data36__0),
        .I4(\mem_pointers_reg[7]_0 ),
        .I5(\sprite_msb_x_reg[7]_0 ),
        .O(\data_out_reg[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_reg[7]_i_8 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\addr_a[4] ),
        .O(\data_out_reg[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_reg[7]_i_9 
       (.I0(\data_out_reg_reg[3] ),
        .I1(\addr_a[4] ),
        .O(\data_out_reg[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \extra_background_color_1[3]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\extra_background_color_1[3]_i_2_n_0 ),
        .I2(\screen_control_1[7]_i_4_n_0 ),
        .I3(\screen_control_1[7]_i_7_n_0 ),
        .I4(\screen_control_1[7]_i_3_n_0 ),
        .O(\extra_background_color_1_reg[3] ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \extra_background_color_1[3]_i_2 
       (.I0(\screen_control_1[7]_i_9_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\addr_a[5] ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\sprite_primary_color_7_reg[7] ),
        .O(\extra_background_color_1[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \extra_background_color_2[3]_i_1 
       (.I0(\extra_background_color_2[3]_i_2_n_0 ),
        .I1(\vic_inst/p_5_in ),
        .I2(\int_enabled[7]_i_3_n_0 ),
        .O(\extra_background_color_2_reg[3] ));
  LUT6 #(
    .INIT(64'h0000A80000000000)) 
    \extra_background_color_2[3]_i_2 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\addr_a[5] ),
        .I4(\sprite_0_xpos_reg[7]_0 ),
        .I5(\screen_control_1[7]_i_9_n_0 ),
        .O(\extra_background_color_2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \extra_background_color_2[3]_i_3 
       (.I0(\sprite_priority[7]_i_2_n_0 ),
        .I1(\screen_control_1[7]_i_9_n_0 ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\addr_a[5] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\vic_inst/p_5_in ));
  LUT6 #(
    .INIT(64'hFFDFFFFF00100000)) 
    \filter[fc][0]_i_1 
       (.I0(\slave_reg_0_reg[0]_0 ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][10]_i_3_n_0 ),
        .I4(\filter[fc][2]_i_2_n_0 ),
        .I5(reg_fc[0]),
        .O(\filter_reg[fc][0] ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \filter[fc][10]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\filter_reg[fc][3] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \filter[fc][10]_i_2 
       (.I0(SS),
        .I1(ram_reg_1_7_i_5_n_0),
        .I2(\addr_a[11]_INST_0_i_1_n_0 ),
        .I3(\reg_1_6510_reg[2] ),
        .I4(\filter[fc][10]_i_4_n_0 ),
        .O(\filter[fc][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF0335555)) 
    \filter[fc][10]_i_3 
       (.I0(PC[0]),
        .I1(\addr_a[0]_INST_0_i_2_n_0 ),
        .I2(\addr_a[0]_INST_0_i_3_n_0 ),
        .I3(\state_reg[5]_4 ),
        .I4(\state_reg[4] ),
        .O(\filter[fc][10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \filter[fc][10]_i_4 
       (.I0(\addr_a[8] ),
        .I1(\addr_a[10] ),
        .I2(\addr_a[13] ),
        .I3(\addr_a[9] ),
        .O(\filter[fc][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFF00100000)) 
    \filter[fc][1]_i_1 
       (.I0(\cpu_data_debug[1]_INST_0_i_1_n_0 ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][10]_i_3_n_0 ),
        .I4(\filter[fc][2]_i_2_n_0 ),
        .I5(reg_fc[1]),
        .O(\filter_reg[fc][1] ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \filter[fc][2]_i_1 
       (.I0(\cpu_data_debug[6] [2]),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][10]_i_3_n_0 ),
        .I4(\filter[fc][2]_i_2_n_0 ),
        .I5(reg_fc[2]),
        .O(\filter_reg[fc][2] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \filter[fc][2]_i_2 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .O(\filter[fc][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \filter[off3]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\filter_reg[off3] ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \filter[res][3]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\addr_a[4] ),
        .I5(\filter[fc][10]_i_3_n_0 ),
        .O(\filter_reg[res][3] ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_enabled[7]_i_1 
       (.I0(\int_enabled[7]_i_2_n_0 ),
        .I1(\int_enabled[7]_i_3_n_0 ),
        .O(\int_enabled_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \int_enabled[7]_i_2 
       (.I0(\screen_control_1[7]_i_6_n_0 ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_primary_color_7_reg[7] ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .I5(\y_expand[7]_i_2_n_0 ),
        .O(\int_enabled[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_enabled[7]_i_3 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\screen_control_1[7]_i_7_n_0 ),
        .I2(\sprite_priority[7]_i_3_n_0 ),
        .I3(\sprite_multi_color_1[7]_i_3_n_0 ),
        .I4(\vic_inst/p_17_in ),
        .I5(\screen_control_1[7]_i_4_n_0 ),
        .O(\int_enabled[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0004)) 
    \int_mask[0]_i_1 
       (.I0(\slave_reg_0_reg[0]_0 ),
        .I1(\cpu_data_debug[7] ),
        .I2(\int_mask[4]_i_2_n_0 ),
        .I3(\slave_reg_4[7]_i_2_n_0 ),
        .I4(\int_mask_reg[0]_2 ),
        .O(\int_mask_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000100)) 
    \int_mask[0]_i_1__0 
       (.I0(runmode_i_3_n_0),
        .I1(\reg_1_6510_reg[2] ),
        .I2(\slave_reg_0_reg[0]_0 ),
        .I3(\cpu_data_debug[7] ),
        .I4(\int_mask[4]_i_2_n_0 ),
        .I5(\int_mask_reg[0]_1 ),
        .O(\int_mask_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFE0004)) 
    \int_mask[1]_i_1 
       (.I0(\cpu_data_debug[1]_INST_0_i_1_n_0 ),
        .I1(\cpu_data_debug[7] ),
        .I2(\int_mask[4]_i_2_n_0 ),
        .I3(\slave_reg_4[7]_i_2_n_0 ),
        .I4(\int_mask_reg[1]_2 ),
        .O(\int_mask_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000100)) 
    \int_mask[1]_i_1__0 
       (.I0(runmode_i_3_n_0),
        .I1(\reg_1_6510_reg[2] ),
        .I2(\cpu_data_debug[1]_INST_0_i_1_n_0 ),
        .I3(\cpu_data_debug[7] ),
        .I4(\int_mask[4]_i_2_n_0 ),
        .I5(\int_mask_reg[1]_1 ),
        .O(\int_mask_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000100)) 
    \int_mask[4]_i_1 
       (.I0(runmode_i_3_n_0),
        .I1(\reg_1_6510_reg[2] ),
        .I2(\int_mask_reg[4]_0 ),
        .I3(\cpu_data_debug[7] ),
        .I4(\int_mask[4]_i_2_n_0 ),
        .I5(\int_mask_reg[4]_2 ),
        .O(\int_mask_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_mask[4]_i_2 
       (.I0(\slave_reg_0_reg[0] ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(rom_out_reg_0),
        .I3(\sprite_0_xpos_reg[7] ),
        .O(\int_mask[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054000000)) 
    \int_stat[1]_i_2 
       (.I0(\int_mask[4]_i_2_n_0 ),
        .I1(\reg_1_6510_reg[2]_0 [1]),
        .I2(\reg_1_6510_reg[2]_0 [0]),
        .I3(\reg_1_6510_reg[2]_0 [2]),
        .I4(\reg_1_6510_reg[2] ),
        .I5(runmode_i_2__0_n_0),
        .O(\int_stat_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000054000000)) 
    \int_stat[4]_i_2 
       (.I0(\int_mask[4]_i_2_n_0 ),
        .I1(\reg_1_6510_reg[2]_0 [1]),
        .I2(\reg_1_6510_reg[2]_0 [0]),
        .I3(\reg_1_6510_reg[2]_0 [2]),
        .I4(\reg_1_6510_reg[2] ),
        .I5(runmode_i_3_n_0),
        .O(\int_stat_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_pointers[7]_i_1 
       (.I0(\mem_pointers[7]_i_2_n_0 ),
        .I1(\int_enabled[7]_i_3_n_0 ),
        .O(\mem_pointers_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \mem_pointers[7]_i_2 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\y_expand[7]_i_2_n_0 ),
        .I5(\screen_control_1[7]_i_6_n_0 ),
        .O(\mem_pointers[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \multi_color_mode[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\y_expand[7]_i_2_n_0 ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\sprite_primary_color_7_reg[7] ),
        .O(\multi_color_mode_reg[7] ));
  LUT6 #(
    .INIT(64'h5555555555551115)) 
    ram_reg_1_0_i_1
       (.I0(\clk_div_counter_cycle_reg[0] ),
        .I1(\reg_1_6510_reg[2]_0 [2]),
        .I2(\reg_1_6510_reg[2]_0 [0]),
        .I3(\reg_1_6510_reg[2]_0 [1]),
        .I4(\addr_a[13] ),
        .I5(ram_reg_1_7_i_5_n_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'h5555555555551115)) 
    ram_reg_1_3_i_1
       (.I0(\clk_div_counter_cycle_reg[0] ),
        .I1(\reg_1_6510_reg[2]_0 [2]),
        .I2(\reg_1_6510_reg[2]_0 [0]),
        .I3(\reg_1_6510_reg[2]_0 [1]),
        .I4(\addr_a[13] ),
        .I5(ram_reg_1_7_i_5_n_0),
        .O(ram_reg_0_5));
  LUT6 #(
    .INIT(64'h5555555555551115)) 
    ram_reg_1_5_i_1
       (.I0(\clk_div_counter_cycle_reg[0] ),
        .I1(\reg_1_6510_reg[2]_0 [2]),
        .I2(\reg_1_6510_reg[2]_0 [0]),
        .I3(\reg_1_6510_reg[2]_0 [1]),
        .I4(\addr_a[13] ),
        .I5(ram_reg_1_7_i_5_n_0),
        .O(ram_reg_1_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_1_7_i_1
       (.I0(\addr_a[3]_INST_0_i_1_n_0 ),
        .I1(\state_reg[5]_4 ),
        .I2(\addr_a[3]_INST_0_i_2_n_0 ),
        .I3(\state_reg[4] ),
        .I4(PC[3]),
        .O(rom_out_reg_0));
  LUT6 #(
    .INIT(64'h5555555555551115)) 
    ram_reg_1_7_i_3
       (.I0(\clk_div_counter_cycle_reg[0] ),
        .I1(\reg_1_6510_reg[2]_0 [2]),
        .I2(\reg_1_6510_reg[2]_0 [0]),
        .I3(\reg_1_6510_reg[2]_0 [1]),
        .I4(\addr_a[13] ),
        .I5(ram_reg_1_7_i_5_n_0),
        .O(p_0_in0_in));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_1_7_i_5
       (.I0(\addr_a[15]_INST_0_i_1_n_0 ),
        .I1(\addr_a[14]_INST_0_i_1_n_0 ),
        .I2(\addr_a[12] ),
        .O(ram_reg_1_7_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h80)) 
    raster_int_i_2
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_2_reg[7] ),
        .I2(\sprite_msb_x[7]_i_2_n_0 ),
        .O(raster_int_reg));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \rasterline_ref[7]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\screen_control_1[7]_i_6_n_0 ),
        .I3(\rasterline_ref[7]_i_3_n_0 ),
        .I4(\vic_inst/p_4_in ),
        .I5(\int_enabled[7]_i_3_n_0 ),
        .O(\rasterline_ref_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hF0335555)) 
    \rasterline_ref[7]_i_2 
       (.I0(PC[0]),
        .I1(\addr_a[0]_INST_0_i_2_n_0 ),
        .I2(\addr_a[0]_INST_0_i_3_n_0 ),
        .I3(\state_reg[5]_4 ),
        .I4(\state_reg[4] ),
        .O(\sprite_primary_color_7_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \rasterline_ref[7]_i_3 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\y_expand[7]_i_2_n_0 ),
        .O(\rasterline_ref[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \reg_1_6510[5]_i_1 
       (.I0(\reg_1_6510[5]_i_2_n_0 ),
        .I1(\addr_a[4] ),
        .I2(\addr_a[7] [3]),
        .I3(\addr_a[5] ),
        .I4(\addr_a[7] [4]),
        .I5(\reg_1_6510[5]_i_3_n_0 ),
        .O(\reg_1_6510_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \reg_1_6510[5]_i_2 
       (.I0(\slave_reg_0[7]_i_2_n_0 ),
        .I1(\reg_1_6510[5]_i_4_n_0 ),
        .I2(\addr_a[11]_INST_0_i_1_n_0 ),
        .I3(\addr_a[12] ),
        .I4(\addr_a[15]_INST_0_i_1_n_0 ),
        .I5(\addr_a[9] ),
        .O(\reg_1_6510[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_1_6510[5]_i_3 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_0_reg[0] ),
        .O(\reg_1_6510[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \reg_1_6510[5]_i_4 
       (.I0(\addr_a[8] ),
        .I1(\clk_div_counter_cycle_reg[0] ),
        .I2(\addr_a[13] ),
        .I3(\addr_a[14]_INST_0_i_1_n_0 ),
        .I4(\addr_a[10] ),
        .O(\reg_1_6510[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    runmode_i_1
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\slave_reg_0_reg[0] ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(rom_out_reg_0),
        .I4(runmode_i_2__0_n_0),
        .I5(\reg_1_6510_reg[2] ),
        .O(slave_reg_15));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    runmode_i_1__0
       (.I0(\slave_reg_0_reg[0] ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(rom_out_reg_0),
        .I4(runmode_i_2__0_n_0),
        .I5(\reg_1_6510_reg[2] ),
        .O(slave_reg_14));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    runmode_i_1__1
       (.I0(\reg_1_6510_reg[2] ),
        .I1(runmode_i_3_n_0),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(rom_out_reg_0),
        .O(slave_reg_15_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    runmode_i_1__2
       (.I0(\reg_1_6510_reg[2] ),
        .I1(runmode_i_3_n_0),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(rom_out_reg_0),
        .O(slave_reg_14_1));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    runmode_i_2__0
       (.I0(\addr_a[11]_INST_0_i_1_n_0 ),
        .I1(ram_reg_1_7_i_5_n_0),
        .I2(\addr_a[8] ),
        .I3(\addr_a[9] ),
        .I4(\addr_a[13] ),
        .I5(\addr_a[10] ),
        .O(runmode_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    runmode_i_3
       (.I0(\addr_a[11]_INST_0_i_1_n_0 ),
        .I1(ram_reg_1_7_i_5_n_0),
        .I2(\addr_a[9] ),
        .I3(\addr_a[13] ),
        .I4(\addr_a[10] ),
        .I5(\addr_a[8] ),
        .O(runmode_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \screen_control_1[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\screen_control_1[7]_i_3_n_0 ),
        .I2(\screen_control_1[7]_i_4_n_0 ),
        .I3(\vic_inst/p_4_in ),
        .I4(\screen_control_1[7]_i_6_n_0 ),
        .I5(\screen_control_1[7]_i_7_n_0 ),
        .O(\screen_control_1_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \screen_control_1[7]_i_2 
       (.I0(\addr_a[4] ),
        .I1(\screen_control_1[7]_i_8_n_0 ),
        .I2(\reg_1_6510_reg[2] ),
        .I3(\addr_a[11]_INST_0_i_1_n_0 ),
        .I4(ram_reg_1_7_i_5_n_0),
        .I5(\addr_a[5] ),
        .O(\screen_control_1[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \screen_control_1[7]_i_3 
       (.I0(\vic_inst/p_17_in ),
        .I1(\sprite_multi_color_1[7]_i_3_n_0 ),
        .I2(\sprite_priority[7]_i_3_n_0 ),
        .O(\screen_control_1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000008080808000)) 
    \screen_control_1[7]_i_4 
       (.I0(\addr_a[5] ),
        .I1(\screen_control_1[7]_i_9_n_0 ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .I5(\rasterline_ref_reg[7] ),
        .O(\screen_control_1[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \screen_control_1[7]_i_5 
       (.I0(\sprite_msb_x[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\sprite_priority[7]_i_2_n_0 ),
        .O(\vic_inst/p_4_in ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \screen_control_1[7]_i_6 
       (.I0(\addr_a[5] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\screen_control_1[7]_i_9_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .O(\screen_control_1[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA000000080001000)) 
    \screen_control_1[7]_i_7 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\addr_a[5] ),
        .I3(\screen_control_1[7]_i_9_n_0 ),
        .I4(\sprite_0_xpos_reg[7]_0 ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\screen_control_1[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \screen_control_1[7]_i_8 
       (.I0(\addr_a[13] ),
        .I1(\addr_a[10] ),
        .O(\screen_control_1[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \screen_control_1[7]_i_9 
       (.I0(ram_reg_1_7_i_5_n_0),
        .I1(\addr_a[11]_INST_0_i_1_n_0 ),
        .I2(\reg_1_6510_reg[2] ),
        .I3(\addr_a[13] ),
        .I4(\addr_a[10] ),
        .I5(\addr_a[4] ),
        .O(\screen_control_1[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \screen_control_2[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\screen_control_1[7]_i_6_n_0 ),
        .I2(\vic_inst/p_2_in ),
        .I3(\screen_control_2[7]_i_3_n_0 ),
        .I4(\screen_control_2[7]_i_4_n_0 ),
        .I5(\screen_control_1[7]_i_3_n_0 ),
        .O(\screen_control_2_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \screen_control_2[7]_i_2 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\rasterline_ref[7]_i_3_n_0 ),
        .O(\vic_inst/p_2_in ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h02080000)) 
    \screen_control_2[7]_i_3 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\y_expand[7]_i_2_n_0 ),
        .O(\screen_control_2[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \screen_control_2[7]_i_4 
       (.I0(\screen_control_1[7]_i_7_n_0 ),
        .I1(\screen_control_1[7]_i_4_n_0 ),
        .O(\screen_control_2[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00004000)) 
    \slave_reg_0[0]_i_1 
       (.I0(\slave_reg_0_reg[0]_0 ),
        .I1(\slave_reg_0[7]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\slave_reg_4[7]_i_2_n_0 ),
        .I5(cia_2_port_a[0]),
        .O(\slave_reg_0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00004000)) 
    \slave_reg_0[1]_i_1 
       (.I0(\cpu_data_debug[1]_INST_0_i_1_n_0 ),
        .I1(\slave_reg_0[7]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\slave_reg_4[7]_i_2_n_0 ),
        .I5(cia_2_port_a[1]),
        .O(\slave_reg_0_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \slave_reg_0[7]_i_1 
       (.I0(runmode_i_3_n_0),
        .I1(\reg_1_6510_reg[2] ),
        .I2(\slave_reg_0[7]_i_2_n_0 ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\slave_reg_0_reg[0] ),
        .O(\slave_reg_0_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \slave_reg_0[7]_i_2 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(rom_out_reg_0),
        .O(\slave_reg_0[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \slave_reg_2[7]_i_1 
       (.I0(\slave_reg_0[7]_i_2_n_0 ),
        .I1(\slave_reg_0_reg[0] ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\slave_reg_4[7]_i_2_n_0 ),
        .O(\slave_reg_2_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \slave_reg_2[7]_i_1__0 
       (.I0(runmode_i_3_n_0),
        .I1(\reg_1_6510_reg[2] ),
        .I2(\slave_reg_0[7]_i_2_n_0 ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\slave_reg_2_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \slave_reg_3[7]_i_1 
       (.I0(\slave_reg_0[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\slave_reg_4[7]_i_2_n_0 ),
        .O(\slave_reg_3_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \slave_reg_3[7]_i_1__0 
       (.I0(runmode_i_3_n_0),
        .I1(\reg_1_6510_reg[2] ),
        .I2(\slave_reg_0[7]_i_2_n_0 ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\slave_reg_0_reg[0] ),
        .O(\slave_reg_3_reg[7] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \slave_reg_4[7]_i_1 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(runmode_i_3_n_0),
        .I3(\reg_1_6510_reg[2] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .I5(\slave_reg_0_reg[0] ),
        .O(\slave_reg_4_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \slave_reg_4[7]_i_1__0 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\slave_reg_4[7]_i_2_n_0 ),
        .O(\slave_reg_4_reg[7]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \slave_reg_4[7]_i_2 
       (.I0(\reg_1_6510_reg[2] ),
        .I1(runmode_i_2__0_n_0),
        .O(\slave_reg_4[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slave_reg_5[7]_i_1 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(runmode_i_3_n_0),
        .I3(\reg_1_6510_reg[2] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .I5(\slave_reg_0_reg[0] ),
        .O(\slave_reg_5_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \slave_reg_5[7]_i_1__0 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\slave_reg_4[7]_i_2_n_0 ),
        .O(\slave_reg_5_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slave_reg_6[7]_i_1 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(runmode_i_3_n_0),
        .I3(\reg_1_6510_reg[2] ),
        .I4(\slave_reg_0_reg[0] ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\slave_reg_6_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \slave_reg_6[7]_i_1__0 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\slave_reg_0_reg[0] ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\slave_reg_4[7]_i_2_n_0 ),
        .O(\slave_reg_6_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \slave_reg_7[7]_i_1 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(runmode_i_3_n_0),
        .I3(\reg_1_6510_reg[2] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .I5(\slave_reg_0_reg[0] ),
        .O(\slave_reg_7_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \slave_reg_7[7]_i_1__0 
       (.I0(rom_out_reg_0),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\slave_reg_0_reg[0] ),
        .I4(\slave_reg_4[7]_i_2_n_0 ),
        .O(\slave_reg_7_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \sprite_0_xpos[7]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\screen_control_1[7]_i_2_n_0 ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\sprite_0_xpos_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sprite_0_xpos[7]_i_2 
       (.I0(\addr_a[3]_INST_0_i_1_n_0 ),
        .I1(\state_reg[5]_4 ),
        .I2(\addr_a[3]_INST_0_i_2_n_0 ),
        .I3(\state_reg[4] ),
        .I4(PC[3]),
        .O(\sprite_0_xpos_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \sprite_0_ypos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\screen_control_1[7]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \sprite_1_xpos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_1_xpos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \sprite_1_ypos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\rasterline_ref_reg[7] ),
        .O(\sprite_1_ypos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \sprite_2_xpos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\screen_control_1[7]_i_2_n_0 ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\sprite_2_xpos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \sprite_2_ypos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\screen_control_1[7]_i_2_n_0 ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(\sprite_0_xpos_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_2_ypos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \sprite_3_xpos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\rasterline_ref_reg[7] ),
        .O(\sprite_3_xpos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \sprite_3_ypos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\rasterline_ref_reg[7] ),
        .O(\sprite_3_ypos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sprite_4_xpos[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\rasterline_ref_reg[7] ),
        .O(\sprite_4_xpos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \sprite_4_ypos[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_4_ypos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \sprite_5_xpos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_5_xpos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \sprite_5_ypos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_5_ypos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \sprite_6_xpos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_6_xpos_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \sprite_6_ypos[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .I5(\sprite_msb_x[7]_i_4_n_0 ),
        .O(\sprite_6_ypos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \sprite_7_xpos[7]_i_1 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_7_xpos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \sprite_7_ypos[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\sprite_0_xpos_reg[7]_0 ),
        .O(\sprite_7_ypos_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \sprite_enabled[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_msb_x[7]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\rasterline_ref_reg[7] ),
        .O(\sprite_enabled_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \sprite_msb_x[7]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_msb_x[7]_i_2_n_0 ),
        .I4(\sprite_msb_x[7]_i_3_n_0 ),
        .I5(\sprite_msb_x[7]_i_4_n_0 ),
        .O(\sprite_msb_x_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \sprite_msb_x[7]_i_2 
       (.I0(\addr_a[4] ),
        .I1(\sprite_msb_x[7]_i_5_n_0 ),
        .I2(\addr_a[13] ),
        .I3(\addr_a[10] ),
        .I4(\addr_a[5] ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\sprite_msb_x[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sprite_msb_x[7]_i_3 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\rasterline_ref_reg[7] ),
        .O(\sprite_msb_x[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sprite_msb_x[7]_i_4 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .O(\sprite_msb_x[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \sprite_msb_x[7]_i_5 
       (.I0(\addr_a[12] ),
        .I1(\addr_a[14]_INST_0_i_1_n_0 ),
        .I2(\addr_a[15]_INST_0_i_1_n_0 ),
        .I3(\addr_a[11]_INST_0_i_1_n_0 ),
        .I4(\reg_1_6510_reg[2] ),
        .O(\sprite_msb_x[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \sprite_multi_color_0[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_multi_color_0[7]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_multi_color_0[7]_i_3_n_0 ),
        .I4(\sprite_priority[7]_i_3_n_0 ),
        .I5(\sprite_multi_color_0[7]_i_4_n_0 ),
        .O(\sprite_multi_color_0_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sprite_multi_color_0[7]_i_2 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_multi_color_0[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \sprite_multi_color_0[7]_i_3 
       (.I0(\addr_a[5] ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\addr_a[4] ),
        .I3(\addr_a[10] ),
        .I4(\addr_a[13] ),
        .I5(\sprite_msb_x[7]_i_5_n_0 ),
        .O(\sprite_multi_color_0[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00800800)) 
    \sprite_multi_color_0[7]_i_4 
       (.I0(\y_expand[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_multi_color_0[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \sprite_multi_color_1[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_priority[7]_i_3_n_0 ),
        .I2(\vic_inst/p_17_in ),
        .I3(\sprite_multi_color_1[7]_i_3_n_0 ),
        .O(\sprite_multi_color_1_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \sprite_multi_color_1[7]_i_2 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\screen_control_1[7]_i_9_n_0 ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\addr_a[5] ),
        .I5(\sprite_0_xpos_reg[7] ),
        .O(\vic_inst/p_17_in ));
  LUT6 #(
    .INIT(64'h00008800440000F0)) 
    \sprite_multi_color_1[7]_i_3 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\y_expand[7]_i_2_n_0 ),
        .I2(\sprite_multi_color_0[7]_i_3_n_0 ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_multi_color_1[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \sprite_primary_color_0[7]_i_1 
       (.I0(\sprite_msb_x[7]_i_3_n_0 ),
        .I1(\sprite_multi_color_1[7]_i_3_n_0 ),
        .I2(\vic_inst/p_17_in ),
        .I3(\vic_inst/p_16_in ),
        .I4(\sprite_priority[7]_i_3_n_0 ),
        .I5(\sprite_msb_x[7]_i_4_n_0 ),
        .O(\sprite_primary_color_0_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \sprite_primary_color_0[7]_i_2 
       (.I0(\sprite_multi_color_0[7]_i_2_n_0 ),
        .I1(\screen_control_1[7]_i_9_n_0 ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\addr_a[5] ),
        .I4(\sprite_0_xpos_reg[7] ),
        .O(\vic_inst/p_16_in ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \sprite_primary_color_1[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\vic_inst/p_16_in ),
        .I2(\sprite_primary_color_1[7]_i_2_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\screen_control_1[7]_i_3_n_0 ),
        .O(\sprite_primary_color_1_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sprite_primary_color_1[7]_i_2 
       (.I0(\sprite_multi_color_0[7]_i_3_n_0 ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_primary_color_1[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \sprite_primary_color_2[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_primary_color_2_reg[7] ),
        .I3(\sprite_multi_color_0[7]_i_3_n_0 ),
        .I4(\screen_control_1[7]_i_3_n_0 ),
        .I5(\sprite_primary_color_2[7]_i_3_n_0 ),
        .O(\sprite_primary_color_2_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sprite_primary_color_2[7]_i_2 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_primary_color_2_reg[7] ));
  LUT6 #(
    .INIT(64'h8000000000000400)) 
    \sprite_primary_color_2[7]_i_3 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\addr_a[5] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\screen_control_1[7]_i_9_n_0 ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_primary_color_2[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \sprite_primary_color_3[7]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\screen_control_1[7]_i_2_n_0 ),
        .I3(\sprite_primary_color_3[7]_i_2_n_0 ),
        .I4(\sprite_primary_color_3[7]_i_3_n_0 ),
        .I5(\screen_control_1[7]_i_3_n_0 ),
        .O(\sprite_primary_color_3_reg[7] ));
  LUT6 #(
    .INIT(64'h8080000000000020)) 
    \sprite_primary_color_3[7]_i_2 
       (.I0(\addr_a[5] ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\screen_control_1[7]_i_9_n_0 ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\sprite_0_xpos_reg[7]_0 ),
        .I5(\rasterline_ref_reg[7] ),
        .O(\sprite_primary_color_3[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \sprite_primary_color_3[7]_i_3 
       (.I0(\addr_a[5] ),
        .I1(\screen_control_1[7]_i_9_n_0 ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\sprite_0_xpos_reg[7] ),
        .O(\sprite_primary_color_3[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \sprite_primary_color_4[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\screen_control_1[7]_i_3_n_0 ),
        .I2(\vic_inst/p_12_in ),
        .I3(\screen_control_1[7]_i_7_n_0 ),
        .O(\sprite_primary_color_4_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \sprite_primary_color_4[7]_i_2 
       (.I0(\sprite_priority[7]_i_2_n_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\sprite_0_xpos_reg[7]_0 ),
        .I3(\screen_control_1[7]_i_9_n_0 ),
        .I4(\addr_a[5] ),
        .O(\vic_inst/p_12_in ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \sprite_primary_color_5[7]_i_1 
       (.I0(\sprite_primary_color_1[7]_i_2_n_0 ),
        .I1(\rasterline_ref_reg[7] ),
        .I2(\sprite_primary_color_5[7]_i_2_n_0 ),
        .O(\sprite_primary_color_5_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sprite_primary_color_5[7]_i_2 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\vic_inst/p_17_in ),
        .I2(\sprite_multi_color_1[7]_i_3_n_0 ),
        .I3(\sprite_priority[7]_i_3_n_0 ),
        .I4(\screen_control_1[7]_i_7_n_0 ),
        .O(\sprite_primary_color_5[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sprite_primary_color_6[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\screen_control_1[7]_i_3_n_0 ),
        .I2(\sprite_primary_color_6[7]_i_2_n_0 ),
        .O(\sprite_primary_color_6_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \sprite_primary_color_6[7]_i_2 
       (.I0(\sprite_0_xpos_reg[7] ),
        .I1(\sprite_0_xpos_reg[7]_0 ),
        .I2(\screen_control_1[7]_i_9_n_0 ),
        .I3(\addr_a[5] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .I5(\rasterline_ref_reg[7] ),
        .O(\sprite_primary_color_6[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000020A0)) 
    \sprite_primary_color_7[7]_i_1 
       (.I0(\sprite_primary_color_3[7]_i_3_n_0 ),
        .I1(\sprite_multi_color_0[7]_i_3_n_0 ),
        .I2(\sprite_primary_color_7_reg[7] ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\rasterline_ref_reg[7] ),
        .I5(\sprite_primary_color_5[7]_i_2_n_0 ),
        .O(\sprite_primary_color_7_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \sprite_priority[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_priority[7]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\y_expand[7]_i_2_n_0 ),
        .I5(\sprite_priority[7]_i_3_n_0 ),
        .O(\sprite_priority_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sprite_priority[7]_i_2 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_priority[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h400000D0)) 
    \sprite_priority[7]_i_3 
       (.I0(\sprite_0_xpos_reg[7]_0 ),
        .I1(\sprite_0_xpos_reg[7] ),
        .I2(\y_expand[7]_i_2_n_0 ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\sprite_primary_color_7_reg[7] ),
        .O(\sprite_priority[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF020000)) 
    \state[0]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(IRHOLD_valid_reg),
        .I3(\state[0]_i_3_n_0 ),
        .I4(\state[0]_i_4_n_0 ),
        .I5(\state_reg[5]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000000FDDFF)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(\state[0]_i_7__2_n_0 ),
        .I2(\state[0]_i_8__2_n_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_4 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\state[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \state[0]_i_7__2 
       (.I0(CO),
        .I1(store_reg),
        .I2(write_back_reg),
        .O(\state[0]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \state[0]_i_8__2 
       (.I0(Q[1]),
        .I1(DIHOLD),
        .I2(CO),
        .O(\state[0]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF70407060)) 
    \state[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\state_reg[3]_0 ),
        .I3(Q[1]),
        .I4(IRHOLD_valid_reg_0),
        .I5(\state[1]_i_5_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h030000AACCCC00AA)) 
    \state[1]_i_5 
       (.I0(\state[1]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h55777555)) 
    \state[1]_i_6 
       (.I0(\state[3]_i_6_n_0 ),
        .I1(Q[2]),
        .I2(write_back_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \state[3]_i_10 
       (.I0(CO),
        .I1(DIHOLD),
        .O(\state[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCDDCCCCCCDDFC)) 
    \state[3]_i_2 
       (.I0(\state_reg[0]_1 ),
        .I1(\state[3]_i_5_n_0 ),
        .I2(\state[3]_i_6_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\state[3]_i_7_n_0 ),
        .O(\state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7555500000000)) 
    \state[3]_i_5 
       (.I0(\state[4]_i_4_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCD1FFD1FFFFFFFF)) 
    \state[3]_i_6 
       (.I0(write_back_reg),
        .I1(Q[0]),
        .I2(Z_reg_0),
        .I3(Q[1]),
        .I4(\state[3]_i_10_n_0 ),
        .I5(Q[2]),
        .O(\state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F0E0F0F0F000F0F)) 
    \state[3]_i_7 
       (.I0(CO),
        .I1(store_reg),
        .I2(Q[2]),
        .I3(write_back_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\state[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F00EFAAAAAA)) 
    \state[4]_i_1 
       (.I0(\state_reg[4]_2 ),
        .I1(\state_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(\state[4]_i_4_n_0 ),
        .I5(Q[5]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDDCDDDD)) 
    \state[4]_i_4 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(CO),
        .I3(store_reg),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\state[4]_i_4_n_0 ));
  MUXF7 \state_reg[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state_reg[4]_4 ),
        .O(D[1]),
        .S(Q[5]));
  MUXF7 \state_reg[3]_i_1 
       (.I0(\state[3]_i_2_n_0 ),
        .I1(\state_reg[4]_3 ),
        .O(D[2]),
        .S(Q[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \v[0][atk][3]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\filter[fc][10]_i_3_n_0 ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][2]_i_2_n_0 ),
        .O(\v_reg[0][atk][0] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \v[0][freq][15]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\filter[fc][10]_i_3_n_0 ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][2]_i_2_n_0 ),
        .O(\v_reg[0][freq][8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \v[0][freq][7]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\filter[fc][10]_i_3_n_0 ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][2]_i_2_n_0 ),
        .O(\v_reg[0][freq][8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \v[0][noise]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\filter[fc][10]_i_3_n_0 ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][2]_i_2_n_0 ),
        .O(v1_out));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \v[0][pw][11]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[0][pw][8] [1]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \v[0][pw][7]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[0][pw][8] [0]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \v[0][stn][3]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[0][stn][0] ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \v[1][atk][3]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[1][atk][0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \v[1][freq][15]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[1][freq][8] [1]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \v[1][freq][7]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[1][freq][8] [0]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \v[1][noise]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(v7_out));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \v[1][pw][11]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[1][pw][8] [1]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \v[1][pw][7]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[1][pw][8] [0]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \v[1][stn][3]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[1][stn][0] ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \v[2][atk][3]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\addr_a[4] ),
        .I5(\filter[fc][10]_i_3_n_0 ),
        .O(\v_reg[2][atk][0] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \v[2][freq][15]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[2][freq][8] [1]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \v[2][freq][7]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(\v_reg[2][freq][8] [0]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \v[2][noise]_i_1 
       (.I0(\addr_a[3] ),
        .I1(\filter[fc][10]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\rasterline_ref_reg[7] ),
        .I4(\filter[fc][10]_i_3_n_0 ),
        .I5(\addr_a[4] ),
        .O(v4_out));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \v[2][pw][11]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\addr_a[4] ),
        .I2(\filter[fc][10]_i_3_n_0 ),
        .I3(\filter[fc][2]_i_2_n_0 ),
        .O(\v_reg[2][pw][8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \v[2][pw][7]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\filter[fc][10]_i_3_n_0 ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][2]_i_2_n_0 ),
        .O(\v_reg[2][pw][8] [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \v[2][stn][3]_i_1 
       (.I0(\rasterline_ref_reg[7] ),
        .I1(\filter[fc][10]_i_3_n_0 ),
        .I2(\addr_a[4] ),
        .I3(\filter[fc][2]_i_2_n_0 ),
        .O(\v_reg[2][stn][0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \x_expand[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\sprite_primary_color_7_reg[7] ),
        .I2(\rasterline_ref_reg[7] ),
        .I3(\sprite_0_xpos_reg[7]_0 ),
        .I4(\sprite_msb_x[7]_i_2_n_0 ),
        .O(\x_expand_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \y_expand[7]_i_1 
       (.I0(\screen_control_1[7]_i_2_n_0 ),
        .I1(\y_expand[7]_i_2_n_0 ),
        .I2(\sprite_0_xpos_reg[7] ),
        .I3(\sprite_primary_color_7_reg[7] ),
        .I4(\sprite_0_xpos_reg[7]_0 ),
        .I5(\rasterline_ref_reg[7] ),
        .O(\y_expand_reg[7] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \y_expand[7]_i_2 
       (.I0(\addr_a[5] ),
        .I1(\screen_control_1[7]_i_8_n_0 ),
        .I2(\reg_1_6510_reg[2] ),
        .I3(\addr_a[11]_INST_0_i_1_n_0 ),
        .I4(ram_reg_1_7_i_5_n_0),
        .I5(\addr_a[4] ),
        .O(\y_expand[7]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "MOS6581" *) 
module design_1_block_test_0_0_MOS6581
   (reg_fc,
    audio_out,
    SS,
    clk,
    \PC_reg[3] ,
    D,
    \filter_reg[fc][2]_0 ,
    \filter_reg[fc][1]_0 ,
    \filter_reg[fc][0]_0 ,
    E,
    v1_out,
    v7_out,
    v4_out,
    \PC_reg[3]_0 ,
    \PC_reg[3]_1 ,
    \PC_reg[3]_2 ,
    \PC_reg[2] ,
    \PC_reg[2]_0 ,
    \PC_reg[2]_1 ,
    \PC_reg[3]_3 ,
    \PC_reg[3]_4 ,
    \PC_reg[3]_5 ,
    \PC_reg[3]_6 ,
    \PC_reg[3]_7 ,
    \PC_reg[3]_8 ,
    \PC_reg[2]_2 );
  output [2:0]reg_fc;
  output [15:0]audio_out;
  input [0:0]SS;
  input clk;
  input \PC_reg[3] ;
  input [7:0]D;
  input \filter_reg[fc][2]_0 ;
  input \filter_reg[fc][1]_0 ;
  input \filter_reg[fc][0]_0 ;
  input [0:0]E;
  input v1_out;
  input v7_out;
  input v4_out;
  input [0:0]\PC_reg[3]_0 ;
  input [1:0]\PC_reg[3]_1 ;
  input [1:0]\PC_reg[3]_2 ;
  input [1:0]\PC_reg[2] ;
  input [1:0]\PC_reg[2]_0 ;
  input [0:0]\PC_reg[2]_1 ;
  input [0:0]\PC_reg[3]_3 ;
  input [1:0]\PC_reg[3]_4 ;
  input [1:0]\PC_reg[3]_5 ;
  input [0:0]\PC_reg[3]_6 ;
  input [0:0]\PC_reg[3]_7 ;
  input [0:0]\PC_reg[3]_8 ;
  input [0:0]\PC_reg[2]_2 ;

  wire [11:0]A;
  wire [11:0]A_1;
  wire [11:0]A_6;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]\PC_reg[2] ;
  wire [1:0]\PC_reg[2]_0 ;
  wire [0:0]\PC_reg[2]_1 ;
  wire [0:0]\PC_reg[2]_2 ;
  wire \PC_reg[3] ;
  wire [0:0]\PC_reg[3]_0 ;
  wire [1:0]\PC_reg[3]_1 ;
  wire [1:0]\PC_reg[3]_2 ;
  wire [0:0]\PC_reg[3]_3 ;
  wire [1:0]\PC_reg[3]_4 ;
  wire [1:0]\PC_reg[3]_5 ;
  wire [0:0]\PC_reg[3]_6 ;
  wire [0:0]\PC_reg[3]_7 ;
  wire [0:0]\PC_reg[3]_8 ;
  wire [0:0]SS;
  wire acc_23_delay;
  wire [23:0]acc_next0;
  wire [23:0]acc_next0_7;
  wire acc_next1;
  wire acc_next1_2;
  wire [15:0]audio_out;
  wire \audio_out[15]_i_121_n_0 ;
  wire \audio_out[15]_i_129_n_0 ;
  wire \audio_out[15]_i_150_n_0 ;
  wire clk;
  wire filt_n_0;
  wire filt_n_2;
  wire \filter_reg[bp_n_0_] ;
  wire \filter_reg[fc][0]_0 ;
  wire \filter_reg[fc][1]_0 ;
  wire \filter_reg[fc][2]_0 ;
  wire \filter_reg[fc_n_0_][10] ;
  wire \filter_reg[fc_n_0_][3] ;
  wire \filter_reg[fc_n_0_][4] ;
  wire \filter_reg[fc_n_0_][5] ;
  wire \filter_reg[fc_n_0_][6] ;
  wire \filter_reg[fc_n_0_][7] ;
  wire \filter_reg[fc_n_0_][8] ;
  wire \filter_reg[fc_n_0_][9] ;
  wire \filter_reg[filt_n_0_][0] ;
  wire \filter_reg[filt_n_0_][1] ;
  wire \filter_reg[filt_n_0_][2] ;
  wire \filter_reg[hp_n_0_] ;
  wire \filter_reg[lp_n_0_] ;
  wire \filter_reg[off_n_0_3] ;
  wire \filter_reg[res_n_0_][0] ;
  wire \filter_reg[res_n_0_][1] ;
  wire \filter_reg[res_n_0_][2] ;
  wire \filter_reg[res_n_0_][3] ;
  wire \filter_reg[vol_n_0_][0] ;
  wire \filter_reg[vol_n_0_][1] ;
  wire \filter_reg[vol_n_0_][2] ;
  wire \filter_reg[vol_n_0_][3] ;
  wire [1:1]low_reg;
  wire [3:3]out0_in;
  wire [3:3]out0_in_4;
  wire [3:3]out0_in_9;
  wire [12:0]out_filt0;
  wire [12:0]out_next0;
  wire [1:1]p_3_in;
  wire p_7_in;
  wire p_7_in_0;
  wire p_7_in_5;
  wire [2:0]reg_fc;
  wire sync_2_delay;
  wire v1_out;
  wire v4_out;
  wire v7_out;
  wire [23:23]\v[0][acc] ;
  wire [11:0]\v[0][out] ;
  wire [23:19]\v[1][acc] ;
  wire [11:0]\v[1][out] ;
  wire [23:23]\v[2][acc] ;
  wire [11:0]\v[2][out] ;
  wire \v_reg[0][atk_n_0_][0] ;
  wire \v_reg[0][atk_n_0_][1] ;
  wire \v_reg[0][atk_n_0_][2] ;
  wire \v_reg[0][atk_n_0_][3] ;
  wire \v_reg[0][dcy_n_0_][0] ;
  wire \v_reg[0][dcy_n_0_][1] ;
  wire \v_reg[0][dcy_n_0_][2] ;
  wire \v_reg[0][dcy_n_0_][3] ;
  wire \v_reg[0][freq_n_0_][0] ;
  wire \v_reg[0][freq_n_0_][10] ;
  wire \v_reg[0][freq_n_0_][11] ;
  wire \v_reg[0][freq_n_0_][12] ;
  wire \v_reg[0][freq_n_0_][13] ;
  wire \v_reg[0][freq_n_0_][14] ;
  wire \v_reg[0][freq_n_0_][15] ;
  wire \v_reg[0][freq_n_0_][1] ;
  wire \v_reg[0][freq_n_0_][2] ;
  wire \v_reg[0][freq_n_0_][3] ;
  wire \v_reg[0][freq_n_0_][4] ;
  wire \v_reg[0][freq_n_0_][5] ;
  wire \v_reg[0][freq_n_0_][6] ;
  wire \v_reg[0][freq_n_0_][7] ;
  wire \v_reg[0][freq_n_0_][8] ;
  wire \v_reg[0][freq_n_0_][9] ;
  wire \v_reg[0][gate_n_0_] ;
  wire \v_reg[0][noise_n_0_] ;
  wire \v_reg[0][pulse_n_0_] ;
  wire \v_reg[0][pw_n_0_][0] ;
  wire \v_reg[0][pw_n_0_][10] ;
  wire \v_reg[0][pw_n_0_][11] ;
  wire \v_reg[0][pw_n_0_][1] ;
  wire \v_reg[0][pw_n_0_][2] ;
  wire \v_reg[0][pw_n_0_][3] ;
  wire \v_reg[0][pw_n_0_][4] ;
  wire \v_reg[0][pw_n_0_][5] ;
  wire \v_reg[0][pw_n_0_][6] ;
  wire \v_reg[0][pw_n_0_][7] ;
  wire \v_reg[0][pw_n_0_][8] ;
  wire \v_reg[0][pw_n_0_][9] ;
  wire \v_reg[0][ring_n_0_] ;
  wire \v_reg[0][rls_n_0_][0] ;
  wire \v_reg[0][rls_n_0_][1] ;
  wire \v_reg[0][rls_n_0_][2] ;
  wire \v_reg[0][rls_n_0_][3] ;
  wire \v_reg[0][saw_n_0_] ;
  wire \v_reg[0][stn_n_0_][0] ;
  wire \v_reg[0][stn_n_0_][1] ;
  wire \v_reg[0][stn_n_0_][2] ;
  wire \v_reg[0][stn_n_0_][3] ;
  wire \v_reg[0][sync_n_0_] ;
  wire \v_reg[0][test_n_0_] ;
  wire \v_reg[0][triangle_n_0_] ;
  wire \v_reg[1][atk_n_0_][0] ;
  wire \v_reg[1][atk_n_0_][1] ;
  wire \v_reg[1][atk_n_0_][2] ;
  wire \v_reg[1][atk_n_0_][3] ;
  wire \v_reg[1][dcy_n_0_][0] ;
  wire \v_reg[1][dcy_n_0_][1] ;
  wire \v_reg[1][dcy_n_0_][2] ;
  wire \v_reg[1][dcy_n_0_][3] ;
  wire \v_reg[1][freq_n_0_][0] ;
  wire \v_reg[1][freq_n_0_][10] ;
  wire \v_reg[1][freq_n_0_][11] ;
  wire \v_reg[1][freq_n_0_][12] ;
  wire \v_reg[1][freq_n_0_][13] ;
  wire \v_reg[1][freq_n_0_][14] ;
  wire \v_reg[1][freq_n_0_][15] ;
  wire \v_reg[1][freq_n_0_][1] ;
  wire \v_reg[1][freq_n_0_][2] ;
  wire \v_reg[1][freq_n_0_][3] ;
  wire \v_reg[1][freq_n_0_][4] ;
  wire \v_reg[1][freq_n_0_][5] ;
  wire \v_reg[1][freq_n_0_][6] ;
  wire \v_reg[1][freq_n_0_][7] ;
  wire \v_reg[1][freq_n_0_][8] ;
  wire \v_reg[1][freq_n_0_][9] ;
  wire \v_reg[1][gate_n_0_] ;
  wire \v_reg[1][noise_n_0_] ;
  wire \v_reg[1][pulse_n_0_] ;
  wire \v_reg[1][pw_n_0_][0] ;
  wire \v_reg[1][pw_n_0_][10] ;
  wire \v_reg[1][pw_n_0_][11] ;
  wire \v_reg[1][pw_n_0_][1] ;
  wire \v_reg[1][pw_n_0_][2] ;
  wire \v_reg[1][pw_n_0_][3] ;
  wire \v_reg[1][pw_n_0_][4] ;
  wire \v_reg[1][pw_n_0_][5] ;
  wire \v_reg[1][pw_n_0_][6] ;
  wire \v_reg[1][pw_n_0_][7] ;
  wire \v_reg[1][pw_n_0_][8] ;
  wire \v_reg[1][pw_n_0_][9] ;
  wire \v_reg[1][ring_n_0_] ;
  wire \v_reg[1][rls_n_0_][0] ;
  wire \v_reg[1][rls_n_0_][1] ;
  wire \v_reg[1][rls_n_0_][2] ;
  wire \v_reg[1][rls_n_0_][3] ;
  wire \v_reg[1][saw_n_0_] ;
  wire \v_reg[1][stn_n_0_][0] ;
  wire \v_reg[1][stn_n_0_][1] ;
  wire \v_reg[1][stn_n_0_][2] ;
  wire \v_reg[1][stn_n_0_][3] ;
  wire \v_reg[1][sync_n_0_] ;
  wire \v_reg[1][test_n_0_] ;
  wire \v_reg[1][triangle_n_0_] ;
  wire \v_reg[2][atk_n_0_][0] ;
  wire \v_reg[2][atk_n_0_][1] ;
  wire \v_reg[2][atk_n_0_][2] ;
  wire \v_reg[2][atk_n_0_][3] ;
  wire \v_reg[2][dcy_n_0_][0] ;
  wire \v_reg[2][dcy_n_0_][1] ;
  wire \v_reg[2][dcy_n_0_][2] ;
  wire \v_reg[2][dcy_n_0_][3] ;
  wire \v_reg[2][freq_n_0_][0] ;
  wire \v_reg[2][freq_n_0_][10] ;
  wire \v_reg[2][freq_n_0_][11] ;
  wire \v_reg[2][freq_n_0_][12] ;
  wire \v_reg[2][freq_n_0_][13] ;
  wire \v_reg[2][freq_n_0_][14] ;
  wire \v_reg[2][freq_n_0_][15] ;
  wire \v_reg[2][freq_n_0_][1] ;
  wire \v_reg[2][freq_n_0_][2] ;
  wire \v_reg[2][freq_n_0_][3] ;
  wire \v_reg[2][freq_n_0_][4] ;
  wire \v_reg[2][freq_n_0_][5] ;
  wire \v_reg[2][freq_n_0_][6] ;
  wire \v_reg[2][freq_n_0_][7] ;
  wire \v_reg[2][freq_n_0_][8] ;
  wire \v_reg[2][freq_n_0_][9] ;
  wire \v_reg[2][gate_n_0_] ;
  wire \v_reg[2][noise_n_0_] ;
  wire \v_reg[2][pulse_n_0_] ;
  wire \v_reg[2][pw_n_0_][0] ;
  wire \v_reg[2][pw_n_0_][10] ;
  wire \v_reg[2][pw_n_0_][11] ;
  wire \v_reg[2][pw_n_0_][1] ;
  wire \v_reg[2][pw_n_0_][2] ;
  wire \v_reg[2][pw_n_0_][3] ;
  wire \v_reg[2][pw_n_0_][4] ;
  wire \v_reg[2][pw_n_0_][5] ;
  wire \v_reg[2][pw_n_0_][6] ;
  wire \v_reg[2][pw_n_0_][7] ;
  wire \v_reg[2][pw_n_0_][8] ;
  wire \v_reg[2][pw_n_0_][9] ;
  wire \v_reg[2][ring_n_0_] ;
  wire \v_reg[2][rls_n_0_][0] ;
  wire \v_reg[2][rls_n_0_][1] ;
  wire \v_reg[2][rls_n_0_][2] ;
  wire \v_reg[2][rls_n_0_][3] ;
  wire \v_reg[2][saw_n_0_] ;
  wire \v_reg[2][stn_n_0_][0] ;
  wire \v_reg[2][stn_n_0_][1] ;
  wire \v_reg[2][stn_n_0_][2] ;
  wire \v_reg[2][stn_n_0_][3] ;
  wire \v_reg[2][sync_n_0_] ;
  wire \v_reg[2][test_n_0_] ;
  wire \v_reg[2][triangle_n_0_] ;
  wire \voice[0].acc_n_0 ;
  wire \voice[0].acc_n_1 ;
  wire \voice[0].acc_n_10 ;
  wire \voice[0].acc_n_11 ;
  wire \voice[0].acc_n_12 ;
  wire \voice[0].acc_n_13 ;
  wire \voice[0].acc_n_14 ;
  wire \voice[0].acc_n_15 ;
  wire \voice[0].acc_n_16 ;
  wire \voice[0].acc_n_17 ;
  wire \voice[0].acc_n_18 ;
  wire \voice[0].acc_n_19 ;
  wire \voice[0].acc_n_20 ;
  wire \voice[0].acc_n_21 ;
  wire \voice[0].acc_n_22 ;
  wire \voice[0].acc_n_23 ;
  wire \voice[0].acc_n_24 ;
  wire \voice[0].acc_n_25 ;
  wire \voice[0].acc_n_26 ;
  wire \voice[0].acc_n_27 ;
  wire \voice[0].acc_n_28 ;
  wire \voice[0].acc_n_3 ;
  wire \voice[0].acc_n_42 ;
  wire \voice[0].acc_n_5 ;
  wire \voice[0].acc_n_6 ;
  wire \voice[0].acc_n_7 ;
  wire \voice[0].acc_n_8 ;
  wire \voice[0].acc_n_9 ;
  wire \voice[0].env_n_0 ;
  wire \voice[0].wave_n_11 ;
  wire \voice[0].wave_n_13 ;
  wire \voice[0].wave_n_14 ;
  wire \voice[0].wave_n_15 ;
  wire \voice[0].wave_n_16 ;
  wire \voice[0].wave_n_17 ;
  wire \voice[0].wave_n_18 ;
  wire \voice[0].wave_n_19 ;
  wire \voice[0].wave_n_20 ;
  wire \voice[0].wave_n_21 ;
  wire \voice[0].wave_n_22 ;
  wire \voice[0].wave_n_23 ;
  wire \voice[0].wave_n_24 ;
  wire \voice[0].wave_n_25 ;
  wire \voice[0].wave_n_26 ;
  wire \voice[0].wave_n_27 ;
  wire \voice[0].wave_n_28 ;
  wire \voice[0].wave_n_29 ;
  wire \voice[0].wave_n_30 ;
  wire \voice[0].wave_n_31 ;
  wire \voice[0].wave_n_32 ;
  wire \voice[0].wave_n_33 ;
  wire \voice[0].wave_n_34 ;
  wire \voice[0].wave_n_35 ;
  wire \voice[0].wave_n_36 ;
  wire \voice[0].wave_n_37 ;
  wire \voice[0].wave_n_38 ;
  wire \voice[0].wave_n_39 ;
  wire \voice[0].wave_n_40 ;
  wire \voice[0].wave_n_41 ;
  wire \voice[0].wave_n_42 ;
  wire \voice[0].wave_n_43 ;
  wire \voice[0].wave_n_44 ;
  wire \voice[0].wave_n_45 ;
  wire \voice[0].wave_n_46 ;
  wire \voice[0].wave_n_47 ;
  wire \voice[0].wave_n_48 ;
  wire \voice[0].wave_n_49 ;
  wire \voice[0].wave_n_50 ;
  wire \voice[0].wave_n_51 ;
  wire \voice[0].wave_n_52 ;
  wire \voice[0].wave_n_53 ;
  wire \voice[0].wave_n_54 ;
  wire \voice[0].wave_n_55 ;
  wire \voice[0].wave_n_56 ;
  wire \voice[0].wave_n_57 ;
  wire \voice[0].wave_n_58 ;
  wire \voice[0].wave_n_59 ;
  wire \voice[0].wave_n_60 ;
  wire \voice[0].wave_n_61 ;
  wire \voice[0].wave_n_62 ;
  wire \voice[0].wave_n_63 ;
  wire \voice[0].wave_n_64 ;
  wire \voice[0].wave_n_65 ;
  wire \voice[0].wave_n_66 ;
  wire \voice[0].wave_n_67 ;
  wire \voice[0].wave_n_68 ;
  wire \voice[0].wave_n_69 ;
  wire \voice[0].wave_n_70 ;
  wire \voice[0].wave_n_71 ;
  wire \voice[0].wave_n_72 ;
  wire \voice[0].wave_n_73 ;
  wire \voice[0].wave_n_74 ;
  wire \voice[0].wave_n_75 ;
  wire \voice[0].wave_n_76 ;
  wire \voice[1].acc_n_0 ;
  wire \voice[1].acc_n_1 ;
  wire \voice[1].acc_n_10 ;
  wire \voice[1].acc_n_11 ;
  wire \voice[1].acc_n_12 ;
  wire \voice[1].acc_n_13 ;
  wire \voice[1].acc_n_14 ;
  wire \voice[1].acc_n_15 ;
  wire \voice[1].acc_n_16 ;
  wire \voice[1].acc_n_17 ;
  wire \voice[1].acc_n_18 ;
  wire \voice[1].acc_n_19 ;
  wire \voice[1].acc_n_20 ;
  wire \voice[1].acc_n_21 ;
  wire \voice[1].acc_n_22 ;
  wire \voice[1].acc_n_23 ;
  wire \voice[1].acc_n_24 ;
  wire \voice[1].acc_n_25 ;
  wire \voice[1].acc_n_3 ;
  wire \voice[1].acc_n_4 ;
  wire \voice[1].acc_n_5 ;
  wire \voice[1].acc_n_6 ;
  wire \voice[1].acc_n_65 ;
  wire \voice[1].acc_n_7 ;
  wire \voice[1].acc_n_8 ;
  wire \voice[1].acc_n_9 ;
  wire \voice[1].env_n_0 ;
  wire \voice[2].acc_n_0 ;
  wire \voice[2].acc_n_1 ;
  wire \voice[2].acc_n_27 ;
  wire \voice[2].env_n_0 ;
  wire voice_gate__0_n_0;
  wire voice_gate__1_n_0;
  wire voice_gate_n_0;
  wire voice_s_0_n_0;
  wire voice_s_1_n_0;
  wire voice_s_2_n_0;
  wire voice_s_3_n_0;
  wire voice_s_4_n_0;
  wire voice_s_5_n_0;
  wire voice_s_6_n_0;
  wire voice_s_7_n_0;
  wire voice_s_n_0;
  wire [7:0]vol_next__0;
  wire [7:0]vol_next__0_3;
  wire [7:0]vol_next__0_8;

  FDRE acc_23_delay_reg
       (.C(clk),
        .CE(1'b1),
        .D(\v[2][acc] ),
        .Q(acc_23_delay),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \audio_out[15]_i_121 
       (.I0(\filter_reg[off_n_0_3] ),
        .I1(\filter_reg[filt_n_0_][2] ),
        .O(\audio_out[15]_i_121_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h222F2220)) 
    \audio_out[15]_i_129 
       (.I0(out_next0[12]),
        .I1(\filter_reg[filt_n_0_][1] ),
        .I2(\filter_reg[off_n_0_3] ),
        .I3(\filter_reg[filt_n_0_][2] ),
        .I4(\voice[0].wave_n_50 ),
        .O(\audio_out[15]_i_129_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \audio_out[15]_i_150 
       (.I0(out_next0[12]),
        .I1(\filter_reg[filt_n_0_][1] ),
        .O(\audio_out[15]_i_150_n_0 ));
  design_1_block_test_0_0_sid_filter filt
       (.B({\filter_reg[fc_n_0_][5] ,\filter_reg[fc_n_0_][4] ,\filter_reg[fc_n_0_][3] ,reg_fc}),
        .CO(\voice[0].wave_n_49 ),
        .DI({\voice[0].wave_n_51 ,\voice[0].wave_n_52 }),
        .O({\voice[0].wave_n_42 ,\voice[0].wave_n_43 ,\voice[0].wave_n_44 ,\voice[0].wave_n_45 }),
        .P(filt_n_0),
        .Q({\filter_reg[res_n_0_][3] ,\filter_reg[res_n_0_][2] ,\filter_reg[res_n_0_][1] ,\filter_reg[res_n_0_][0] }),
        .SS(SS),
        .audio_out(audio_out),
        .clk(clk),
        .\filter_reg[bp] (\filter_reg[bp_n_0_] ),
        .\filter_reg[fc][10] (\filter_reg[fc_n_0_][10] ),
        .\filter_reg[fc][6] (\filter_reg[fc_n_0_][6] ),
        .\filter_reg[fc][7] (\filter_reg[fc_n_0_][7] ),
        .\filter_reg[fc][8] (\filter_reg[fc_n_0_][8] ),
        .\filter_reg[fc][9] (\filter_reg[fc_n_0_][9] ),
        .\filter_reg[filt][1] (\voice[0].wave_n_14 ),
        .\filter_reg[filt][1]_0 (\voice[0].wave_n_50 ),
        .\filter_reg[filt][1]_1 (\audio_out[15]_i_129_n_0 ),
        .\filter_reg[filt][1]_2 (\voice[0].wave_n_13 ),
        .\filter_reg[filt][2] ({\filter_reg[filt_n_0_][2] ,\filter_reg[filt_n_0_][1] ,\filter_reg[filt_n_0_][0] }),
        .\filter_reg[hp] (\filter_reg[hp_n_0_] ),
        .\filter_reg[lp] (\filter_reg[lp_n_0_] ),
        .\filter_reg[off3] (\filter_reg[off_n_0_3] ),
        .\filter_reg[off3]_0 (\audio_out[15]_i_121_n_0 ),
        .\filter_reg[vol][3] ({\filter_reg[vol_n_0_][3] ,\filter_reg[vol_n_0_][2] ,\filter_reg[vol_n_0_][1] ,\filter_reg[vol_n_0_][0] }),
        .low5_0(filt_n_2),
        .\low_reg[3]_0 (low_reg),
        .out({\v[0][out] [11:2],\v[0][out] [0]}),
        .out1(\v[2][out] ),
        .out1_0(\voice[0].wave_n_47 ),
        .out1_1(\voice[0].wave_n_22 ),
        .out1_10(\voice[0].wave_n_40 ),
        .out1_11(\voice[0].wave_n_46 ),
        .out1_12(out_next0[12]),
        .out1_13(\voice[0].wave_n_15 ),
        .out1_14(\voice[0].wave_n_48 ),
        .out1_15(\voice[0].wave_n_16 ),
        .out1_16(\voice[0].wave_n_41 ),
        .out1_17(\voice[0].wave_n_39 ),
        .out1_18(\voice[0].wave_n_37 ),
        .out1_19(\voice[0].wave_n_35 ),
        .out1_2({\voice[0].wave_n_18 ,\voice[0].wave_n_19 ,\voice[0].wave_n_20 ,\voice[0].wave_n_21 }),
        .out1_20(\voice[0].wave_n_29 ),
        .out1_21(\voice[0].wave_n_27 ),
        .out1_22(\voice[0].wave_n_25 ),
        .out1_23(\voice[0].wave_n_23 ),
        .out1_24(\voice[0].wave_n_17 ),
        .out1_3(\voice[0].wave_n_24 ),
        .out1_4(\voice[0].wave_n_26 ),
        .out1_5(\voice[0].wave_n_28 ),
        .out1_6(\voice[0].wave_n_34 ),
        .out1_7({\voice[0].wave_n_30 ,\voice[0].wave_n_31 ,\voice[0].wave_n_32 ,\voice[0].wave_n_33 }),
        .out1_8(\voice[0].wave_n_36 ),
        .out1_9(\voice[0].wave_n_38 ),
        .out_filt0({out_filt0[12:2],out_filt0[0]}),
        .p_3_in(p_3_in));
  FDRE \filter_reg[bp] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\filter_reg[bp_n_0_] ),
        .R(1'b0));
  FDRE \filter_reg[fc][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\filter_reg[fc][0]_0 ),
        .Q(reg_fc[0]),
        .R(1'b0));
  FDRE \filter_reg[fc][10] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[7]),
        .Q(\filter_reg[fc_n_0_][10] ),
        .R(1'b0));
  FDRE \filter_reg[fc][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\filter_reg[fc][1]_0 ),
        .Q(reg_fc[1]),
        .R(1'b0));
  FDRE \filter_reg[fc][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\filter_reg[fc][2]_0 ),
        .Q(reg_fc[2]),
        .R(1'b0));
  FDRE \filter_reg[fc][3] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[0]),
        .Q(\filter_reg[fc_n_0_][3] ),
        .R(1'b0));
  FDRE \filter_reg[fc][4] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[1]),
        .Q(\filter_reg[fc_n_0_][4] ),
        .R(1'b0));
  FDRE \filter_reg[fc][5] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[2]),
        .Q(\filter_reg[fc_n_0_][5] ),
        .R(1'b0));
  FDRE \filter_reg[fc][6] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[3]),
        .Q(\filter_reg[fc_n_0_][6] ),
        .R(1'b0));
  FDRE \filter_reg[fc][7] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[4]),
        .Q(\filter_reg[fc_n_0_][7] ),
        .R(1'b0));
  FDRE \filter_reg[fc][8] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[5]),
        .Q(\filter_reg[fc_n_0_][8] ),
        .R(1'b0));
  FDRE \filter_reg[fc][9] 
       (.C(clk),
        .CE(\PC_reg[3] ),
        .D(D[6]),
        .Q(\filter_reg[fc_n_0_][9] ),
        .R(1'b0));
  FDRE \filter_reg[filt][0] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(D[0]),
        .Q(\filter_reg[filt_n_0_][0] ),
        .R(1'b0));
  FDRE \filter_reg[filt][1] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(D[1]),
        .Q(\filter_reg[filt_n_0_][1] ),
        .R(1'b0));
  FDRE \filter_reg[filt][2] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(D[2]),
        .Q(\filter_reg[filt_n_0_][2] ),
        .R(1'b0));
  FDRE \filter_reg[hp] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\filter_reg[hp_n_0_] ),
        .R(1'b0));
  FDRE \filter_reg[lp] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\filter_reg[lp_n_0_] ),
        .R(1'b0));
  FDRE \filter_reg[off3] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\filter_reg[off_n_0_3] ),
        .R(1'b0));
  FDRE \filter_reg[res][0] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(D[4]),
        .Q(\filter_reg[res_n_0_][0] ),
        .R(1'b0));
  FDRE \filter_reg[res][1] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(D[5]),
        .Q(\filter_reg[res_n_0_][1] ),
        .R(1'b0));
  FDRE \filter_reg[res][2] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(D[6]),
        .Q(\filter_reg[res_n_0_][2] ),
        .R(1'b0));
  FDRE \filter_reg[res][3] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(D[7]),
        .Q(\filter_reg[res_n_0_][3] ),
        .R(1'b0));
  FDRE \filter_reg[vol][0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\filter_reg[vol_n_0_][0] ),
        .R(1'b0));
  FDRE \filter_reg[vol][1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\filter_reg[vol_n_0_][1] ),
        .R(1'b0));
  FDRE \filter_reg[vol][2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\filter_reg[vol_n_0_][2] ),
        .R(1'b0));
  FDRE \filter_reg[vol][3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\filter_reg[vol_n_0_][3] ),
        .R(1'b0));
  FDRE sync_2_delay_reg
       (.C(clk),
        .CE(1'b1),
        .D(\voice[2].acc_n_27 ),
        .Q(sync_2_delay),
        .R(1'b0));
  FDRE \v_reg[0][atk][0] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[4]),
        .Q(\v_reg[0][atk_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[0][atk][1] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[5]),
        .Q(\v_reg[0][atk_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[0][atk][2] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[6]),
        .Q(\v_reg[0][atk_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[0][atk][3] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[7]),
        .Q(\v_reg[0][atk_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[0][dcy][0] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[0]),
        .Q(\v_reg[0][dcy_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[0][dcy][1] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[1]),
        .Q(\v_reg[0][dcy_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[0][dcy][2] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[2]),
        .Q(\v_reg[0][dcy_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[0][dcy][3] 
       (.C(clk),
        .CE(\PC_reg[2]_1 ),
        .D(D[3]),
        .Q(\v_reg[0][dcy_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][0] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[0]),
        .Q(\v_reg[0][freq_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][10] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[2]),
        .Q(\v_reg[0][freq_n_0_][10] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][11] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[3]),
        .Q(\v_reg[0][freq_n_0_][11] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][12] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[4]),
        .Q(\v_reg[0][freq_n_0_][12] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][13] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[5]),
        .Q(\v_reg[0][freq_n_0_][13] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][14] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[6]),
        .Q(\v_reg[0][freq_n_0_][14] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][15] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[7]),
        .Q(\v_reg[0][freq_n_0_][15] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][1] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[1]),
        .Q(\v_reg[0][freq_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][2] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[2]),
        .Q(\v_reg[0][freq_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][3] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[3]),
        .Q(\v_reg[0][freq_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][4] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[4]),
        .Q(\v_reg[0][freq_n_0_][4] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][5] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[5]),
        .Q(\v_reg[0][freq_n_0_][5] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][6] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[6]),
        .Q(\v_reg[0][freq_n_0_][6] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][7] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [0]),
        .D(D[7]),
        .Q(\v_reg[0][freq_n_0_][7] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][8] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[0]),
        .Q(\v_reg[0][freq_n_0_][8] ),
        .R(1'b0));
  FDRE \v_reg[0][freq][9] 
       (.C(clk),
        .CE(\PC_reg[2]_0 [1]),
        .D(D[1]),
        .Q(\v_reg[0][freq_n_0_][9] ),
        .R(1'b0));
  FDRE \v_reg[0][gate] 
       (.C(clk),
        .CE(v1_out),
        .D(D[0]),
        .Q(\v_reg[0][gate_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[0][noise] 
       (.C(clk),
        .CE(v1_out),
        .D(D[7]),
        .Q(\v_reg[0][noise_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[0][pulse] 
       (.C(clk),
        .CE(v1_out),
        .D(D[6]),
        .Q(\v_reg[0][pulse_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][0] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[0]),
        .Q(\v_reg[0][pw_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][10] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [1]),
        .D(D[2]),
        .Q(\v_reg[0][pw_n_0_][10] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][11] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [1]),
        .D(D[3]),
        .Q(\v_reg[0][pw_n_0_][11] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][1] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[1]),
        .Q(\v_reg[0][pw_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][2] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[2]),
        .Q(\v_reg[0][pw_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][3] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[3]),
        .Q(\v_reg[0][pw_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][4] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[4]),
        .Q(\v_reg[0][pw_n_0_][4] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][5] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[5]),
        .Q(\v_reg[0][pw_n_0_][5] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][6] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[6]),
        .Q(\v_reg[0][pw_n_0_][6] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][7] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [0]),
        .D(D[7]),
        .Q(\v_reg[0][pw_n_0_][7] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][8] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [1]),
        .D(D[0]),
        .Q(\v_reg[0][pw_n_0_][8] ),
        .R(1'b0));
  FDRE \v_reg[0][pw][9] 
       (.C(clk),
        .CE(\PC_reg[3]_1 [1]),
        .D(D[1]),
        .Q(\v_reg[0][pw_n_0_][9] ),
        .R(1'b0));
  FDRE \v_reg[0][ring] 
       (.C(clk),
        .CE(v1_out),
        .D(D[2]),
        .Q(\v_reg[0][ring_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[0][rls][0] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[0]),
        .Q(\v_reg[0][rls_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[0][rls][1] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[1]),
        .Q(\v_reg[0][rls_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[0][rls][2] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[2]),
        .Q(\v_reg[0][rls_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[0][rls][3] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[3]),
        .Q(\v_reg[0][rls_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[0][saw] 
       (.C(clk),
        .CE(v1_out),
        .D(D[5]),
        .Q(\v_reg[0][saw_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[0][stn][0] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[4]),
        .Q(\v_reg[0][stn_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[0][stn][1] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[5]),
        .Q(\v_reg[0][stn_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[0][stn][2] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[6]),
        .Q(\v_reg[0][stn_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[0][stn][3] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(D[7]),
        .Q(\v_reg[0][stn_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[0][sync] 
       (.C(clk),
        .CE(v1_out),
        .D(D[1]),
        .Q(\v_reg[0][sync_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[0][test] 
       (.C(clk),
        .CE(v1_out),
        .D(D[3]),
        .Q(\v_reg[0][test_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[0][triangle] 
       (.C(clk),
        .CE(v1_out),
        .D(D[4]),
        .Q(\v_reg[0][triangle_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][atk][0] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[4]),
        .Q(\v_reg[1][atk_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[1][atk][1] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[5]),
        .Q(\v_reg[1][atk_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[1][atk][2] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[6]),
        .Q(\v_reg[1][atk_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[1][atk][3] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[7]),
        .Q(\v_reg[1][atk_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[1][dcy][0] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[0]),
        .Q(\v_reg[1][dcy_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[1][dcy][1] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[1]),
        .Q(\v_reg[1][dcy_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[1][dcy][2] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[2]),
        .Q(\v_reg[1][dcy_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[1][dcy][3] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(D[3]),
        .Q(\v_reg[1][dcy_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][0] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[0]),
        .Q(\v_reg[1][freq_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][10] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[2]),
        .Q(\v_reg[1][freq_n_0_][10] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][11] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[3]),
        .Q(\v_reg[1][freq_n_0_][11] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][12] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[4]),
        .Q(\v_reg[1][freq_n_0_][12] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][13] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[5]),
        .Q(\v_reg[1][freq_n_0_][13] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][14] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[6]),
        .Q(\v_reg[1][freq_n_0_][14] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][15] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[7]),
        .Q(\v_reg[1][freq_n_0_][15] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][1] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[1]),
        .Q(\v_reg[1][freq_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][2] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[2]),
        .Q(\v_reg[1][freq_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][3] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[3]),
        .Q(\v_reg[1][freq_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][4] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[4]),
        .Q(\v_reg[1][freq_n_0_][4] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][5] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[5]),
        .Q(\v_reg[1][freq_n_0_][5] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][6] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[6]),
        .Q(\v_reg[1][freq_n_0_][6] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][7] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [0]),
        .D(D[7]),
        .Q(\v_reg[1][freq_n_0_][7] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][8] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[0]),
        .Q(\v_reg[1][freq_n_0_][8] ),
        .R(1'b0));
  FDRE \v_reg[1][freq][9] 
       (.C(clk),
        .CE(\PC_reg[3]_5 [1]),
        .D(D[1]),
        .Q(\v_reg[1][freq_n_0_][9] ),
        .R(1'b0));
  FDRE \v_reg[1][gate] 
       (.C(clk),
        .CE(v7_out),
        .D(D[0]),
        .Q(\v_reg[1][gate_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][noise] 
       (.C(clk),
        .CE(v7_out),
        .D(D[7]),
        .Q(\v_reg[1][noise_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][pulse] 
       (.C(clk),
        .CE(v7_out),
        .D(D[6]),
        .Q(\v_reg[1][pulse_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][0] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[0]),
        .Q(\v_reg[1][pw_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][10] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [1]),
        .D(D[2]),
        .Q(\v_reg[1][pw_n_0_][10] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][11] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [1]),
        .D(D[3]),
        .Q(\v_reg[1][pw_n_0_][11] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][1] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[1]),
        .Q(\v_reg[1][pw_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][2] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[2]),
        .Q(\v_reg[1][pw_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][3] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[3]),
        .Q(\v_reg[1][pw_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][4] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[4]),
        .Q(\v_reg[1][pw_n_0_][4] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][5] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[5]),
        .Q(\v_reg[1][pw_n_0_][5] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][6] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[6]),
        .Q(\v_reg[1][pw_n_0_][6] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][7] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [0]),
        .D(D[7]),
        .Q(\v_reg[1][pw_n_0_][7] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][8] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [1]),
        .D(D[0]),
        .Q(\v_reg[1][pw_n_0_][8] ),
        .R(1'b0));
  FDRE \v_reg[1][pw][9] 
       (.C(clk),
        .CE(\PC_reg[3]_2 [1]),
        .D(D[1]),
        .Q(\v_reg[1][pw_n_0_][9] ),
        .R(1'b0));
  FDRE \v_reg[1][ring] 
       (.C(clk),
        .CE(v7_out),
        .D(D[2]),
        .Q(\v_reg[1][ring_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][rls][0] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[0]),
        .Q(\v_reg[1][rls_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[1][rls][1] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[1]),
        .Q(\v_reg[1][rls_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[1][rls][2] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[2]),
        .Q(\v_reg[1][rls_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[1][rls][3] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[3]),
        .Q(\v_reg[1][rls_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[1][saw] 
       (.C(clk),
        .CE(v7_out),
        .D(D[5]),
        .Q(\v_reg[1][saw_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][stn][0] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[4]),
        .Q(\v_reg[1][stn_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[1][stn][1] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[5]),
        .Q(\v_reg[1][stn_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[1][stn][2] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[6]),
        .Q(\v_reg[1][stn_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[1][stn][3] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(D[7]),
        .Q(\v_reg[1][stn_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[1][sync] 
       (.C(clk),
        .CE(v7_out),
        .D(D[1]),
        .Q(\v_reg[1][sync_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][test] 
       (.C(clk),
        .CE(v7_out),
        .D(D[3]),
        .Q(\v_reg[1][test_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[1][triangle] 
       (.C(clk),
        .CE(v7_out),
        .D(D[4]),
        .Q(\v_reg[1][triangle_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][atk][0] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[4]),
        .Q(\v_reg[2][atk_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[2][atk][1] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[5]),
        .Q(\v_reg[2][atk_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[2][atk][2] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[6]),
        .Q(\v_reg[2][atk_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[2][atk][3] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[7]),
        .Q(\v_reg[2][atk_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[2][dcy][0] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[0]),
        .Q(\v_reg[2][dcy_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[2][dcy][1] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[1]),
        .Q(\v_reg[2][dcy_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[2][dcy][2] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[2]),
        .Q(\v_reg[2][dcy_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[2][dcy][3] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(D[3]),
        .Q(\v_reg[2][dcy_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][0] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[0]),
        .Q(\v_reg[2][freq_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][10] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[2]),
        .Q(\v_reg[2][freq_n_0_][10] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][11] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[3]),
        .Q(\v_reg[2][freq_n_0_][11] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][12] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[4]),
        .Q(\v_reg[2][freq_n_0_][12] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][13] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[5]),
        .Q(\v_reg[2][freq_n_0_][13] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][14] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[6]),
        .Q(\v_reg[2][freq_n_0_][14] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][15] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[7]),
        .Q(\v_reg[2][freq_n_0_][15] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][1] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[1]),
        .Q(\v_reg[2][freq_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][2] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[2]),
        .Q(\v_reg[2][freq_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][3] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[3]),
        .Q(\v_reg[2][freq_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][4] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[4]),
        .Q(\v_reg[2][freq_n_0_][4] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][5] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[5]),
        .Q(\v_reg[2][freq_n_0_][5] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][6] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[6]),
        .Q(\v_reg[2][freq_n_0_][6] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][7] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [0]),
        .D(D[7]),
        .Q(\v_reg[2][freq_n_0_][7] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][8] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[0]),
        .Q(\v_reg[2][freq_n_0_][8] ),
        .R(1'b0));
  FDRE \v_reg[2][freq][9] 
       (.C(clk),
        .CE(\PC_reg[3]_4 [1]),
        .D(D[1]),
        .Q(\v_reg[2][freq_n_0_][9] ),
        .R(1'b0));
  FDRE \v_reg[2][gate] 
       (.C(clk),
        .CE(v4_out),
        .D(D[0]),
        .Q(\v_reg[2][gate_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][noise] 
       (.C(clk),
        .CE(v4_out),
        .D(D[7]),
        .Q(\v_reg[2][noise_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][pulse] 
       (.C(clk),
        .CE(v4_out),
        .D(D[6]),
        .Q(\v_reg[2][pulse_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][0] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[0]),
        .Q(\v_reg[2][pw_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][10] 
       (.C(clk),
        .CE(\PC_reg[2] [1]),
        .D(D[2]),
        .Q(\v_reg[2][pw_n_0_][10] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][11] 
       (.C(clk),
        .CE(\PC_reg[2] [1]),
        .D(D[3]),
        .Q(\v_reg[2][pw_n_0_][11] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][1] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[1]),
        .Q(\v_reg[2][pw_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][2] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[2]),
        .Q(\v_reg[2][pw_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][3] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[3]),
        .Q(\v_reg[2][pw_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][4] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[4]),
        .Q(\v_reg[2][pw_n_0_][4] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][5] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[5]),
        .Q(\v_reg[2][pw_n_0_][5] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][6] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[6]),
        .Q(\v_reg[2][pw_n_0_][6] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][7] 
       (.C(clk),
        .CE(\PC_reg[2] [0]),
        .D(D[7]),
        .Q(\v_reg[2][pw_n_0_][7] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][8] 
       (.C(clk),
        .CE(\PC_reg[2] [1]),
        .D(D[0]),
        .Q(\v_reg[2][pw_n_0_][8] ),
        .R(1'b0));
  FDRE \v_reg[2][pw][9] 
       (.C(clk),
        .CE(\PC_reg[2] [1]),
        .D(D[1]),
        .Q(\v_reg[2][pw_n_0_][9] ),
        .R(1'b0));
  FDRE \v_reg[2][ring] 
       (.C(clk),
        .CE(v4_out),
        .D(D[2]),
        .Q(\v_reg[2][ring_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][rls][0] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[0]),
        .Q(\v_reg[2][rls_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[2][rls][1] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[1]),
        .Q(\v_reg[2][rls_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[2][rls][2] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[2]),
        .Q(\v_reg[2][rls_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[2][rls][3] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[3]),
        .Q(\v_reg[2][rls_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[2][saw] 
       (.C(clk),
        .CE(v4_out),
        .D(D[5]),
        .Q(\v_reg[2][saw_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][stn][0] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[4]),
        .Q(\v_reg[2][stn_n_0_][0] ),
        .R(1'b0));
  FDRE \v_reg[2][stn][1] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[5]),
        .Q(\v_reg[2][stn_n_0_][1] ),
        .R(1'b0));
  FDRE \v_reg[2][stn][2] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[6]),
        .Q(\v_reg[2][stn_n_0_][2] ),
        .R(1'b0));
  FDRE \v_reg[2][stn][3] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(D[7]),
        .Q(\v_reg[2][stn_n_0_][3] ),
        .R(1'b0));
  FDRE \v_reg[2][sync] 
       (.C(clk),
        .CE(v4_out),
        .D(D[1]),
        .Q(\v_reg[2][sync_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][test] 
       (.C(clk),
        .CE(v4_out),
        .D(D[3]),
        .Q(\v_reg[2][test_n_0_] ),
        .R(1'b0));
  FDRE \v_reg[2][triangle] 
       (.C(clk),
        .CE(v4_out),
        .D(D[4]),
        .Q(\v_reg[2][triangle_n_0_] ),
        .R(1'b0));
  design_1_block_test_0_0_sid_acc \voice[0].acc 
       (.A(A),
        .CO(p_7_in),
        .Q({\v_reg[0][pw_n_0_][11] ,\v_reg[0][pw_n_0_][10] ,\v_reg[0][pw_n_0_][9] ,\v_reg[0][pw_n_0_][8] ,\v_reg[0][pw_n_0_][7] ,\v_reg[0][pw_n_0_][6] ,\v_reg[0][pw_n_0_][5] ,\v_reg[0][pw_n_0_][4] ,\v_reg[0][pw_n_0_][3] ,\v_reg[0][pw_n_0_][2] ,\v_reg[0][pw_n_0_][1] ,\v_reg[0][pw_n_0_][0] }),
        .SS(SS),
        .acc_23_delay(acc_23_delay),
        .acc_next0(acc_next0),
        .acc_next1(acc_next1),
        .\acc_reg[0]_0 (\voice[0].acc_n_3 ),
        .\acc_reg[10]_0 (\voice[0].acc_n_14 ),
        .\acc_reg[11]_0 (\voice[0].acc_n_15 ),
        .\acc_reg[12]_0 (\voice[0].acc_n_16 ),
        .\acc_reg[13]_0 (\voice[0].acc_n_17 ),
        .\acc_reg[14]_0 (\voice[0].acc_n_18 ),
        .\acc_reg[15]_0 (\voice[0].acc_n_19 ),
        .\acc_reg[16]_0 (\voice[0].acc_n_20 ),
        .\acc_reg[17]_0 (\voice[0].acc_n_21 ),
        .\acc_reg[18]_0 (\voice[0].acc_n_22 ),
        .\acc_reg[19]_0 (\voice[0].acc_n_24 ),
        .\acc_reg[1]_0 (\voice[0].acc_n_5 ),
        .\acc_reg[20]_0 (\voice[0].acc_n_25 ),
        .\acc_reg[21]_0 (\voice[0].acc_n_26 ),
        .\acc_reg[22]_0 (\voice[0].acc_n_27 ),
        .\acc_reg[23]_0 (\voice[0].acc_n_28 ),
        .\acc_reg[2]_0 (\voice[0].acc_n_6 ),
        .\acc_reg[3]_0 (\voice[0].acc_n_7 ),
        .\acc_reg[4]_0 (\voice[0].acc_n_8 ),
        .\acc_reg[5]_0 (\voice[0].acc_n_9 ),
        .\acc_reg[6]_0 (\voice[0].acc_n_10 ),
        .\acc_reg[7]_0 (\voice[0].acc_n_11 ),
        .\acc_reg[8]_0 (\voice[0].acc_n_12 ),
        .\acc_reg[9]_0 (\voice[0].acc_n_13 ),
        .clk(clk),
        .\lfsr_reg[0]_0 (\voice[0].acc_n_0 ),
        .\lfsr_reg[0]_1 (\voice[0].acc_n_23 ),
        .\lfsr_reg[8]_inst_sid_voice_s_1_0 (voice_gate_n_0),
        .\lfsr_reg[9]_0 (\voice[0].acc_n_1 ),
        .out0_in(out0_in),
        .out1(\v[0][acc] ),
        .out1_0(\voice[0].acc_n_42 ),
        .sync_2_delay(sync_2_delay),
        .\v[1][acc] (\v[1][acc] [19]),
        .\v_reg[0][freq][15] ({\v_reg[0][freq_n_0_][15] ,\v_reg[0][freq_n_0_][14] ,\v_reg[0][freq_n_0_][13] ,\v_reg[0][freq_n_0_][12] ,\v_reg[0][freq_n_0_][11] ,\v_reg[0][freq_n_0_][10] ,\v_reg[0][freq_n_0_][9] ,\v_reg[0][freq_n_0_][8] ,\v_reg[0][freq_n_0_][7] ,\v_reg[0][freq_n_0_][6] ,\v_reg[0][freq_n_0_][5] ,\v_reg[0][freq_n_0_][4] ,\v_reg[0][freq_n_0_][3] ,\v_reg[0][freq_n_0_][2] ,\v_reg[0][freq_n_0_][1] ,\v_reg[0][freq_n_0_][0] }),
        .\v_reg[0][noise] (\v_reg[0][noise_n_0_] ),
        .\v_reg[0][pulse] (\v_reg[0][pulse_n_0_] ),
        .\v_reg[0][ring] (\voice[0].wave_n_11 ),
        .\v_reg[0][ring]_0 (\v_reg[0][ring_n_0_] ),
        .\v_reg[0][saw] (\v_reg[0][saw_n_0_] ),
        .\v_reg[0][sync] (\v_reg[0][sync_n_0_] ),
        .\v_reg[0][test] (\v_reg[0][test_n_0_] ),
        .\v_reg[0][triangle] (\v_reg[0][triangle_n_0_] ),
        .\v_reg[1][ring] (\v_reg[1][ring_n_0_] ),
        .\v_reg[1][sync] (\v_reg[1][sync_n_0_] ),
        .\v_reg[1][test] (\v_reg[1][test_n_0_] ));
  design_1_block_test_0_0_sid_env \voice[0].env 
       (.D(vol_next__0),
        .E(\voice[0].env_n_0 ),
        .Q({\v_reg[0][dcy_n_0_][3] ,\v_reg[0][dcy_n_0_][2] ,\v_reg[0][dcy_n_0_][1] ,\v_reg[0][dcy_n_0_][0] }),
        .SS(SS),
        .clk(clk),
        .\v_reg[0][atk][3] ({\v_reg[0][atk_n_0_][3] ,\v_reg[0][atk_n_0_][2] ,\v_reg[0][atk_n_0_][1] ,\v_reg[0][atk_n_0_][0] }),
        .\v_reg[0][gate] (\v_reg[0][gate_n_0_] ),
        .\v_reg[0][rls][3] ({\v_reg[0][rls_n_0_][3] ,\v_reg[0][rls_n_0_][2] ,\v_reg[0][rls_n_0_][1] ,\v_reg[0][rls_n_0_][0] }),
        .\v_reg[0][stn][3] ({\v_reg[0][stn_n_0_][3] ,\v_reg[0][stn_n_0_][2] ,\v_reg[0][stn_n_0_][1] ,\v_reg[0][stn_n_0_][0] }));
  design_1_block_test_0_0_sid_wave \voice[0].wave 
       (.A(A),
        .CO(p_7_in),
        .D(vol_next__0),
        .DI({\voice[0].wave_n_51 ,\voice[0].wave_n_52 }),
        .E(\voice[0].env_n_0 ),
        .O(out_filt0[1:0]),
        .P(filt_n_0),
        .Q({\filter_reg[filt_n_0_][2] ,\filter_reg[filt_n_0_][1] ,\filter_reg[filt_n_0_][0] }),
        .S(\audio_out[15]_i_150_n_0 ),
        .SS(SS),
        .acc_23_delay(acc_23_delay),
        .\audio_out_reg[0] (\voice[0].wave_n_16 ),
        .\audio_out_reg[0]_0 (\voice[0].wave_n_41 ),
        .\audio_out_reg[0]_1 (\voice[0].wave_n_47 ),
        .\audio_out_reg[0]_2 (\voice[0].wave_n_48 ),
        .\audio_out_reg[0]_3 ({\voice[0].wave_n_65 ,\voice[0].wave_n_66 ,\voice[0].wave_n_67 ,\voice[0].wave_n_68 }),
        .\audio_out_reg[12] (\voice[0].wave_n_17 ),
        .\audio_out_reg[12]_0 (\voice[0].wave_n_23 ),
        .\audio_out_reg[12]_1 (\voice[0].wave_n_24 ),
        .\audio_out_reg[12]_2 (\voice[0].wave_n_25 ),
        .\audio_out_reg[12]_3 (\voice[0].wave_n_26 ),
        .\audio_out_reg[12]_4 (\voice[0].wave_n_27 ),
        .\audio_out_reg[12]_5 (\voice[0].wave_n_28 ),
        .\audio_out_reg[12]_6 ({\voice[0].wave_n_30 ,\voice[0].wave_n_31 ,\voice[0].wave_n_32 ,\voice[0].wave_n_33 }),
        .\audio_out_reg[12]_7 (\voice[0].wave_n_34 ),
        .\audio_out_reg[15] ({\voice[0].wave_n_18 ,\voice[0].wave_n_19 ,\voice[0].wave_n_20 ,\voice[0].wave_n_21 }),
        .\audio_out_reg[15]_0 (\voice[0].wave_n_22 ),
        .\audio_out_reg[15]_1 (\voice[0].wave_n_49 ),
        .\audio_out_reg[15]_2 (\voice[0].wave_n_50 ),
        .\audio_out_reg[15]_3 ({\voice[0].wave_n_73 ,\voice[0].wave_n_74 ,\voice[0].wave_n_75 ,\voice[0].wave_n_76 }),
        .\audio_out_reg[8] (\voice[0].wave_n_29 ),
        .\audio_out_reg[8]_0 (\voice[0].wave_n_35 ),
        .\audio_out_reg[8]_1 (\voice[0].wave_n_36 ),
        .\audio_out_reg[8]_2 (\voice[0].wave_n_37 ),
        .\audio_out_reg[8]_3 (\voice[0].wave_n_38 ),
        .\audio_out_reg[8]_4 (\voice[0].wave_n_39 ),
        .\audio_out_reg[8]_5 (\voice[0].wave_n_40 ),
        .\audio_out_reg[8]_6 ({\voice[0].wave_n_42 ,\voice[0].wave_n_43 ,\voice[0].wave_n_44 ,\voice[0].wave_n_45 }),
        .\audio_out_reg[8]_7 (\voice[0].wave_n_46 ),
        .\audio_out_reg[8]_8 ({\voice[0].wave_n_69 ,\voice[0].wave_n_70 ,\voice[0].wave_n_71 ,\voice[0].wave_n_72 }),
        .clk(clk),
        .\filter_reg[off3] (\audio_out[15]_i_121_n_0 ),
        .low5(\voice[0].wave_n_13 ),
        .low5_0(\voice[0].wave_n_14 ),
        .low5_1(\voice[0].wave_n_15 ),
        .low5_2({\voice[0].wave_n_53 ,\voice[0].wave_n_54 ,\voice[0].wave_n_55 ,\voice[0].wave_n_56 }),
        .low5_3({\voice[0].wave_n_57 ,\voice[0].wave_n_58 ,\voice[0].wave_n_59 ,\voice[0].wave_n_60 }),
        .low5_4({\voice[0].wave_n_61 ,\voice[0].wave_n_62 ,\voice[0].wave_n_63 ,\voice[0].wave_n_64 }),
        .\low_reg[1] (low_reg),
        .\low_reg[2] (filt_n_2),
        .out({\v[0][out] [11:2],\v[0][out] [0]}),
        .out0_in(out0_in),
        .out1_0(\voice[0].wave_n_11 ),
        .out1_1(\v[2][out] ),
        .out1_2(\v[1][out] ),
        .out_next0(out_next0[11:0]),
        .\v_reg[0][noise] (\v_reg[0][noise_n_0_] ),
        .\v_reg[0][pulse] (\v_reg[0][pulse_n_0_] ),
        .\v_reg[0][ring] (\v_reg[0][ring_n_0_] ));
  design_1_block_test_0_0_sid_acc_8 \voice[1].acc 
       (.A(A_1),
        .CO(p_7_in_0),
        .Q({\v_reg[1][pw_n_0_][11] ,\v_reg[1][pw_n_0_][10] ,\v_reg[1][pw_n_0_][9] ,\v_reg[1][pw_n_0_][8] ,\v_reg[1][pw_n_0_][7] ,\v_reg[1][pw_n_0_][6] ,\v_reg[1][pw_n_0_][5] ,\v_reg[1][pw_n_0_][4] ,\v_reg[1][pw_n_0_][3] ,\v_reg[1][pw_n_0_][2] ,\v_reg[1][pw_n_0_][1] ,\v_reg[1][pw_n_0_][0] }),
        .SS(SS),
        .acc_next0(acc_next0),
        .acc_next0_0(acc_next0_7),
        .acc_next1(acc_next1_2),
        .acc_next1_1(acc_next1),
        .\acc_reg[0]_0 (\voice[1].acc_n_1 ),
        .\acc_reg[10]_0 (\voice[1].acc_n_12 ),
        .\acc_reg[11]_0 (\voice[1].acc_n_13 ),
        .\acc_reg[12]_0 (\voice[1].acc_n_14 ),
        .\acc_reg[13]_0 (\voice[1].acc_n_15 ),
        .\acc_reg[14]_0 (\voice[1].acc_n_16 ),
        .\acc_reg[15]_0 (\voice[1].acc_n_17 ),
        .\acc_reg[16]_0 (\voice[1].acc_n_18 ),
        .\acc_reg[17]_0 (\voice[1].acc_n_19 ),
        .\acc_reg[18]_0 (\voice[1].acc_n_20 ),
        .\acc_reg[19]_0 (\voice[1].acc_n_21 ),
        .\acc_reg[1]_0 (\voice[1].acc_n_3 ),
        .\acc_reg[20]_0 (\voice[1].acc_n_22 ),
        .\acc_reg[21]_0 (\voice[1].acc_n_23 ),
        .\acc_reg[22]_0 (\voice[1].acc_n_24 ),
        .\acc_reg[23]_0 (\voice[1].acc_n_25 ),
        .\acc_reg[23]_1 (\v[0][acc] ),
        .\acc_reg[2]_0 (\voice[1].acc_n_4 ),
        .\acc_reg[3]_0 (\voice[1].acc_n_5 ),
        .\acc_reg[4]_0 (\voice[1].acc_n_6 ),
        .\acc_reg[5]_0 (\voice[1].acc_n_7 ),
        .\acc_reg[6]_0 (\voice[1].acc_n_8 ),
        .\acc_reg[7]_0 (\voice[1].acc_n_9 ),
        .\acc_reg[8]_0 (\voice[1].acc_n_10 ),
        .\acc_reg[9]_0 (\voice[1].acc_n_11 ),
        .clk(clk),
        .\lfsr_reg[8]_inst_sid_voice_s_4_0 (voice_gate__0_n_0),
        .\lfsr_reg[9]_0 (\voice[1].acc_n_0 ),
        .out0_in(out0_in_4),
        .out1({\v[1][acc] [23],\v[1][acc] [19]}),
        .out1_0(\voice[1].acc_n_65 ),
        .\v_reg[1][freq][15] ({\v_reg[1][freq_n_0_][15] ,\v_reg[1][freq_n_0_][14] ,\v_reg[1][freq_n_0_][13] ,\v_reg[1][freq_n_0_][12] ,\v_reg[1][freq_n_0_][11] ,\v_reg[1][freq_n_0_][10] ,\v_reg[1][freq_n_0_][9] ,\v_reg[1][freq_n_0_][8] ,\v_reg[1][freq_n_0_][7] ,\v_reg[1][freq_n_0_][6] ,\v_reg[1][freq_n_0_][5] ,\v_reg[1][freq_n_0_][4] ,\v_reg[1][freq_n_0_][3] ,\v_reg[1][freq_n_0_][2] ,\v_reg[1][freq_n_0_][1] ,\v_reg[1][freq_n_0_][0] }),
        .\v_reg[1][noise] (\v_reg[1][noise_n_0_] ),
        .\v_reg[1][pulse] (\v_reg[1][pulse_n_0_] ),
        .\v_reg[1][ring] (\voice[0].acc_n_42 ),
        .\v_reg[1][ring]_0 (\v_reg[1][ring_n_0_] ),
        .\v_reg[1][saw] (\v_reg[1][saw_n_0_] ),
        .\v_reg[1][test] (\voice[0].acc_n_23 ),
        .\v_reg[1][test]_0 (\v_reg[1][test_n_0_] ),
        .\v_reg[1][test]_1 (\voice[0].acc_n_28 ),
        .\v_reg[1][test]_10 (\voice[0].acc_n_18 ),
        .\v_reg[1][test]_11 (\voice[0].acc_n_17 ),
        .\v_reg[1][test]_12 (\voice[0].acc_n_16 ),
        .\v_reg[1][test]_13 (\voice[0].acc_n_15 ),
        .\v_reg[1][test]_14 (\voice[0].acc_n_14 ),
        .\v_reg[1][test]_15 (\voice[0].acc_n_13 ),
        .\v_reg[1][test]_16 (\voice[0].acc_n_12 ),
        .\v_reg[1][test]_17 (\voice[0].acc_n_11 ),
        .\v_reg[1][test]_18 (\voice[0].acc_n_10 ),
        .\v_reg[1][test]_19 (\voice[0].acc_n_9 ),
        .\v_reg[1][test]_2 (\voice[0].acc_n_27 ),
        .\v_reg[1][test]_20 (\voice[0].acc_n_8 ),
        .\v_reg[1][test]_21 (\voice[0].acc_n_7 ),
        .\v_reg[1][test]_22 (\voice[0].acc_n_6 ),
        .\v_reg[1][test]_23 (\voice[0].acc_n_5 ),
        .\v_reg[1][test]_24 (\voice[0].acc_n_3 ),
        .\v_reg[1][test]_3 (\voice[0].acc_n_26 ),
        .\v_reg[1][test]_4 (\voice[0].acc_n_25 ),
        .\v_reg[1][test]_5 (\voice[0].acc_n_24 ),
        .\v_reg[1][test]_6 (\voice[0].acc_n_22 ),
        .\v_reg[1][test]_7 (\voice[0].acc_n_21 ),
        .\v_reg[1][test]_8 (\voice[0].acc_n_20 ),
        .\v_reg[1][test]_9 (\voice[0].acc_n_19 ),
        .\v_reg[1][triangle] (\v_reg[1][triangle_n_0_] ),
        .\v_reg[2][ring] (\v_reg[2][ring_n_0_] ),
        .\v_reg[2][sync] (\v_reg[2][sync_n_0_] ),
        .\v_reg[2][test] (\v_reg[2][test_n_0_] ));
  design_1_block_test_0_0_sid_env_9 \voice[1].env 
       (.D(vol_next__0_3),
        .E(\voice[1].env_n_0 ),
        .Q({\v_reg[1][dcy_n_0_][3] ,\v_reg[1][dcy_n_0_][2] ,\v_reg[1][dcy_n_0_][1] ,\v_reg[1][dcy_n_0_][0] }),
        .SS(SS),
        .clk(clk),
        .\v_reg[1][atk][3] ({\v_reg[1][atk_n_0_][3] ,\v_reg[1][atk_n_0_][2] ,\v_reg[1][atk_n_0_][1] ,\v_reg[1][atk_n_0_][0] }),
        .\v_reg[1][gate] (\v_reg[1][gate_n_0_] ),
        .\v_reg[1][rls][3] ({\v_reg[1][rls_n_0_][3] ,\v_reg[1][rls_n_0_][2] ,\v_reg[1][rls_n_0_][1] ,\v_reg[1][rls_n_0_][0] }),
        .\v_reg[1][stn][3] ({\v_reg[1][stn_n_0_][3] ,\v_reg[1][stn_n_0_][2] ,\v_reg[1][stn_n_0_][1] ,\v_reg[1][stn_n_0_][0] }));
  design_1_block_test_0_0_sid_wave_10 \voice[1].wave 
       (.A(A_1),
        .CO(p_7_in_0),
        .D(vol_next__0_3),
        .E(\voice[1].env_n_0 ),
        .SS(SS),
        .clk(clk),
        .\filter_reg[filt][0] ({\voice[0].wave_n_65 ,\voice[0].wave_n_66 ,\voice[0].wave_n_67 ,\voice[0].wave_n_68 }),
        .\filter_reg[filt][0]_0 ({\voice[0].wave_n_69 ,\voice[0].wave_n_70 ,\voice[0].wave_n_71 ,\voice[0].wave_n_72 }),
        .\filter_reg[filt][0]_1 ({\voice[0].wave_n_73 ,\voice[0].wave_n_74 ,\voice[0].wave_n_75 ,\voice[0].wave_n_76 }),
        .low5(\v[1][out] ),
        .out0_in(out0_in_4),
        .out1_0({\voice[0].wave_n_53 ,\voice[0].wave_n_54 ,\voice[0].wave_n_55 ,\voice[0].wave_n_56 }),
        .out1_1({\voice[0].wave_n_57 ,\voice[0].wave_n_58 ,\voice[0].wave_n_59 ,\voice[0].wave_n_60 }),
        .out1_2({\voice[0].wave_n_61 ,\voice[0].wave_n_62 ,\voice[0].wave_n_63 ,\voice[0].wave_n_64 }),
        .out_filt0(out_filt0),
        .out_next0(out_next0),
        .\v_reg[1][noise] (\v_reg[1][noise_n_0_] ),
        .\v_reg[1][pulse] (\v_reg[1][pulse_n_0_] ));
  design_1_block_test_0_0_sid_acc_11 \voice[2].acc 
       (.A(A_6),
        .CO(p_7_in_5),
        .Q({\v_reg[2][pw_n_0_][11] ,\v_reg[2][pw_n_0_][10] ,\v_reg[2][pw_n_0_][9] ,\v_reg[2][pw_n_0_][8] ,\v_reg[2][pw_n_0_][7] ,\v_reg[2][pw_n_0_][6] ,\v_reg[2][pw_n_0_][5] ,\v_reg[2][pw_n_0_][4] ,\v_reg[2][pw_n_0_][3] ,\v_reg[2][pw_n_0_][2] ,\v_reg[2][pw_n_0_][1] ,\v_reg[2][pw_n_0_][0] }),
        .SS(SS),
        .acc_23_delay_reg(\v[2][acc] ),
        .acc_next0(acc_next0_7),
        .acc_next1(acc_next1_2),
        .\acc_reg[23]_0 (\v[1][acc] [23]),
        .clk(clk),
        .\lfsr_reg[0]_0 (\voice[2].acc_n_0 ),
        .\lfsr_reg[8]_inst_sid_voice_s_7_0 (voice_gate__1_n_0),
        .\lfsr_reg[9]_0 (\voice[2].acc_n_1 ),
        .out0_in(out0_in_9),
        .sync_2_delay_reg(\voice[2].acc_n_27 ),
        .\v_reg[2][freq][15] ({\v_reg[2][freq_n_0_][15] ,\v_reg[2][freq_n_0_][14] ,\v_reg[2][freq_n_0_][13] ,\v_reg[2][freq_n_0_][12] ,\v_reg[2][freq_n_0_][11] ,\v_reg[2][freq_n_0_][10] ,\v_reg[2][freq_n_0_][9] ,\v_reg[2][freq_n_0_][8] ,\v_reg[2][freq_n_0_][7] ,\v_reg[2][freq_n_0_][6] ,\v_reg[2][freq_n_0_][5] ,\v_reg[2][freq_n_0_][4] ,\v_reg[2][freq_n_0_][3] ,\v_reg[2][freq_n_0_][2] ,\v_reg[2][freq_n_0_][1] ,\v_reg[2][freq_n_0_][0] }),
        .\v_reg[2][noise] (\v_reg[2][noise_n_0_] ),
        .\v_reg[2][pulse] (\v_reg[2][pulse_n_0_] ),
        .\v_reg[2][ring] (\voice[1].acc_n_65 ),
        .\v_reg[2][ring]_0 (\v_reg[2][ring_n_0_] ),
        .\v_reg[2][saw] (\v_reg[2][saw_n_0_] ),
        .\v_reg[2][test] (\v_reg[2][test_n_0_] ),
        .\v_reg[2][test]_0 (\voice[1].acc_n_25 ),
        .\v_reg[2][test]_1 (\voice[1].acc_n_24 ),
        .\v_reg[2][test]_10 (\voice[1].acc_n_15 ),
        .\v_reg[2][test]_11 (\voice[1].acc_n_14 ),
        .\v_reg[2][test]_12 (\voice[1].acc_n_13 ),
        .\v_reg[2][test]_13 (\voice[1].acc_n_12 ),
        .\v_reg[2][test]_14 (\voice[1].acc_n_11 ),
        .\v_reg[2][test]_15 (\voice[1].acc_n_10 ),
        .\v_reg[2][test]_16 (\voice[1].acc_n_9 ),
        .\v_reg[2][test]_17 (\voice[1].acc_n_8 ),
        .\v_reg[2][test]_18 (\voice[1].acc_n_7 ),
        .\v_reg[2][test]_19 (\voice[1].acc_n_6 ),
        .\v_reg[2][test]_2 (\voice[1].acc_n_23 ),
        .\v_reg[2][test]_20 (\voice[1].acc_n_5 ),
        .\v_reg[2][test]_21 (\voice[1].acc_n_4 ),
        .\v_reg[2][test]_22 (\voice[1].acc_n_3 ),
        .\v_reg[2][test]_23 (\voice[1].acc_n_1 ),
        .\v_reg[2][test]_3 (\voice[1].acc_n_22 ),
        .\v_reg[2][test]_4 (\voice[1].acc_n_21 ),
        .\v_reg[2][test]_5 (\voice[1].acc_n_20 ),
        .\v_reg[2][test]_6 (\voice[1].acc_n_19 ),
        .\v_reg[2][test]_7 (\voice[1].acc_n_18 ),
        .\v_reg[2][test]_8 (\voice[1].acc_n_17 ),
        .\v_reg[2][test]_9 (\voice[1].acc_n_16 ),
        .\v_reg[2][triangle] (\v_reg[2][triangle_n_0_] ));
  design_1_block_test_0_0_sid_env_12 \voice[2].env 
       (.D(vol_next__0_8),
        .E(\voice[2].env_n_0 ),
        .Q({\v_reg[2][dcy_n_0_][3] ,\v_reg[2][dcy_n_0_][2] ,\v_reg[2][dcy_n_0_][1] ,\v_reg[2][dcy_n_0_][0] }),
        .SS(SS),
        .clk(clk),
        .\v_reg[2][atk][3] ({\v_reg[2][atk_n_0_][3] ,\v_reg[2][atk_n_0_][2] ,\v_reg[2][atk_n_0_][1] ,\v_reg[2][atk_n_0_][0] }),
        .\v_reg[2][gate] (\v_reg[2][gate_n_0_] ),
        .\v_reg[2][rls][3] ({\v_reg[2][rls_n_0_][3] ,\v_reg[2][rls_n_0_][2] ,\v_reg[2][rls_n_0_][1] ,\v_reg[2][rls_n_0_][0] }),
        .\v_reg[2][stn][3] ({\v_reg[2][stn_n_0_][3] ,\v_reg[2][stn_n_0_][2] ,\v_reg[2][stn_n_0_][1] ,\v_reg[2][stn_n_0_][0] }));
  design_1_block_test_0_0_sid_wave_13 \voice[2].wave 
       (.A(A_6),
        .CO(p_7_in_5),
        .D(vol_next__0_8),
        .E(\voice[2].env_n_0 ),
        .Q(\filter_reg[filt_n_0_][2] ),
        .SS(SS),
        .clk(clk),
        .low5(\v[2][out] ),
        .out0_in(out0_in_9),
        .p_3_in(p_3_in),
        .\v_reg[2][noise] (\v_reg[2][noise_n_0_] ),
        .\v_reg[2][pulse] (\v_reg[2][pulse_n_0_] ));
  LUT2 #(
    .INIT(4'hE)) 
    voice_gate
       (.I0(\voice[0].acc_n_1 ),
        .I1(voice_s_1_n_0),
        .O(voice_gate_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    voice_gate__0
       (.I0(\voice[1].acc_n_0 ),
        .I1(voice_s_4_n_0),
        .O(voice_gate__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    voice_gate__1
       (.I0(\voice[2].acc_n_1 ),
        .I1(voice_s_7_n_0),
        .O(voice_gate__1_n_0));
  FDSE voice_s
       (.C(clk),
        .CE(\voice[0].acc_n_0 ),
        .D(1'b0),
        .Q(voice_s_n_0),
        .S(SS));
  FDSE voice_s_0
       (.C(clk),
        .CE(\voice[0].acc_n_0 ),
        .D(voice_s_n_0),
        .Q(voice_s_0_n_0),
        .S(SS));
  FDSE voice_s_1
       (.C(clk),
        .CE(\voice[0].acc_n_0 ),
        .D(voice_s_0_n_0),
        .Q(voice_s_1_n_0),
        .S(SS));
  FDSE voice_s_2
       (.C(clk),
        .CE(\voice[0].acc_n_23 ),
        .D(1'b0),
        .Q(voice_s_2_n_0),
        .S(SS));
  FDSE voice_s_3
       (.C(clk),
        .CE(\voice[0].acc_n_23 ),
        .D(voice_s_2_n_0),
        .Q(voice_s_3_n_0),
        .S(SS));
  FDSE voice_s_4
       (.C(clk),
        .CE(\voice[0].acc_n_23 ),
        .D(voice_s_3_n_0),
        .Q(voice_s_4_n_0),
        .S(SS));
  FDSE voice_s_5
       (.C(clk),
        .CE(\voice[2].acc_n_0 ),
        .D(1'b0),
        .Q(voice_s_5_n_0),
        .S(SS));
  FDSE voice_s_6
       (.C(clk),
        .CE(\voice[2].acc_n_0 ),
        .D(voice_s_5_n_0),
        .Q(voice_s_6_n_0),
        .S(SS));
  FDSE voice_s_7
       (.C(clk),
        .CE(\voice[2].acc_n_0 ),
        .D(voice_s_6_n_0),
        .Q(voice_s_7_n_0),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "block_test" *) 
module design_1_block_test_0_0_block_test
   (D,
    clk_1_mhz,
    CLK,
    \addr_a[9] ,
    \addr_a[8] ,
    ADDRARDADDR,
    addr_b,
    SR,
    \count_in_buf[0] ,
    \count_in_buf[1] ,
    \count_in_buf[2] ,
    \count_in_buf[3] ,
    \count_in_buf[4] ,
    \count_in_buf[5] ,
    \count_in_buf[6] ,
    \count_in_buf[7] ,
    \count_in_buf[8] ,
    \count_in_buf[9] ,
    \count_in_buf[10] ,
    \count_in_buf[11] ,
    \count_in_buf[12] ,
    ip2bus_mst_addr,
    c_data_debug,
    data_b,
    out3,
    blank_signal,
    read,
    ip2bus_inputs,
    \addr_a[3] ,
    \addr_a[13] ,
    out_rgb,
    \addr_a[15] ,
    ip2bus_mstwr_d,
    ip2bus_mst_length,
    ram_out,
    motor_control,
    we_debug,
    audio_out,
    clk,
    axi_clk_in,
    flag1,
    axi_clk_in_0,
    proc_rst,
    ip2bus_otputs,
    reset_cpu,
    joybits,
    tape_button,
    slave_0_reg,
    slave_1_reg,
    joybits2,
    locked);
  output [7:0]D;
  output clk_1_mhz;
  output CLK;
  output \addr_a[9] ;
  output \addr_a[8] ;
  output [9:0]ADDRARDADDR;
  output [15:0]addr_b;
  output [0:0]SR;
  output \count_in_buf[0] ;
  output \count_in_buf[1] ;
  output \count_in_buf[2] ;
  output \count_in_buf[3] ;
  output \count_in_buf[4] ;
  output \count_in_buf[5] ;
  output \count_in_buf[6] ;
  output \count_in_buf[7] ;
  output \count_in_buf[8] ;
  output \count_in_buf[9] ;
  output \count_in_buf[10] ;
  output \count_in_buf[11] ;
  output \count_in_buf[12] ;
  output [29:0]ip2bus_mst_addr;
  output [7:0]c_data_debug;
  output [7:0]data_b;
  output [0:0]out3;
  output blank_signal;
  output read;
  output [2:0]ip2bus_inputs;
  output \addr_a[3] ;
  output \addr_a[13] ;
  output [11:0]out_rgb;
  output [1:0]\addr_a[15] ;
  output [31:0]ip2bus_mstwr_d;
  output [9:0]ip2bus_mst_length;
  output [7:0]ram_out;
  output motor_control;
  output we_debug;
  output [15:0]audio_out;
  input clk;
  input axi_clk_in;
  input flag1;
  input axi_clk_in_0;
  input proc_rst;
  input [1:0]ip2bus_otputs;
  input reset_cpu;
  input [4:0]joybits;
  input tape_button;
  input [31:0]slave_0_reg;
  input [31:0]slave_1_reg;
  input [4:0]joybits2;
  input locked;

  wire [9:0]ADDRARDADDR;
  wire CLK;
  wire [7:0]D;
  wire [5:5]IR;
  wire [0:0]IRHOLD;
  wire IRHOLD_valid;
  wire [2:2]P;
  wire [0:0]SR;
  wire \addr_a[13] ;
  wire [1:0]\addr_a[15] ;
  wire \addr_a[3] ;
  wire \addr_a[8] ;
  wire \addr_a[9] ;
  wire [15:0]addr_b;
  wire \addr_b[1]_INST_0_i_28_n_0 ;
  wire \addr_b[1]_INST_0_i_35_n_0 ;
  wire \addr_b[5]_INST_0_i_102_n_0 ;
  wire \addr_b[5]_INST_0_i_108_n_0 ;
  wire \addr_b[5]_INST_0_i_112_n_0 ;
  wire \addr_b[5]_INST_0_i_118_n_0 ;
  wire \addr_b[5]_INST_0_i_56_n_0 ;
  wire \addr_b[5]_INST_0_i_62_n_0 ;
  wire \addr_b[5]_INST_0_i_65_n_0 ;
  wire \addr_b[5]_INST_0_i_69_n_0 ;
  wire \addr_b[5]_INST_0_i_75_n_0 ;
  wire \addr_b[5]_INST_0_i_78_n_0 ;
  wire \addr_b[5]_INST_0_i_82_n_0 ;
  wire \addr_b[5]_INST_0_i_88_n_0 ;
  wire \addr_b[5]_INST_0_i_92_n_0 ;
  wire \addr_b[5]_INST_0_i_98_n_0 ;
  wire [15:0]addr_delayed;
  wire [15:0]audio_out;
  wire axi_clk_in;
  wire axi_clk_in_0;
  wire background_color;
  wire basic_n_1;
  wire basic_n_2;
  wire basic_n_3;
  wire basic_n_4;
  wire basic_n_5;
  wire basic_n_6;
  wire basic_n_7;
  wire basic_n_8;
  wire blank_signal;
  wire border_color;
  wire burst_tst_n_44;
  wire c64_reset;
  wire [7:0]c_data_debug;
  wire [7:1]cia_1_data_out;
  wire cia_1_n_13;
  wire cia_1_n_14;
  wire cia_1_n_15;
  wire cia_1_n_2;
  wire cia_1_n_3;
  wire cia_1_n_4;
  wire cia_1_n_6;
  wire [2:2]cia_2_data_out;
  wire cia_2_n_10;
  wire cia_2_n_11;
  wire cia_2_n_12;
  wire cia_2_n_13;
  wire cia_2_n_14;
  wire cia_2_n_15;
  wire cia_2_n_16;
  wire cia_2_n_17;
  wire cia_2_n_23;
  wire cia_2_n_24;
  wire cia_2_n_25;
  wire cia_2_n_26;
  wire cia_2_n_27;
  wire cia_2_n_29;
  wire cia_2_n_30;
  wire cia_2_n_33;
  wire cia_2_n_34;
  wire cia_2_n_35;
  wire cia_2_n_36;
  wire cia_2_n_37;
  wire cia_2_n_38;
  wire cia_2_n_39;
  wire cia_2_n_4;
  wire cia_2_n_40;
  wire cia_2_n_41;
  wire cia_2_n_42;
  wire cia_2_n_43;
  wire cia_2_n_44;
  wire cia_2_n_45;
  wire cia_2_n_46;
  wire cia_2_n_47;
  wire cia_2_n_48;
  wire cia_2_n_49;
  wire cia_2_n_5;
  wire cia_2_n_50;
  wire cia_2_n_51;
  wire cia_2_n_52;
  wire cia_2_n_6;
  wire cia_2_n_7;
  wire cia_2_n_8;
  wire cia_2_n_9;
  wire [1:0]cia_2_port_a;
  wire clk;
  wire clk_1_enable;
  wire clk_1_enable_reg0_n_0;
  wire clk_1_mhz;
  wire clk_2_enable;
  wire clk_2_enable_reg0;
  wire [2:0]clk_div_counter;
  wire \clk_div_counter[0]_i_1_n_0 ;
  wire \clk_div_counter[1]_i_1_n_0 ;
  wire \clk_div_counter[2]_i_1_n_0 ;
  wire [2:0]clk_div_counter_cycle;
  wire [3:0]color_ram_out;
  wire [3:0]color_ram_out2;
  wire color_ram_write_enable;
  wire [1:0]cont_bits;
  wire \cont_bits[0]_i_1_n_0 ;
  wire \cont_bits[1]_i_1_n_0 ;
  wire \count_in_buf[0] ;
  wire \count_in_buf[10] ;
  wire \count_in_buf[11] ;
  wire \count_in_buf[12] ;
  wire \count_in_buf[1] ;
  wire \count_in_buf[2] ;
  wire \count_in_buf[3] ;
  wire \count_in_buf[4] ;
  wire \count_in_buf[5] ;
  wire \count_in_buf[6] ;
  wire \count_in_buf[7] ;
  wire \count_in_buf[8] ;
  wire \count_in_buf[9] ;
  wire [7:0]data0;
  wire [7:7]data36__0;
  wire [7:0]data_b;
  wire \data_buf/write_en ;
  wire [7:4]data_out_reg;
  wire do_sample;
  wire do_sample0__0;
  wire extra_background_color_1;
  wire extra_background_color_2;
  wire filter;
  wire flag1;
  wire flag1_delayed;
  wire frame_sync;
  wire int_enabled;
  wire [2:0]ip2bus_inputs;
  wire [29:0]ip2bus_mst_addr;
  wire [9:0]ip2bus_mst_length;
  wire [31:0]ip2bus_mstwr_d;
  wire [1:0]ip2bus_otputs;
  wire [4:0]joybits;
  wire [4:0]joybits2;
  wire kernel_n_0;
  wire kernel_n_1;
  wire kernel_n_2;
  wire kernel_n_3;
  wire kernel_n_4;
  wire kernel_n_5;
  wire kernel_n_6;
  wire kernel_n_7;
  wire locked;
  wire mem_pointers;
  wire motor_control;
  wire multi_color_mode;
  wire mycpu_n_100;
  wire mycpu_n_101;
  wire mycpu_n_102;
  wire mycpu_n_103;
  wire mycpu_n_114;
  wire mycpu_n_115;
  wire mycpu_n_116;
  wire mycpu_n_118;
  wire mycpu_n_120;
  wire mycpu_n_122;
  wire mycpu_n_124;
  wire mycpu_n_125;
  wire mycpu_n_128;
  wire mycpu_n_130;
  wire mycpu_n_132;
  wire mycpu_n_133;
  wire mycpu_n_134;
  wire mycpu_n_135;
  wire mycpu_n_136;
  wire mycpu_n_137;
  wire mycpu_n_138;
  wire mycpu_n_139;
  wire mycpu_n_141;
  wire mycpu_n_142;
  wire mycpu_n_143;
  wire mycpu_n_144;
  wire mycpu_n_145;
  wire mycpu_n_146;
  wire mycpu_n_147;
  wire mycpu_n_148;
  wire mycpu_n_149;
  wire mycpu_n_15;
  wire mycpu_n_150;
  wire mycpu_n_151;
  wire mycpu_n_152;
  wire mycpu_n_153;
  wire mycpu_n_154;
  wire mycpu_n_155;
  wire mycpu_n_156;
  wire mycpu_n_157;
  wire mycpu_n_158;
  wire mycpu_n_174;
  wire mycpu_n_175;
  wire mycpu_n_176;
  wire mycpu_n_177;
  wire mycpu_n_178;
  wire mycpu_n_179;
  wire mycpu_n_181;
  wire mycpu_n_183;
  wire mycpu_n_184;
  wire mycpu_n_185;
  wire mycpu_n_186;
  wire mycpu_n_187;
  wire mycpu_n_188;
  wire mycpu_n_2;
  wire mycpu_n_24;
  wire mycpu_n_25;
  wire mycpu_n_26;
  wire mycpu_n_27;
  wire mycpu_n_28;
  wire mycpu_n_29;
  wire mycpu_n_30;
  wire mycpu_n_31;
  wire mycpu_n_32;
  wire mycpu_n_33;
  wire mycpu_n_34;
  wire mycpu_n_35;
  wire mycpu_n_36;
  wire mycpu_n_4;
  wire mycpu_n_5;
  wire mycpu_n_6;
  wire mycpu_n_61;
  wire mycpu_n_62;
  wire mycpu_n_63;
  wire mycpu_n_72;
  wire mycpu_n_73;
  wire mycpu_n_74;
  wire mycpu_n_79;
  wire mycpu_n_84;
  wire mycpu_n_85;
  wire mycpu_n_86;
  wire mycpu_n_87;
  wire mycpu_n_89;
  wire mycpu_n_90;
  wire mycpu_n_91;
  wire mycpu_n_92;
  wire mycpu_n_93;
  wire mycpu_n_94;
  wire mycpu_n_95;
  wire mycpu_n_96;
  wire mycpu_n_97;
  wire mycpu_n_99;
  wire [0:0]out3;
  wire [11:0]out_rgb;
  wire [2:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_2_in10_in;
  wire p_40_in;
  wire [15:1]pixel_16_bit_delay;
  wire pixel_sample_offset;
  wire proc_rst;
  wire [7:0]ram_out;
  wire ram_reg_0_0_n_19;
  wire ram_reg_0_0_n_20;
  wire ram_reg_0_1_n_19;
  wire ram_reg_0_1_n_20;
  wire ram_reg_0_2_n_19;
  wire ram_reg_0_2_n_20;
  wire ram_reg_0_3_n_19;
  wire ram_reg_0_3_n_20;
  wire ram_reg_0_4_n_19;
  wire ram_reg_0_4_n_20;
  wire ram_reg_0_5_n_19;
  wire ram_reg_0_5_n_20;
  wire ram_reg_0_6_n_19;
  wire ram_reg_0_6_n_20;
  wire ram_reg_0_7_n_19;
  wire ram_reg_0_7_n_20;
  wire raster_int;
  wire rasterline_ref;
  wire read;
  wire reg_1_65100;
  wire reset0;
  wire reset_cpu;
  wire [7:0]rom_out_reg;
  wire runmode_status_a;
  wire runmode_status_b;
  wire screen_control_1;
  wire screen_control_2;
  wire sid_n_0;
  wire sid_n_1;
  wire sid_n_2;
  wire [31:0]slave_0_reg;
  wire [31:0]slave_1_reg;
  wire slave_reg_0;
  wire slave_reg_14;
  wire slave_reg_14_2;
  wire slave_reg_15;
  wire slave_reg_15_3;
  wire slave_reg_2;
  wire slave_reg_2_9;
  wire slave_reg_3;
  wire slave_reg_3_8;
  wire slave_reg_4;
  wire slave_reg_4_4;
  wire slave_reg_5;
  wire slave_reg_5_5;
  wire slave_reg_6;
  wire slave_reg_6_6;
  wire slave_reg_7;
  wire slave_reg_7_7;
  wire sprite_0_ypos;
  wire sprite_1_xpos;
  wire sprite_1_ypos;
  wire sprite_2_xpos;
  wire sprite_2_ypos;
  wire sprite_3_xpos;
  wire sprite_3_ypos;
  wire sprite_4_xpos;
  wire sprite_4_ypos;
  wire sprite_5_xpos;
  wire sprite_5_ypos;
  wire sprite_6_xpos;
  wire sprite_6_ypos;
  wire sprite_7_xpos;
  wire sprite_7_ypos;
  wire sprite_enabled;
  wire sprite_msb_x;
  wire sprite_multi_color_0;
  wire sprite_multi_color_1;
  wire sprite_primary_color_0;
  wire sprite_primary_color_1;
  wire sprite_primary_color_2;
  wire sprite_primary_color_3;
  wire sprite_primary_color_4;
  wire sprite_primary_color_5;
  wire sprite_primary_color_6;
  wire sprite_primary_color_7;
  wire sprite_priority;
  wire started_status_a;
  wire started_status_a_1;
  wire started_status_b;
  wire started_status_b_0;
  wire tape_button;
  wire target_logic_level;
  wire target_logic_level_i_1_n_0;
  wire v1_out;
  wire v4_out;
  wire v7_out;
  wire vic_inst_n_10;
  wire vic_inst_n_100;
  wire vic_inst_n_101;
  wire vic_inst_n_102;
  wire vic_inst_n_103;
  wire vic_inst_n_105;
  wire vic_inst_n_106;
  wire vic_inst_n_107;
  wire vic_inst_n_108;
  wire vic_inst_n_109;
  wire vic_inst_n_11;
  wire vic_inst_n_110;
  wire vic_inst_n_111;
  wire vic_inst_n_112;
  wire vic_inst_n_113;
  wire vic_inst_n_114;
  wire vic_inst_n_115;
  wire vic_inst_n_116;
  wire vic_inst_n_117;
  wire vic_inst_n_118;
  wire vic_inst_n_119;
  wire vic_inst_n_12;
  wire vic_inst_n_120;
  wire vic_inst_n_121;
  wire vic_inst_n_122;
  wire vic_inst_n_123;
  wire vic_inst_n_124;
  wire vic_inst_n_125;
  wire vic_inst_n_126;
  wire vic_inst_n_127;
  wire vic_inst_n_128;
  wire vic_inst_n_129;
  wire vic_inst_n_13;
  wire vic_inst_n_130;
  wire vic_inst_n_131;
  wire vic_inst_n_17;
  wire vic_inst_n_18;
  wire vic_inst_n_19;
  wire vic_inst_n_2;
  wire vic_inst_n_20;
  wire vic_inst_n_21;
  wire vic_inst_n_22;
  wire vic_inst_n_23;
  wire vic_inst_n_24;
  wire vic_inst_n_25;
  wire vic_inst_n_26;
  wire vic_inst_n_27;
  wire vic_inst_n_28;
  wire vic_inst_n_29;
  wire vic_inst_n_30;
  wire vic_inst_n_31;
  wire vic_inst_n_32;
  wire vic_inst_n_4;
  wire vic_inst_n_45;
  wire vic_inst_n_46;
  wire vic_inst_n_47;
  wire vic_inst_n_48;
  wire vic_inst_n_6;
  wire vic_inst_n_62;
  wire vic_inst_n_64;
  wire vic_inst_n_65;
  wire vic_inst_n_66;
  wire vic_inst_n_67;
  wire vic_inst_n_7;
  wire vic_inst_n_71;
  wire vic_inst_n_72;
  wire vic_inst_n_73;
  wire vic_inst_n_74;
  wire vic_inst_n_75;
  wire vic_inst_n_76;
  wire vic_inst_n_77;
  wire vic_inst_n_78;
  wire vic_inst_n_79;
  wire vic_inst_n_8;
  wire vic_inst_n_80;
  wire vic_inst_n_81;
  wire vic_inst_n_82;
  wire vic_inst_n_83;
  wire vic_inst_n_84;
  wire vic_inst_n_85;
  wire vic_inst_n_86;
  wire vic_inst_n_87;
  wire vic_inst_n_88;
  wire vic_inst_n_89;
  wire vic_inst_n_9;
  wire vic_inst_n_90;
  wire vic_inst_n_91;
  wire vic_inst_n_92;
  wire vic_inst_n_93;
  wire vic_inst_n_94;
  wire vic_inst_n_95;
  wire vic_inst_n_96;
  wire vic_inst_n_97;
  wire vic_inst_n_99;
  wire we_debug;
  wire x_expand;
  wire y_expand;
  wire [4:2]y_pos_reg;
  wire [15:4]NLW_color_ram_reg_DOADO_UNCONNECTED;
  wire [15:4]NLW_color_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_color_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_color_ram_reg_DOPBDOP_UNCONNECTED;
  wire NLW_ram_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_0_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_0_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_1_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_1_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_2_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_2_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_3_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_3_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_4_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_4_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_5_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_5_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_6_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_6_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_7_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_7_DIPBDIP_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_0_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_0_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_0_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_1_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_1_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_1_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_2_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_2_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_2_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_3_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_3_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_3_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_4_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_4_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_4_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_5_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_5_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_5_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_6_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_6_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_6_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_7_SBITERR_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_7_DIPADIP_UNCONNECTED;
  wire [0:0]NLW_ram_reg_1_7_DIPBDIP_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_ram_reg_1_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGCE" *) 
  (* XILINX_TRANSFORM_PINMAP = "CE:CE0 I:I0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    BUFGCE_1_mhz
       (.CE0(clk_1_enable),
        .CE1(1'b0),
        .I0(clk),
        .I1(1'b1),
        .IGNORE0(1'b0),
        .IGNORE1(1'b1),
        .O(clk_1_mhz),
        .S0(1'b1),
        .S1(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFGCE" *) 
  (* XILINX_TRANSFORM_PINMAP = "CE:CE0 I:I0" *) 
  BUFGCTRL #(
    .INIT_OUT(0),
    .PRESELECT_I0("TRUE"),
    .PRESELECT_I1("FALSE")) 
    BUFGCE_2_mhz
       (.CE0(clk_2_enable),
        .CE1(1'b0),
        .I0(clk),
        .I1(1'b1),
        .IGNORE0(1'b0),
        .IGNORE1(1'b1),
        .O(CLK),
        .S0(1'b1),
        .S1(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[14]_INST_0 
       (.I0(cia_2_port_a[0]),
        .O(addr_b[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[15]_INST_0 
       (.I0(cia_2_port_a[1]),
        .O(addr_b[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[1]_INST_0_i_28 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[1]_INST_0_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[1]_INST_0_i_35 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[1]_INST_0_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[5]_INST_0_i_102 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[5]_INST_0_i_102_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_108 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[5]_INST_0_i_112 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[5]_INST_0_i_112_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_118 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[5]_INST_0_i_56 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[5]_INST_0_i_56_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_62 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_65 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[5]_INST_0_i_69 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[5]_INST_0_i_69_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_75 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_75_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_78 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[5]_INST_0_i_82 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[5]_INST_0_i_82_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_88 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_b[5]_INST_0_i_92 
       (.I0(y_pos_reg[2]),
        .O(\addr_b[5]_INST_0_i_92_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \addr_b[5]_INST_0_i_98 
       (.I0(y_pos_reg[4]),
        .I1(y_pos_reg[2]),
        .I2(y_pos_reg[3]),
        .O(\addr_b[5]_INST_0_i_98_n_0 ));
  FDRE \addr_delayed_reg[0] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(addr_delayed[0]),
        .R(1'b0));
  FDRE \addr_delayed_reg[10] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[7]),
        .Q(addr_delayed[10]),
        .R(1'b0));
  FDRE \addr_delayed_reg[11] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[8]),
        .Q(addr_delayed[11]),
        .R(1'b0));
  FDRE \addr_delayed_reg[12] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[9]),
        .Q(addr_delayed[12]),
        .R(1'b0));
  FDRE \addr_delayed_reg[13] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(\addr_a[13] ),
        .Q(addr_delayed[13]),
        .R(1'b0));
  FDRE \addr_delayed_reg[14] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(\addr_a[15] [0]),
        .Q(addr_delayed[14]),
        .R(1'b0));
  FDRE \addr_delayed_reg[15] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(\addr_a[15] [1]),
        .Q(addr_delayed[15]),
        .R(1'b0));
  FDRE \addr_delayed_reg[1] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(addr_delayed[1]),
        .R(1'b0));
  FDRE \addr_delayed_reg[2] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(addr_delayed[2]),
        .R(1'b0));
  FDRE \addr_delayed_reg[3] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(mycpu_n_24),
        .Q(addr_delayed[3]),
        .R(1'b0));
  FDRE \addr_delayed_reg[4] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(addr_delayed[4]),
        .R(1'b0));
  FDRE \addr_delayed_reg[5] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(addr_delayed[5]),
        .R(1'b0));
  FDRE \addr_delayed_reg[6] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(addr_delayed[6]),
        .R(1'b0));
  FDRE \addr_delayed_reg[7] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(addr_delayed[7]),
        .R(1'b0));
  FDRE \addr_delayed_reg[8] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(\addr_a[8] ),
        .Q(addr_delayed[8]),
        .R(1'b0));
  FDRE \addr_delayed_reg[9] 
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(\addr_a[9] ),
        .Q(addr_delayed[9]),
        .R(1'b0));
  design_1_block_test_0_0_rom__parameterized0 basic
       (.\DIHOLD_reg[7] (basic_n_6),
        .\IRHOLD_reg[0] (basic_n_2),
        .\IRHOLD_reg[1] (basic_n_1),
        .\IRHOLD_reg[2] (basic_n_4),
        .\IRHOLD_reg[3] (basic_n_3),
        .\IRHOLD_reg[4] (basic_n_5),
        .\IRHOLD_reg[5] (basic_n_8),
        .\IRHOLD_reg[6] (basic_n_7),
        .Q({motor_control,data0[3],data0[1:0]}),
        .\addr_delayed_reg[14] (mycpu_n_34),
        .\addr_delayed_reg[8] (mycpu_n_153),
        .c_data_debug(c_data_debug[1]),
        .clk(clk_1_mhz),
        .color_ram_reg(cia_2_n_29),
        .\data_out_reg_reg[1] (vic_inst_n_74),
        .ram_out(ram_out),
        .ram_reg_1_1(mycpu_n_141),
        .\reg_1_6510_reg[0] (mycpu_n_154),
        .\reg_1_6510_reg[1] (kernel_n_0),
        .\reg_1_6510_reg[1]_0 (mycpu_n_147),
        .sel({ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .tape_button(tape_button));
  design_1_block_test_0_0_burst_block burst_tst
       (.D({\count_in_buf[9] ,\count_in_buf[8] ,\count_in_buf[7] ,\count_in_buf[6] ,\count_in_buf[5] ,\count_in_buf[4] ,\count_in_buf[3] ,\count_in_buf[2] ,\count_in_buf[1] ,\count_in_buf[0] }),
        .WEA(\data_buf/write_en ),
        .axi_clk_in(axi_clk_in),
        .axi_clk_in_0(axi_clk_in_0),
        .\count_in_buf[10] (\count_in_buf[10] ),
        .\count_in_buf[11] (\count_in_buf[11] ),
        .\count_in_buf[12] (\count_in_buf[12] ),
        .do_sample_reg(vic_inst_n_2),
        .frame_sync(frame_sync),
        .ip2bus_inputs(ip2bus_inputs),
        .ip2bus_mst_addr(ip2bus_mst_addr),
        .ip2bus_mst_length(ip2bus_mst_length),
        .ip2bus_mstwr_d(ip2bus_mstwr_d),
        .ip2bus_otputs(ip2bus_otputs),
        .out3(out3),
        .proc_rst(proc_rst),
        .proc_rst_neg(SR),
        .read(read),
        .\write_address_reg_reg[0] (burst_tst_n_44),
        .write_data_in({pixel_16_bit_delay[15:12],pixel_16_bit_delay[9:6],pixel_16_bit_delay[4:1],out_rgb}));
  design_1_block_test_0_0_rom__parameterized1 chargen
       (.ADDRARDADDR(addr_b[11:0]),
        .DOADO(rom_out_reg),
        .clk_2_enable_reg(CLK));
  design_1_block_test_0_0_cia cia_1
       (.\ABH_reg[2] (cia_1_n_2),
        .\DIHOLD_reg[7] ({cia_1_data_out[7:3],cia_1_data_out[1]}),
        .DOADO(color_ram_out[2]),
        .E(slave_reg_4_4),
        .\IRHOLD_reg[0] (cia_1_n_6),
        .\IRHOLD_reg[2] (cia_1_n_3),
        .\PC_reg[0] (mycpu_n_32),
        .\PC_reg[1] (mycpu_n_15),
        .\PC_reg[2] (mycpu_n_28),
        .\PC_reg[3] (mycpu_n_79),
        .\PC_reg[3]_0 (slave_reg_5_5),
        .\PC_reg[3]_1 (slave_reg_6_6),
        .\PC_reg[3]_2 (slave_reg_7_7),
        .Q(cia_2_data_out),
        .\addr_delayed_reg[11] (mycpu_n_150),
        .\addr_delayed_reg[12] (mycpu_n_36),
        .\addr_delayed_reg[13] (mycpu_n_145),
        .\addr_delayed_reg[13]_0 ({addr_delayed[13],addr_delayed[10:8]}),
        .\addr_delayed_reg[8] (mycpu_n_143),
        .\addr_delayed_reg[9] (mycpu_n_142),
        .c_data_debug(c_data_debug[2]),
        .clk(clk_1_mhz),
        .\data_out_reg[7]_0 (cia_1_n_4),
        .\data_out_reg_reg[2] (vic_inst_n_75),
        .flag1(flag1),
        .flag1_delayed(flag1_delayed),
        .\int_mask_reg[0]_0 (cia_1_n_14),
        .\int_mask_reg[0]_1 (mycpu_n_62),
        .\int_mask_reg[1]_0 (cia_1_n_15),
        .\int_mask_reg[1]_1 (mycpu_n_72),
        .\int_mask_reg[4]_0 (cia_1_n_13),
        .\int_mask_reg[4]_1 (mycpu_n_73),
        .joybits(joybits),
        .joybits2(joybits2),
        .p_0_in(D),
        .ram_out(ram_out[0]),
        .ram_reg_1_2(mycpu_n_146),
        .ram_reg_1_2_0(kernel_n_3),
        .\reg_1_6510_reg[0] (data0[0]),
        .\reg_1_6510_reg[1] (mycpu_n_147),
        .\reg_1_6510_reg[1]_0 (mycpu_n_128),
        .\reg_1_6510_reg[2] (mycpu_n_152),
        .\reg_1_6510_reg[2]_0 (slave_reg_0),
        .\reg_1_6510_reg[2]_1 (slave_reg_2_9),
        .\reg_1_6510_reg[2]_2 (slave_reg_3_8),
        .\reg_1_6510_reg[2]_3 (mycpu_n_61),
        .rom_out_reg_0(basic_n_4),
        .sel(mycpu_n_24),
        .slave_0_reg(slave_0_reg),
        .slave_1_reg(slave_1_reg),
        .slave_reg_14(slave_reg_14),
        .slave_reg_15(slave_reg_15),
        .started_reg(mycpu_n_122),
        .started_reg_0(mycpu_n_120),
        .started_status_a(started_status_a),
        .started_status_b(started_status_b),
        .\state_reg[1] (mycpu_n_33),
        .\state_reg[1]_0 (mycpu_n_74),
        .\state_reg[5] (mycpu_n_63));
  design_1_block_test_0_0_cia_0 cia_2
       (.D({mycpu_n_132,mycpu_n_133,mycpu_n_134,mycpu_n_135,mycpu_n_136,mycpu_n_137,mycpu_n_138,mycpu_n_139}),
        .\DIHOLD_reg[7] (cia_2_n_25),
        .DOADO({color_ram_out[3],color_ram_out[1]}),
        .E(slave_reg_4),
        .\IRHOLD_reg[0] (cia_2_n_30),
        .\IRHOLD_reg[1] (cia_2_n_29),
        .\IRHOLD_reg[3] (cia_2_n_23),
        .\IRHOLD_reg[4] (cia_2_n_24),
        .\IRHOLD_reg[5] (cia_2_n_27),
        .\IRHOLD_reg[6] (cia_2_n_26),
        .\PC_reg[0] (mycpu_n_32),
        .\PC_reg[0]_0 (slave_reg_2),
        .\PC_reg[1] (mycpu_n_15),
        .\PC_reg[1]_0 (slave_reg_3),
        .\PC_reg[2] (mycpu_n_125),
        .\PC_reg[3] (mycpu_n_79),
        .\PC_reg[3]_0 (slave_reg_5),
        .\PC_reg[3]_1 (slave_reg_6),
        .\PC_reg[3]_2 (slave_reg_7),
        .Q(cia_2_data_out),
        .\addr_delayed_reg[10] (mycpu_n_148),
        .\addr_delayed_reg[11] (mycpu_n_150),
        .\addr_delayed_reg[13] (mycpu_n_151),
        .\addr_delayed_reg[13]_0 (mycpu_n_145),
        .\addr_delayed_reg[8] (mycpu_n_149),
        .\addr_delayed_reg[9] (mycpu_n_142),
        .c_data_debug(c_data_debug[7:3]),
        .cia_2_port_a(cia_2_port_a),
        .clk(clk_1_mhz),
        .\data_out_reg[0]_0 (cia_2_n_6),
        .\data_out_reg[0]_1 (cia_2_n_9),
        .\data_out_reg[1]_0 (cia_2_n_7),
        .\data_out_reg[1]_1 (cia_2_n_10),
        .\data_out_reg[2]_0 (cia_2_n_11),
        .\data_out_reg[3]_0 (cia_2_n_12),
        .\data_out_reg[4]_0 (cia_2_n_13),
        .\data_out_reg[4]_1 (cia_2_n_14),
        .\data_out_reg[5]_0 (cia_2_n_15),
        .\data_out_reg[6]_0 (cia_2_n_16),
        .\data_out_reg[6]_1 ({cia_2_n_47,cia_2_n_48,cia_2_n_49}),
        .\data_out_reg[6]_2 ({cia_2_n_50,cia_2_n_51,cia_2_n_52}),
        .\data_out_reg[7]_0 (cia_2_n_8),
        .\data_out_reg[7]_1 (cia_2_n_17),
        .\data_out_reg[7]_2 ({cia_2_n_33,cia_2_n_34,cia_2_n_35,cia_2_n_36,cia_2_n_37,cia_2_n_38,cia_2_n_39}),
        .\data_out_reg[7]_3 ({cia_2_n_40,cia_2_n_41,cia_2_n_42,cia_2_n_43,cia_2_n_44,cia_2_n_45,cia_2_n_46}),
        .\data_out_reg[7]_4 ({cia_1_data_out[7:3],cia_1_data_out[1]}),
        .\int_mask_reg[0]_0 (cia_2_n_5),
        .\int_mask_reg[0]_1 (mycpu_n_115),
        .\int_mask_reg[1]_0 (cia_2_n_4),
        .\int_mask_reg[1]_1 (mycpu_n_114),
        .p_0_in(D),
        .ram_out({ram_out[7:3],ram_out[0]}),
        .ram_reg_1_3(vic_inst_n_71),
        .ram_reg_1_3_0(basic_n_3),
        .ram_reg_1_4(vic_inst_n_72),
        .ram_reg_1_4_0(basic_n_5),
        .ram_reg_1_5(vic_inst_n_73),
        .ram_reg_1_5_0(basic_n_8),
        .\reg_1_6510_reg[1] (mycpu_n_147),
        .\reg_1_6510_reg[1]_0 (mycpu_n_124),
        .\reg_1_6510_reg[2] (data0[2:0]),
        .\reg_1_6510_reg[6] (kernel_n_6),
        .\reg_1_6510_reg[7] (kernel_n_5),
        .runmode_status_a(runmode_status_a),
        .runmode_status_b(runmode_status_b),
        .\slave_reg_0_reg[0]_0 (mycpu_n_85),
        .\slave_reg_0_reg[1]_0 (mycpu_n_87),
        .slave_reg_14(slave_reg_14_2),
        .slave_reg_15(slave_reg_15_3),
        .started_reg(mycpu_n_118),
        .started_reg_0(mycpu_n_116),
        .started_status_a(started_status_a_1),
        .started_status_b(started_status_b_0),
        .\state_reg[1] (mycpu_n_74),
        .\state_reg[5] (mycpu_n_63));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    clk_1_enable_reg
       (.C(clk),
        .CE(1'b1),
        .D(clk_1_enable_reg0_n_0),
        .Q(clk_1_enable),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h80)) 
    clk_1_enable_reg0
       (.I0(clk_div_counter[1]),
        .I1(clk_div_counter[2]),
        .I2(clk_div_counter[0]),
        .O(clk_1_enable_reg0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk_2_enable_i_1
       (.I0(clk_div_counter[1]),
        .I1(clk_div_counter[0]),
        .O(clk_2_enable_reg0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    clk_2_enable_reg
       (.C(clk),
        .CE(1'b1),
        .D(clk_2_enable_reg0),
        .Q(clk_2_enable),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_div_counter[0]_i_1 
       (.I0(clk_div_counter[0]),
        .O(\clk_div_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_div_counter[1]_i_1 
       (.I0(clk_div_counter[0]),
        .I1(clk_div_counter[1]),
        .O(\clk_div_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clk_div_counter[2]_i_1 
       (.I0(clk_div_counter[0]),
        .I1(clk_div_counter[1]),
        .I2(clk_div_counter[2]),
        .O(\clk_div_counter[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_div_counter_cycle[0]_i_1 
       (.I0(clk_div_counter_cycle[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_div_counter_cycle[1]_i_1 
       (.I0(clk_div_counter_cycle[0]),
        .I1(clk_div_counter_cycle[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clk_div_counter_cycle[2]_i_1 
       (.I0(clk_div_counter_cycle[2]),
        .I1(clk_div_counter_cycle[1]),
        .I2(clk_div_counter_cycle[0]),
        .O(p_0_in[2]));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_cycle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(clk_div_counter_cycle[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_cycle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(clk_div_counter_cycle[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_cycle_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(clk_div_counter_cycle[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\clk_div_counter[0]_i_1_n_0 ),
        .Q(clk_div_counter[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\clk_div_counter[1]_i_1_n_0 ),
        .Q(clk_div_counter[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\clk_div_counter[2]_i_1_n_0 ),
        .Q(clk_div_counter[2]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4000" *) 
  (* RTL_RAM_NAME = "inst/color_ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    color_ram_reg
       (.ADDRARDADDR({\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr_b[9:1],vic_inst_n_62,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_color_ram_reg_DOADO_UNCONNECTED[15:4],color_ram_out}),
        .DOBDO({NLW_color_ram_reg_DOBDO_UNCONNECTED[15:4],color_ram_out2}),
        .DOPADOP(NLW_color_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_color_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({color_ram_write_enable,color_ram_write_enable}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h41)) 
    \cont_bits[0]_i_1 
       (.I0(cont_bits[0]),
        .I1(clk),
        .I2(target_logic_level),
        .O(\cont_bits[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h6006)) 
    \cont_bits[1]_i_1 
       (.I0(cont_bits[1]),
        .I1(cont_bits[0]),
        .I2(clk),
        .I3(target_logic_level),
        .O(\cont_bits[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cont_bits_reg[0] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .D(\cont_bits[0]_i_1_n_0 ),
        .Q(cont_bits[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cont_bits_reg[1] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .D(\cont_bits[1]_i_1_n_0 ),
        .Q(cont_bits[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    do_sample0
       (.I0(cont_bits[1]),
        .I1(cont_bits[0]),
        .I2(target_logic_level),
        .O(do_sample0__0));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    do_sample_reg
       (.C(axi_clk_in),
        .CE(1'b1),
        .D(do_sample0__0),
        .Q(do_sample),
        .R(1'b0));
  FDRE flag1_delayed_reg
       (.C(clk_1_mhz),
        .CE(1'b1),
        .D(flag1),
        .Q(flag1_delayed),
        .R(1'b0));
  design_1_block_test_0_0_rom kernel
       (.D({ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .\DIHOLD_reg[7] (kernel_n_5),
        .\IRHOLD_reg[0] (kernel_n_1),
        .\IRHOLD_reg[1] (kernel_n_0),
        .\IRHOLD_reg[2] (kernel_n_3),
        .\IRHOLD_reg[3] (kernel_n_2),
        .\IRHOLD_reg[4] (kernel_n_4),
        .\IRHOLD_reg[5] (kernel_n_7),
        .\IRHOLD_reg[6] (kernel_n_6),
        .Q({data0[7:6],data0[1]}),
        .\addr_delayed_reg[15] (addr_delayed[15:13]),
        .\addr_delayed_reg[8] (mycpu_n_143),
        .clk(clk_1_mhz),
        .\data_out_reg_reg[6] (vic_inst_n_77),
        .\data_out_reg_reg[7] (vic_inst_n_76),
        .ram_out({ram_out[7:2],ram_out[0]}),
        .rom_out_reg_1_0(basic_n_6),
        .rom_out_reg_1_1(basic_n_7));
  design_1_block_test_0_0_cpu mycpu
       (.\ABH_reg[1]_0 (mycpu_n_33),
        .AR(reset0),
        .D({ADDRARDADDR[6:3],\addr_a[3] ,ADDRARDADDR[2:0]}),
        .E(sprite_0_ypos),
        .\IRHOLD_reg[0]_0 (mycpu_n_144),
        .\IRHOLD_reg[1]_0 (mycpu_n_34),
        .\IRHOLD_reg[1]_1 (mycpu_n_141),
        .\IRHOLD_reg[2]_0 (mycpu_n_143),
        .\IRHOLD_reg[2]_1 (mycpu_n_146),
        .\IRHOLD_reg[2]_2 (mycpu_n_152),
        .\IRHOLD_reg[3]_0 (mycpu_n_35),
        .\IRHOLD_reg[3]_1 (mycpu_n_147),
        .\IRHOLD_reg[3]_2 (mycpu_n_149),
        .\IRHOLD_reg[3]_3 (mycpu_n_150),
        .\IRHOLD_reg[3]_4 (mycpu_n_153),
        .\IRHOLD_reg[3]_5 (mycpu_n_154),
        .\IRHOLD_reg[4]_0 (mycpu_n_36),
        .\IRHOLD_reg[4]_1 (mycpu_n_142),
        .\IRHOLD_reg[4]_2 (mycpu_n_145),
        .\IRHOLD_reg[4]_3 (mycpu_n_148),
        .\IRHOLD_reg[4]_4 (mycpu_n_151),
        .IRHOLD_valid(IRHOLD_valid),
        .IRHOLD_valid_reg_0(vic_inst_n_31),
        .IRHOLD_valid_reg_1(vic_inst_n_32),
        .IRHOLD_valid_reg_2(vic_inst_n_65),
        .IRHOLD_valid_reg_3(vic_inst_n_26),
        .IRHOLD_valid_reg_4(vic_inst_n_28),
        .IRHOLD_valid_reg_5(vic_inst_n_64),
        .IRHOLD_valid_reg_6(vic_inst_n_30),
        .I_reg_0(P),
        .I_reg_1(vic_inst_n_27),
        .I_reg_2(vic_inst_n_29),
        .Q(vic_inst_n_67),
        .SS(c64_reset),
        .WEA(mycpu_n_130),
        .adc_bcd_reg_0(IRHOLD),
        .\addr_a[15] ({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,mycpu_n_24}),
        .\addr_delayed_reg[15] (addr_delayed),
        .\background_color_reg[3] (background_color),
        .\border_color_reg[3] (border_color),
        .c_data_debug(c_data_debug),
        .cia_2_port_a(cia_2_port_a),
        .clk(clk_1_mhz),
        .\clk_div_counter_cycle_reg[1] (clk_div_counter_cycle[1:0]),
        .color_ram_reg(color_ram_write_enable),
        .\cond_code_reg[0]_0 (IR),
        .\counter_reg[0] (mycpu_n_116),
        .\counter_reg[0]_0 (mycpu_n_118),
        .\counter_reg[0]_1 (mycpu_n_120),
        .\counter_reg[0]_2 (mycpu_n_122),
        .\counter_reg[0]_3 (cia_2_n_9),
        .\counter_reg[1] (cia_2_n_10),
        .\counter_reg[2] (cia_2_n_11),
        .\counter_reg[3] (cia_2_n_12),
        .\counter_reg[4] (cia_2_n_14),
        .\counter_reg[5] (cia_2_n_15),
        .\counter_reg[6] (cia_2_n_16),
        .\counter_reg[7] (cia_2_n_17),
        .\cpu_data_debug[7] (D),
        .data36__0(data36__0),
        .\data_out_reg[6] (mycpu_n_79),
        .\data_out_reg[7] (mycpu_n_61),
        .\data_out_reg[7]_0 (mycpu_n_125),
        .\data_out_reg[7]_1 ({mycpu_n_132,mycpu_n_133,mycpu_n_134,mycpu_n_135,mycpu_n_136,mycpu_n_137,mycpu_n_138,mycpu_n_139}),
        .\data_out_reg_reg[0] (mycpu_n_179),
        .\data_out_reg_reg[1] (mycpu_n_178),
        .\data_out_reg_reg[2] (mycpu_n_177),
        .\data_out_reg_reg[3] (mycpu_n_27),
        .\data_out_reg_reg[3]_0 (mycpu_n_176),
        .\data_out_reg_reg[6] (mycpu_n_29),
        .\data_out_reg_reg[6]_0 (mycpu_n_30),
        .\data_out_reg_reg[7] (data_out_reg),
        .\data_out_reg_reg[7]_0 (mycpu_n_174),
        .\data_out_reg_reg[7]_1 (mycpu_n_175),
        .\extra_background_color_1_reg[3] (extra_background_color_1),
        .\extra_background_color_2_reg[3] (extra_background_color_2),
        .\filter_reg[fc][0] (mycpu_n_84),
        .\filter_reg[fc][1] (mycpu_n_86),
        .\filter_reg[fc][2] (mycpu_n_181),
        .\filter_reg[fc][3] (mycpu_n_101),
        .\filter_reg[off3] (mycpu_n_95),
        .\filter_reg[res][3] (filter),
        .index_y_reg_0(mycpu_n_6),
        .\int_enabled_reg[4] (vic_inst_n_106),
        .\int_enabled_reg[5] (vic_inst_n_107),
        .\int_enabled_reg[6] (vic_inst_n_103),
        .\int_enabled_reg[7] (int_enabled),
        .\int_enabled_reg[7]_0 (vic_inst_n_105),
        .\int_mask_reg[0] (mycpu_n_62),
        .\int_mask_reg[0]_0 (mycpu_n_115),
        .\int_mask_reg[0]_1 (cia_1_n_14),
        .\int_mask_reg[0]_2 (cia_2_n_5),
        .\int_mask_reg[1] (mycpu_n_72),
        .\int_mask_reg[1]_0 (mycpu_n_114),
        .\int_mask_reg[1]_1 (cia_1_n_15),
        .\int_mask_reg[1]_2 (cia_2_n_4),
        .\int_mask_reg[4] (mycpu_n_73),
        .\int_mask_reg[4]_0 (mycpu_n_74),
        .\int_mask_reg[4]_1 (cia_1_n_4),
        .\int_mask_reg[4]_2 (cia_1_n_13),
        .\int_stat_reg[0] (cia_2_n_6),
        .\int_stat_reg[1] (mycpu_n_124),
        .\int_stat_reg[1]_0 (mycpu_n_128),
        .\int_stat_reg[1]_1 (cia_2_n_7),
        .load_only_reg_0(mycpu_n_2),
        .\mem_pointers_reg[7] (mem_pointers),
        .\mem_pointers_reg[7]_0 (vic_inst_n_94),
        .\multi_color_mode_reg[7] (multi_color_mode),
        .\multi_color_mode_reg[7]_0 ({vic_inst_n_78,vic_inst_n_79,vic_inst_n_80,vic_inst_n_81,vic_inst_n_82,vic_inst_n_83,vic_inst_n_84,vic_inst_n_85}),
        .p_0_in0_in(mycpu_n_157),
        .ram_out(ram_out[2:0]),
        .ram_reg_0_5(mycpu_n_156),
        .ram_reg_1_0(vic_inst_n_66),
        .ram_reg_1_1(basic_n_1),
        .ram_reg_1_2(cia_1_n_3),
        .ram_reg_1_3(cia_2_n_23),
        .ram_reg_1_4(mycpu_n_155),
        .ram_reg_1_4_0(cia_2_n_24),
        .ram_reg_1_5(cia_2_n_27),
        .ram_reg_1_6(cia_2_n_26),
        .ram_reg_1_7(cia_2_n_25),
        .raster_int(raster_int),
        .raster_int_reg(mycpu_n_158),
        .\rasterline_ref_reg[7] (mycpu_n_28),
        .\rasterline_ref_reg[7]_0 (rasterline_ref),
        .\reg_1_6510_reg[0] (reg_1_65100),
        .\reg_1_6510_reg[2] (data0[2:0]),
        .reg_fc({sid_n_0,sid_n_1,sid_n_2}),
        .reset_cpu(reset_cpu),
        .runmode_status_a(runmode_status_a),
        .runmode_status_b(runmode_status_b),
        .\screen_control_1_reg[7] (screen_control_1),
        .\screen_control_2_reg[7] (screen_control_2),
        .\screen_control_2_reg[7]_0 ({vic_inst_n_95,vic_inst_n_96,vic_inst_n_97,p_2_in10_in,vic_inst_n_99,vic_inst_n_100,vic_inst_n_101,vic_inst_n_102}),
        .\slave_reg_0_reg[0] (mycpu_n_32),
        .\slave_reg_0_reg[0]_0 (mycpu_n_63),
        .\slave_reg_0_reg[0]_1 (mycpu_n_85),
        .\slave_reg_0_reg[1] (mycpu_n_87),
        .\slave_reg_0_reg[7] (slave_reg_0),
        .slave_reg_14(slave_reg_14_2),
        .slave_reg_14_1(slave_reg_14),
        .\slave_reg_14_reg[6] ({cia_2_n_47,cia_2_n_48,cia_2_n_49}),
        .\slave_reg_14_reg[7] (cia_2_n_8),
        .slave_reg_15(slave_reg_15_3),
        .slave_reg_15_0(slave_reg_15),
        .\slave_reg_15_reg[6] ({cia_2_n_50,cia_2_n_51,cia_2_n_52}),
        .\slave_reg_2_reg[4] (cia_2_n_13),
        .\slave_reg_2_reg[7] (slave_reg_2_9),
        .\slave_reg_2_reg[7]_0 (slave_reg_2),
        .\slave_reg_2_reg[7]_1 ({cia_2_n_33,cia_2_n_34,cia_2_n_35,cia_2_n_36,cia_2_n_37,cia_2_n_38,cia_2_n_39}),
        .\slave_reg_3_reg[7] (slave_reg_3_8),
        .\slave_reg_3_reg[7]_0 (slave_reg_3),
        .\slave_reg_3_reg[7]_1 ({cia_2_n_40,cia_2_n_41,cia_2_n_42,cia_2_n_43,cia_2_n_44,cia_2_n_45,cia_2_n_46}),
        .\slave_reg_4_reg[7] (slave_reg_4_4),
        .\slave_reg_4_reg[7]_0 (slave_reg_4),
        .\slave_reg_5_reg[7] (slave_reg_5_5),
        .\slave_reg_5_reg[7]_0 (slave_reg_5),
        .\slave_reg_6_reg[7] (slave_reg_6_6),
        .\slave_reg_6_reg[7]_0 (slave_reg_6),
        .\slave_reg_7_reg[7] (slave_reg_7_7),
        .\slave_reg_7_reg[7]_0 (slave_reg_7),
        .\sprite_0_xpos_reg[7] (mycpu_n_15),
        .\sprite_0_xpos_reg[7]_0 (mycpu_n_26),
        .\sprite_0_xpos_reg[7]_1 (p_40_in),
        .\sprite_1_xpos_reg[7] (sprite_1_xpos),
        .\sprite_1_ypos_reg[4] (vic_inst_n_114),
        .\sprite_1_ypos_reg[5] (vic_inst_n_112),
        .\sprite_1_ypos_reg[6] (vic_inst_n_110),
        .\sprite_1_ypos_reg[7] (sprite_1_ypos),
        .\sprite_1_ypos_reg[7]_0 (vic_inst_n_108),
        .\sprite_2_xpos_reg[7] (sprite_2_xpos),
        .\sprite_2_ypos_reg[7] (sprite_2_ypos),
        .\sprite_3_xpos_reg[7] (sprite_3_xpos),
        .\sprite_3_ypos_reg[7] (sprite_3_ypos),
        .\sprite_4_xpos_reg[7] (sprite_4_xpos),
        .\sprite_4_ypos_reg[7] (sprite_4_ypos),
        .\sprite_5_xpos_reg[7] (sprite_5_xpos),
        .\sprite_5_ypos_reg[7] (sprite_5_ypos),
        .\sprite_6_xpos_reg[7] (sprite_6_xpos),
        .\sprite_6_ypos_reg[7] (sprite_6_ypos),
        .\sprite_7_xpos_reg[7] (sprite_7_xpos),
        .\sprite_7_ypos_reg[7] (sprite_7_ypos),
        .\sprite_enabled_reg[7] (sprite_enabled),
        .\sprite_enabled_reg[7]_0 ({vic_inst_n_86,vic_inst_n_87,vic_inst_n_88,vic_inst_n_89,vic_inst_n_90,vic_inst_n_91,vic_inst_n_92,vic_inst_n_93}),
        .\sprite_msb_x_reg[7] (sprite_msb_x),
        .\sprite_msb_x_reg[7]_0 (vic_inst_n_25),
        .\sprite_multi_color_0_reg[4] (vic_inst_n_115),
        .\sprite_multi_color_0_reg[5] (vic_inst_n_113),
        .\sprite_multi_color_0_reg[6] (vic_inst_n_111),
        .\sprite_multi_color_0_reg[7] (sprite_multi_color_0),
        .\sprite_multi_color_0_reg[7]_0 (vic_inst_n_109),
        .\sprite_multi_color_1_reg[4] (vic_inst_n_48),
        .\sprite_multi_color_1_reg[5] (vic_inst_n_47),
        .\sprite_multi_color_1_reg[6] (vic_inst_n_46),
        .\sprite_multi_color_1_reg[7] (sprite_multi_color_1),
        .\sprite_multi_color_1_reg[7]_0 (vic_inst_n_45),
        .\sprite_primary_color_0_reg[7] (sprite_primary_color_0),
        .\sprite_primary_color_1_reg[7] (sprite_primary_color_1),
        .\sprite_primary_color_1_reg[7]_0 ({vic_inst_n_116,vic_inst_n_117,vic_inst_n_118,vic_inst_n_119}),
        .\sprite_primary_color_2_reg[7] (mycpu_n_31),
        .\sprite_primary_color_2_reg[7]_0 (sprite_primary_color_2),
        .\sprite_primary_color_2_reg[7]_1 ({vic_inst_n_120,vic_inst_n_121,vic_inst_n_122,vic_inst_n_123}),
        .\sprite_primary_color_3_reg[7] (sprite_primary_color_3),
        .\sprite_primary_color_3_reg[7]_0 ({vic_inst_n_124,vic_inst_n_125,vic_inst_n_126,vic_inst_n_127}),
        .\sprite_primary_color_4_reg[7] (sprite_primary_color_4),
        .\sprite_primary_color_4_reg[7]_0 ({vic_inst_n_128,vic_inst_n_129,vic_inst_n_130,vic_inst_n_131}),
        .\sprite_primary_color_5_reg[7] (sprite_primary_color_5),
        .\sprite_primary_color_6_reg[7] (sprite_primary_color_6),
        .\sprite_primary_color_7_reg[7] (mycpu_n_25),
        .\sprite_primary_color_7_reg[7]_0 (sprite_primary_color_7),
        .\sprite_priority_reg[7] (sprite_priority),
        .started_status_a(started_status_a_1),
        .started_status_a_3(started_status_a),
        .started_status_b(started_status_b_0),
        .started_status_b_2(started_status_b),
        .\state_reg[1]_0 (cia_1_n_2),
        .v1_out(v1_out),
        .v4_out(v4_out),
        .v7_out(v7_out),
        .\v_reg[0][atk][0] (mycpu_n_183),
        .\v_reg[0][freq][8] ({mycpu_n_187,mycpu_n_188}),
        .\v_reg[0][pw][8] ({mycpu_n_99,mycpu_n_100}),
        .\v_reg[0][stn][0] (mycpu_n_103),
        .\v_reg[1][atk][0] (mycpu_n_94),
        .\v_reg[1][freq][8] ({mycpu_n_89,mycpu_n_90}),
        .\v_reg[1][pw][8] ({mycpu_n_91,mycpu_n_92}),
        .\v_reg[1][stn][0] (mycpu_n_93),
        .\v_reg[2][atk][0] (mycpu_n_102),
        .\v_reg[2][freq][8] ({mycpu_n_96,mycpu_n_97}),
        .\v_reg[2][pw][8] ({mycpu_n_185,mycpu_n_186}),
        .\v_reg[2][stn][0] (mycpu_n_184),
        .we_debug(we_debug),
        .write_back_reg_0(mycpu_n_4),
        .write_back_reg_1(mycpu_n_5),
        .\x_expand_reg[7] (x_expand),
        .\x_expand_reg[7]_0 ({vic_inst_n_17,vic_inst_n_18,vic_inst_n_19,vic_inst_n_20,vic_inst_n_21,vic_inst_n_22,vic_inst_n_23,vic_inst_n_24}),
        .\y_expand_reg[7] (y_expand),
        .\y_expand_reg[7]_0 ({vic_inst_n_6,vic_inst_n_7,vic_inst_n_8,vic_inst_n_9,vic_inst_n_10,vic_inst_n_11,vic_inst_n_12,vic_inst_n_13}));
  FDRE \pixel_16_bit_delay_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[8]),
        .Q(pixel_16_bit_delay[12]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[9]),
        .Q(pixel_16_bit_delay[13]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[10]),
        .Q(pixel_16_bit_delay[14]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[11]),
        .Q(pixel_16_bit_delay[15]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[0]),
        .Q(pixel_16_bit_delay[1]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[1]),
        .Q(pixel_16_bit_delay[2]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[2]),
        .Q(pixel_16_bit_delay[3]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[3]),
        .Q(pixel_16_bit_delay[4]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[7]),
        .Q(pixel_16_bit_delay[6]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[4]),
        .Q(pixel_16_bit_delay[7]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[5]),
        .Q(pixel_16_bit_delay[8]),
        .R(1'b0));
  FDRE \pixel_16_bit_delay_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(out_rgb[6]),
        .Q(pixel_16_bit_delay[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pixel_sample_offset_reg
       (.C(clk),
        .CE(1'b1),
        .D(vic_inst_n_4),
        .Q(pixel_sample_offset),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8511111311D11F76A80000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1A79BDD815553333F00A924900),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h0000000000000000000000000000000000000001270010038940000500009454),
    .INIT_05(256'h921CC230A5A3890200010000C05D45322000C000000000000000000000000000),
    .INIT_06(256'h20D40850205408502054085020D4085020444105094288121804105094288329),
    .INIT_07(256'h0B086323042C218C8C31B0821230C6C8E27448D120F448D120F448D1207448D0),
    .INIT_08(256'h12992218637400104240E2420B6421B24A640821848C11B0861230C2C208C8C3),
    .INIT_09(256'h1802D904442021271240010006244A648046000040C4E2408400088100800089),
    .INIT_0A(256'h03001840C0061061C48402042010080402030081180C06030180C02065324300),
    .INIT_0B(256'h18201861C108080042020010810C206003081800C20C08404002101000840861),
    .INIT_0C(256'h0800042048C20060003082610C0104010C1186018201861C10C0104010C11860),
    .INIT_0D(256'hCE8067C834F04F861A09D0C3C13E1C53210800800042048C2006000308261080),
    .INIT_0E(256'h187B079201C3C188E0143C188681C3CD91D02879B218E243C811A008F2051F20),
    .INIT_0F(256'h6630F61E940E3C188E81478310D03879B23A050F36431C4C61B064806A1D4533),
    .INIT_10(256'h1E0606061C4C8C8C6818180851323211A060602144C8C84E2630D86900D43A8A),
    .INIT_11(256'h6231E068C061C4C188C68746010A3C188468746010A3C1884781818187132323),
    .INIT_12(256'h0730FA1EC3D07800C3848C7800C3848C68004284846800428484781A30187130),
    .INIT_13(256'hC8C7818181871323231A060602144C8C8468181808513232129901CC3E87B0F4),
    .INIT_14(256'hC188C785A301871B06231A068C02144C1884681A300851306211E0606061C4C8),
    .INIT_15(256'hD01CC3E87B0F41E0030E1231E0030E1231A0010A1211A0010A1211E168C061C6),
    .INIT_16(256'h879B2314CC61EC3D281C7966740A3CB318070F36CE0143CDB18E240730FA1EC3),
    .INIT_17(256'hE2630F6500E1E59388050F2C8C461ECA070E599D02872CC68C3D900E1E6C9C02),
    .INIT_18(256'h221479B623438B221479B62533186CA029461B203E8C36403A5186C3480F81F8),
    .INIT_19(256'h666343B6221479662343B62214796623C38B261C79B663C38B261C79B663438B),
    .INIT_1A(256'hC1261C3663C1261C366341221436234122143623C3B6261C796663C3B6261C79),
    .INIT_1B(256'hD8C30D8C34D8C30D8434C8430C8434C8430C9C480E61F43D87A03987D0F61E83),
    .INIT_1C(256'h831061010620C4094C8C326C6183630C9B1860D8432642183210C990860C8C34),
    .INIT_1D(256'h1840418831027121010620C41840418831021008308308308041841840840418),
    .INIT_1E(256'h36C8C16494C840418831061010620C4084020C20C20C201061061021010620C4),
    .INIT_1F(256'h230DB230592104CB1866D8C132C2099230CD918264841658C36D8C165841648C),
    .INIT_20(256'h099230CD918264841658C36D8C165841648C36C8C16481059630DB6305961059),
    .INIT_21(256'h41248C32C8C12484132C619B6304CB082648C3364609920104CB1866D8C132C2),
    .INIT_22(256'h3300A08DC0282331C4841258C32D8C125841248C32C8C124841258C32D8C1258),
    .INIT_23(256'hC80A08DC02823700A08CC02823300A08DC02823700A08CC02823300A08DC0282),
    .INIT_24(256'h40A0A0EE814141DD0282839A050507340A0A0EE814141CD028283BA050507314),
    .INIT_25(256'hB23DC0282C8F300A0B23DC0282C8F31C4C0A0A0EE814141DD0282839A0505073),
    .INIT_26(256'hC0282C8F700A0B23CC0282C8F300A0B23DC0282C8F700A0B23CC0282C8F300A0),
    .INIT_27(256'h14141DD0282839A050507340A0A0EE814141CD028283BA050507314C80A0B23D),
    .INIT_28(256'hC8F300A0B23DC0282C8F31C4C0A0A0EE814141DD0282839A050507340A0A0EE8),
    .INIT_29(256'h00A0B23CC0282C8F300A0B23DC0282C8F700A0B23CC0282C8F300A0B23DC0282),
    .INIT_2A(256'h687133D01E0A0C528078283527A0341408A500D0502A14C80A0B23DC0282C8F7),
    .INIT_2B(256'hA08D0502AA408D0502A14C8FA83C164684D80F0591B41F50682C8509B01A0B21),
    .INIT_2C(256'hC1646D52063C1646D2E831A0B216A9031A0B21687137411E0A0D54811E0A0D4B),
    .INIT_2D(256'h0A091300E098B6C0282625B00E0916B00A0912B00E080B6C0282025B14CDD063),
    .INIT_2E(256'h091700A09130038245C0028244C40E088BA050444D038222E814111300E09170),
    .INIT_2F(256'h700A091300E098B6C0282625B00E0916B00A0912B00E090B2C0282424B1C480E),
    .INIT_30(256'h0E091700A09130038245C0028244C40E088BA050444D038222E814111300E091),
    .INIT_31(256'h91700A091300E098B6C0282625B00E0916B00A0912B00E080B6C0282025B14C8),
    .INIT_32(256'h900E091700A09130038245C0028244C40E088BA050444D038222E814111300E0),
    .INIT_33(256'hB4A000000063F2AAA3B12AAA33C310AAFB7E0532683412911A044469776EB038),
    .INIT_34(256'h70719C1C61B41C65941C63838CF0719C1C67045323E1F048C87C3E0F81F07131),
    .INIT_35(256'hE31C3C67878CE1E33B11E3BC1C670719C1C670719C1C6F838D7071AE0E37C1C6),
    .INIT_36(256'h100001E33878CE1E33878CE1E37C3C6B878D70F1BE1E33878CE1E30DA1E32CA1),
    .INIT_37(256'h24430A99D3E010D480098030C31031A7C808840000D10C2020300012D90C2022),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10A89D3E03475),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_0
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_0_n_19),
        .CASCADEOUTB(ram_reg_0_0_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_0_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_130,mycpu_n_130,mycpu_n_130,mycpu_n_130}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2EBEBEBDEB7EBF72980000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5A793DC9050808005589800000),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0AFFE1284400BFF10008130E),
    .INIT_05(256'h4ACA148E487954A8A854546A2A011288A3FF07FFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hA8354A95A8354A95A8354A95A8354A95A8A09B494B5A0A0AD2A9B494B5A0A285),
    .INIT_07(256'h0241420A2009040028A1241000A200A611354A95A8B54A95A8B54A95A8B54A95),
    .INIT_08(256'h08548A514A47508210265514424105202512A10408288124140082049440820A),
    .INIT_09(256'h5001156115002E12A95888AA04B82512B5555402E302112A2AA8B50D545517A6),
    .INIT_0A(256'h2A2141028810505C2220100100804020100804005028140A0502814050A95A55),
    .INIT_0B(256'h5108414968285102081440828020A144082051020A0A414A885040A204140505),
    .INIT_0C(256'h510320810208114408828748280A200820041005100414148294A21482104108),
    .INIT_0D(256'hA84250212A242925808504B010A0932888290510820840208414420829248286),
    .INIT_0E(256'h36D6650694128B5CA94128B5C2941699595282D32B0A5510A90A10840842C2A4),
    .INIT_0F(256'h10EDAC541DA0A8118BB41502307682D3222ED05A6441C224DB6641A9908290A9),
    .INIT_10(256'hA0ACAD254159DACAC233B5858465690A0ACAD214159DAC2550EDB141D6094065),
    .INIT_11(256'hD52A08C5AA54158B5CAC2A6D70B089B5428222D50A0A8B5C2C233B5958465692),
    .INIT_12(256'hD28C47B59A86C2C4AC284A828CA82CCAC2C42C2842828C282CC2C2B36B958466),
    .INIT_13(256'h80A829210150526222B084C44161090802829210050526220854F6B755694E2A),
    .INIT_14(256'h9110A821022150520462B0A488C161091102821022050520460B084C44561090),
    .INIT_15(256'hA94A111AD62A0B0B02B0A02A0A22A0B22B0B00B0A00A0A20A0B20B0A488C5610),
    .INIT_16(256'h2D32014A21DB58A83341504C59A0A8260CD05A648B34169920E1135AD554A528),
    .INIT_17(256'h5526DACD3A0B4102B9D05A0805CDB59850441314282209829B6B30A0B4C81428),
    .INIT_18(256'h416112201415220141532410A836D981970DB6680A1B6CC0D1C76D8A0EB06A06),
    .INIT_19(256'h4C561524C16112481411048141504C1611324561122054152205415324561132),
    .INIT_1A(256'h16056140541445416456160161401414414164161524C5611248541104854150),
    .INIT_1B(256'h1288012080128A4920840288002080028A484227B5BAAB4A715694623DACD436),
    .INIT_1C(256'hA8114829542A0444A22086094420482102514C92086014420082100514C82084),
    .INIT_1D(256'h120A450881012A8829542A04520A550A8110829AA1A818A414D50D40C420A550),
    .INIT_1E(256'hA482084042A20A45088104829142204020A62862060905314310300829142204),
    .INIT_1F(256'h0A29208210082992514C920860905320A2990410C020A4928A492084120A4828),
    .INIT_20(256'h5320A2990410C020A4928A492084120A4828A4820840282924A2924821048292),
    .INIT_21(256'h0A0828A082080020A6494532482182414C828A64104300882992514C92086090),
    .INIT_22(256'hA19A0A2966828A1C2220A0928A092080120A0828A082080020A0928A09208012),
    .INIT_23(256'h21A0A2966828A19A0A2966828A19A0A2966828A19A0A2966828A19A0A2966828),
    .INIT_24(256'hDA0A044BB41408876828112ED050221DA0A044BB41408876828112ED050221CA),
    .INIT_25(256'h6769668299DA19A0A6769668299DA1CAA5A0A044BB41408876828112ED050221),
    .INIT_26(256'h668299DA19A0A6769668299DA19A0A6769668299DA19A0A6769668299DA19A0A),
    .INIT_27(256'h41408876828112ED050221DA0A044BB41408876828112ED050221C2A1A0A6769),
    .INIT_28(256'h9DA19A0A6769668299DA1C225A0A044BB41408876828112ED050221DA0A044BB),
    .INIT_29(256'h9A0A6769668299DA19A0A6769668299DA19A0A6769668299DA19A0A676966829),
    .INIT_2A(256'hD32A8045A0A0498112828122408B4140830225050204CA21A0A6769668299DA1),
    .INIT_2B(256'h8250502058A85050204C2A580B414CE5F1A250533969B0168299C3E344A0A670),
    .INIT_2C(256'h14CE5AC54D414CE5A620EA0A670D62A6A0A670D3089104A0A048B150A0A04898),
    .INIT_2D(256'hB0B061DB0B332C66C2CCC31DB0B0641DB0B06019B0B232866C2C8C21CA2441D4),
    .INIT_2E(256'hB2654B0B2610EC2C9958EC2C9858B0B332858599846C2CCCB3616661DB0B065D),
    .INIT_2F(256'h5DB0B061DB0B332C66C2CCC31DB0B0641DB0B06019B0B332866C2CCC21CAA4B0),
    .INIT_30(256'hB0B2654B0B2610EC2C9958EC2C9858B0B332858599846C2CCCB3616661DB0B06),
    .INIT_31(256'h065DB0B061DB0B332C66C2CCC31DB0B0641DB0B06019B0B332C66C2CCC31C2A4),
    .INIT_32(256'h44B0B2654B0B2610EC2C9958EC2C9858B0B332858599846C2CCCB3616661DB0B),
    .INIT_33(256'h6A5FFFFFFE44195552053FFF2A1252401682D28955C8F80A80C86A14A2D01684),
    .INIT_34(256'h020500814848814868814810298205208148010A94080000028100400A012A83),
    .INIT_35(256'h4A40894C1129044A400114208140205208148205008140102802051040A00814),
    .INIT_36(256'hAAA0044A01129044A41128044A008940112882250044A01128044A42444A4344),
    .INIT_37(256'hD10314D42851842F4554003083222A50AAAAAAA800920A8A8A8AA018CA0A8AA8),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE114C52851A14B),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_1
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_1_n_19),
        .CASCADEOUTB(ram_reg_0_1_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_1_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_130,mycpu_n_130,mycpu_n_130,mycpu_n_130}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5141401454401F72800000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1A793DC8050000003308000000),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h00000040000000000000000000000000000000039E00002241F5800B0014AC44),
    .INIT_05(256'h1A4E90A2612241A8A854542A2A0A0483C000E000000000000000000000000000),
    .INIT_06(256'hC0A870E1C02870E1C02870E1C02870E1C020F7FB7394A00A528BEDF529CA0234),
    .INIT_07(256'h0241420A2009040028A1241000A20088D46870E1C0A870E1C0A870E1C0A870E1),
    .INIT_08(256'h0251A851425114820008D450400105040D462904082881241400A2049040828A),
    .INIT_09(256'h500A952151000004834AA8AA06000906955154027A0090622AA88205455511C2),
    .INIT_0A(256'h0A20510288145051A8A0100100804028100804005028140A0402814046834A55),
    .INIT_0B(256'h5100514148284102081040828028A1440A2051028A0A41420810408204140145),
    .INIT_0C(256'h410020800288014400A282482808200820051005100514148280820082005100),
    .INIT_0D(256'hA8C05460203029848205109040A2106A28280410020800288014400A28248280),
    .INIT_0E(256'h0240E0209290180C89210180C0929200091242400100D450E8083004180053A0),
    .INIT_0F(256'h0614C3C9849C9180C89312301812726081224C4C1020120C090E0820BA00C4A2),
    .INIT_10(256'h9C8060653900404A62018184C403030988060613100404090414CF3841740989),
    .INIT_11(256'h0129CB0C025392180CA62C601098B1804262C6010989180C272018194E403032),
    .INIT_12(256'hC47D999879327220A7220A7220A7260A6220262202622026260272C30094E586),
    .INIT_13(256'h0CA72018194E401012988060613100C0C262018184C401010341711F66E23ECD),
    .INIT_14(256'h1804A72C30094E48603298B0C0213161804262C30084C4860309C8060653900C),
    .INIT_15(256'h3711F66661E4C9C8829C8829C8829C982988809888098880989809CB0C025396),
    .INIT_16(256'h2400401A8C2987930139230640989183004E4C1048131304100D45C47D9B88FB),
    .INIT_17(256'hD46048010949002228484801014090004A500110242800808120009490011024),
    .INIT_18(256'h613101861310186131008204A202402014009008080120100500A679C20BA058),
    .INIT_19(256'h0653163021316302131630213123061390186539018653901865390082531018),
    .INIT_1A(256'h9105391053910539305311013110131101313013963025396302539630253923),
    .INIT_1B(256'h1288612886128A6920820208602086020A68120B88FB3711F66E23ECCCC3C993),
    .INIT_1C(256'hCA1848299032060120A8830944084A2042514292083010408082040414282882),
    .INIT_1D(256'h120A640C8180482A29142284120A44088100A284A04A0424142402402028A650),
    .INIT_1E(256'hA68208601A0A8A4508A104829102204028A12812810905090090080A29943286),
    .INIT_1F(256'h08292082100A285251429288109050A0828504102028A6928A692886120A6820),
    .INIT_20(256'h51A0828D04106028A2928A292882120A2820A28208204A2924A2924A21048292),
    .INIT_21(256'h0A4820A482084028A24945124A20824144820A241041004A28D2514692883090),
    .INIT_22(256'h1008C88502222101A8A8A4928A492884120A4820A482084028A4928A49288412),
    .INIT_23(256'h889C985026261008C885022221009C985026261008C885022221008C88502222),
    .INIT_24(256'h09C9EDA81313DB402323B6A044476D008C8EDA81111DB402323B6A044476D01A),
    .INIT_25(256'h911502222445008C891150222244501A889C9EDA81313DB402323B6A044476D0),
    .INIT_26(256'h02626445008C8911502222445009C9911502626445008C8911502222445008C8),
    .INIT_27(256'h313DB402323B6A044476D008C8EDA81111DB402323B6A044476D012889C99115),
    .INIT_28(256'h445008C8911502222445012089C9EDA81313DB402323B6A044476D009C9EDA81),
    .INIT_29(256'h08C8911502222445009C9911502626445008C8911502222445008C8911502222),
    .INIT_2A(256'h304836009C8ECB5742723B2E2C01311D86AE84C4761C12089C99115026264450),
    .INIT_2B(256'h81CC47618281CC4761C1A0840139122444684E448918080262244088D0988910),
    .INIT_2C(256'h91224454033912246200198891022A01988910306A21039C8ECB05039C8ECB80),
    .INIT_2D(256'h988B1009C888A382622220E09C8B15E0988B11E09C880A382622020E1A8C0033),
    .INIT_2E(256'h8004490800042520011424200014948102248408012722628931131049C8B144),
    .INIT_2F(256'h4498893009C889A282622260A09C8B35A0988B31A09C881A682622061A1A8C94),
    .INIT_30(256'h948024490802042520091424200814948012248400812722268931113049C893),
    .INIT_31(256'h934498893009C889A282622260A09C8B35A0988B31A09C891A682622461A128C),
    .INIT_32(256'h14948024490802042520091424200814948012248400812722268931113049C8),
    .INIT_33(256'h9DAEAABFFE4787FFFABF3FFFA313F1A399F284837B50CA1F0A807C23673F9424),
    .INIT_34(256'hF2459C9165B491619C9167922C72459C916F5A483148A0909229144508A04833),
    .INIT_35(256'h8B3C9163922CE48B7905E7849163245AC916B245AC9165922CB2459E48B3C916),
    .INIT_36(256'hAAA0048B1922D648B5922D648B2C9165922CF2459E48B7922CE48B2DA48B0CE4),
    .INIT_37(256'hB15782543874A412C441016DF7802870E02A22A805F408A08A8AA015CC08A0A8),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF582553874A144),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_2
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_2_n_19),
        .CASCADEOUTB(ram_reg_0_2_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_2_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_130,mycpu_n_130,mycpu_n_130,mycpu_n_130}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0154001500554F72800000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1A793DC8050000000008124900),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA7FFDDE2C921BFF27FE6085D),
    .INIT_05(256'h9ACE77BE7EE2C9A8A8D4546A6A52059243FF77FFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hC3C83020C3483020C3483020C3483020C3676C933084AADADEB2DB31184AAF2C),
    .INIT_07(256'hEFCF7FBBE7BF3CF6EFBFFCF3DBBE7BE0B2483020C3C83020C3C83020C3C83020),
    .INIT_08(256'hD3C9AADF3DF5119EFF40B273CDB73DDF4B26A33CFEEF9FFCF7DBBE7FF3CFEEFB),
    .INIT_09(256'h4FD2FD67117F61A7B35A89AAFA0F4F66B55355FEB2F4F66226ABBBFD45D576C1),
    .INIT_0A(256'h7BE3DF1EF8F7D7F1ECE7F3F73FBFCFE7F3F9FCFDDFEFF3FBFDFEFF7FE7B35BD5),
    .INIT_0B(256'hDF3FDF7FD9EBCF1E78F3C79EBDEFAF7C7BE3DF1EFAFECF5E78F3C79E3CF5EF7D),
    .INIT_0C(256'hCF1FE78F6EF8FF7C7FBEBEF9EFF9E7F9E7DDF3FDF3FDF7FD9EFF9E7F9E7DDF3F),
    .INIT_0D(256'hECC7F663F8BF6DFF93ED9FF27DB3F87B39EBFCF1FE78F6EF8FF7C7FBEBEF9EBF),
    .INIT_0E(256'h4E29A2B0B3F176E7CB37176E74B3F166E7966E2CDCD0F672EBD931EC98F65BAF),
    .INIT_0F(256'h249C5343059F876E7CB370EDCE967E2CDCF2CDC59B9A1649389A2C0A38AF45B2),
    .INIT_10(256'h9F8B3B9F3F16773E6E2CEE6CDC59DCD9B8B3B9B37167734B269C4D1014715E8B),
    .INIT_11(256'hBBF9F8BB77F3F176E7E6E1DBBD9B876EF66E1DBBD9B876E767E2CEE7CFC59DCF),
    .INIT_12(256'hCD34318A68627E73E7E73E7E73E7E33E6E7366E7366E7366E3367E2EDDFCFC5D),
    .INIT_13(256'h73E7E2CEE7CFC59DCF9B8B3B9B371677366E2CEE6CDC59DCD2C9334D0C669A18),
    .INIT_14(256'h76EFE7E2EDDFCFC5DB9F9B8BB77B37176EF66E2EDDECDC5DB9D9F8B3B9F3F167),
    .INIT_15(256'h6334D0C629A189F9CF9F9CF9F9CF9F8CF9B9CD9B9CD9B9CD9B8CD9F8BB77F3F1),
    .INIT_16(256'hE2CD9A164938A686033F0EB3E19B8759D0CFC59B3C337166CD0B24CD34319A68),
    .INIT_17(256'hB269C52179F8B2CF0BCDC59668538A40CFC32CF866E19674A714819F8B367866),
    .INIT_18(256'h9B372CD9B372CD9B372CD9A7924E240BD5138902CE271205DD54E26880A38AE8),
    .INIT_19(256'hB3F370EB7B370EB7B370EB7B370EB3B3F2CD9F3F2CD9F3F2CD9F3F2CD9F372CD),
    .INIT_1A(256'hF3BF3F3BF3F3BF3F1BF373BB373BB373BB371BB3F0EB7F3F0EB7F3F0EB7F3F0E),
    .INIT_1B(256'h7EF997EF997EFB9FE7996E7996E7996E7B9E9EC99A686334D0C669A18C534313),
    .INIT_1C(256'h3BE4F9EA73CE7929ECEF99BF7CDDFBE6EFDF77FE799B73CDDB9E6EDCF77EEF99),
    .INIT_1D(256'h3E7A9CF39E4A7B3BEB77EEFD3E7ADCFB9F4BBEAFBEFBEE7CF57CF7CF72EFA9DF),
    .INIT_1E(256'hB9EE79969ECEFADDFBBF4F9EB73EE7D2EFABEFBEFB9F3D5F3DF3DCBBEA77CEF9),
    .INIT_1F(256'hB9EFFB9E7DBBEEFFDF77FEF9BBF3DDFB9EEFDCF376EFB9FEFB9FEF997E7B9EE7),
    .INIT_20(256'hDCFB9EE7DCF336EFB9FEFB9FEF997E7B9EE7B9EE79969BEFFFBEFFFBE7DF9EFF),
    .INIT_21(256'h7B9EE7B9EE7996EFB9FF7DCFFBE66FCF73EE7B9F73CCDB1BEE7FDF73FEF99BF3),
    .INIT_22(256'hCA58F8F3962E3CA1ECEFB9FEFB9FEF997E7B9EE7B9EE7996EFB9FEFB9FEF997E),
    .INIT_23(256'hCD9F9F3966E7CA59F9F3966E7CA58F8F3962E3CA58F8F3962E3CA59F9F3966E7),
    .INIT_24(256'h18F8DB1C3171B62863E36C70C5C6D8A19F9DB1C3373B62863E36C70C5C6D8A1E),
    .INIT_25(256'h9993866E6664A18F89993862E2664A1EC99F9DB1C3373B62867E76C70CDCED8A),
    .INIT_26(256'h866E6664A19F99993866E6664A18F89993862E2664A18F89993862E2664A19F9),
    .INIT_27(256'h171B62863E36C70C5C6D8A19F9DB1C3373B62863E36C70C5C6D8A16C99F99993),
    .INIT_28(256'h664A18F89993862E2664A16499F9DB1C3373B62867E76C70CDCED8A18F8DB1C3),
    .INIT_29(256'h19F99993866E6664A18F89993862E2664A18F89993862E2664A19F99993866E6),
    .INIT_2A(256'h385934858F8DBEC5863E36FB290B171B6D8B0C5C6DB616499F99993866E6664A),
    .INIT_2B(256'h8B45C6DB38C345C6DB6164C50B1F133E7070C7C4CF9C8A162E2674E0E18B899D),
    .INIT_2C(256'hF133E586131F133E706298B899D2C3098B899D385933168F8DBE71868F8DBEC9),
    .INIT_2D(256'h8B8EBA18F8CDF3062E3374C18F8EBF418B8EBB418F8D5F7062E3575C1648C531),
    .INIT_2E(256'h8EBE18B8EBA1E3E3AF81E2E3AE818F8DDF0C5C6EE863E377C3171BBA18F8EBE1),
    .INIT_2F(256'hE18B8CBA18F8CDF2062E3374818F8EBF018B8EBB018F8D5F6062E3575816498F),
    .INIT_30(256'h8F8CBE18B8CBA1E3E32F81E2E32E818F8CDF0C5C66E863E337C31719BA18F8CB),
    .INIT_31(256'hE9E18B8E9A18F8CCF3062E3334C18F8E9F418B8E9B418F8D4F7062E3535C1E49),
    .INIT_32(256'h998F8E9E18B8E9A1E3E3A781E2E3A6818F8DCF0C5C6E6863E373C3171B9A18F8),
    .INIT_33(256'h1884001555656EAAAB296AAAB2CA948931AEA7B2510788942017D0893235353D),
    .INIT_34(256'h2E1D4B87511387511B875370EA6E1D4B875A965B36A957EF6ED72BCAFB5E7B21),
    .INIT_35(256'h3A9B875370EA5C3AD4D95551875AE1D4B8752E1D4B875370EA6E1D4DC3A9B875),
    .INIT_36(256'h9AAFEC3AD70EA5C3A970EA5C3A9B875370EA6E1D4DC3A970EA5C3A889C3A88DC),
    .INIT_37(256'h5145BDBCBB759C9D5449FE4964BFFB76EBEA2EABF927FFAF8ABAAFE61FFFAFA8),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BDACBB75BF67),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_3
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_3_n_19),
        .CASCADEOUTB(ram_reg_0_3_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_3_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_156,mycpu_n_156,mycpu_n_156,mycpu_n_156}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001554000555166800000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19FD8598050000000008000000),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h000000600000000000000000000000000000000002000AA0605AC0018009100D),
    .INIT_05(256'h0EEB98E7416060FCFC7E7E3F3F0480C010000800000000000000000000000000),
    .INIT_06(256'h9492850A9412850A9412850A9412850A94380000A529FF0EF3A40008529FF206),
    .INIT_07(256'h0271C20E3009C60038E1271800E300881812850A9492850A9492850A9492850A),
    .INIT_08(256'h0060EE71805598E38400181C6001C704018339C60838C1271C00E3049C60838E),
    .INIT_09(256'h700897799D800800C1DCECFF06A00183BD99FE036000183B33FCC406667F9920),
    .INIT_0A(256'h0E3071838C1C705030385C01C2E170B85C2E170070B85C2E170B85C240C1DE66),
    .INIT_0B(256'h718071C14E3871838C1C60E38038E1C60E3071838E0A71C38C1C60E3071C01C7),
    .INIT_0C(256'h718038C0038C01C600E3824E390E310E3107188718871C94E380E300E3007180),
    .INIT_0D(256'hB8625C3129243924E087049C10E0900C0E384718238C1038C11C608E3864E380),
    .INIT_0E(256'h8B617610DB9B080C8DB9B080C0DB9B04191B73608300181CB90E18870C4272E4),
    .INIT_0F(256'hC116C2F886DCF084C8DB9E10981B73608B236E6C11600B822D976439BB85C2C0),
    .INIT_10(256'hD4C00045A980008B53000106A600020D4C00041A98000805C116CBE873770F85),
    .INIT_11(256'h022D4E00045A9C0008B5380020D4E000835380020D4E0008353000116A600022),
    .INIT_12(256'h680700D00E035340B5340B5340B5340B5340353403534035340353800116A700),
    .INIT_13(256'h28B53000516A6000A2D4C00141A980028353000506A6000A01701A01C0340380),
    .INIT_14(256'h0048B53800916A700122D4E00241A9C0048353800906A700120D4C00145A9800),
    .INIT_15(256'h01A01C0340380D4D02D4D02D4D02D4D02D4D00D4D00D4D00D4D00D4E00245A9C),
    .INIT_16(256'h3608200B822D85F105B9E10642DCF083016E6C10C85B9B043005C0680700D00E),
    .INIT_17(256'h5C116C218DCD88020C6E6C400022D8416E68C190B73460C045B082DCD82090B7),
    .INIT_18(256'h41A980041A980041A9800402E18B64384D62D90E6EC5B21C0948B65F439BB878),
    .INIT_19(256'h045A9C0041A9C0041A9C0041A9C0041A980045A980045A980045A980045A9800),
    .INIT_1A(256'h9A05A9A05A9A05A9A05A9A01A9A01A9A01A9A01A9C0045A9C0045A9C0045A9C0),
    .INIT_1B(256'h138C4138C4138E4938C4038C4038C4038E480B80D00E01A01C0340380680701A),
    .INIT_1C(256'h8E104E391C238400B838C209C6104E308271C4938C201C6100E308071C4838C4),
    .INIT_1D(256'h138E4708E1002E0E391C2384138E4708E100E388E08E08271C4704704038E470),
    .INIT_1E(256'hE4838C400B838E4708E104E391C2384038E238238209C711C11C100E391C2384),
    .INIT_1F(256'h0E3920E3100E389271C4938C209C7120E38907184038E4938E4938C4138E4838),
    .INIT_20(256'h71A0E38D07186038E6938E6938C6138E6838E6838C600E3924E3924E3104E392),
    .INIT_21(256'h8E0838E0838C0038E349C71A4E30C271C6838E341C61800E38D271C6938C309C),
    .INIT_22(256'h302DCC8D0B732300B838E2938E2938C2138E2838E2838C2038E0938E0938C013),
    .INIT_23(256'h82DCC8D0B732302DCC8D0B732302DCC8D0B732302DCC8D0B732302DCC8D0B732),
    .INIT_24(256'h2DCC80685B9900C0B73201A16E640302DCC80685B9900C0B73201A16E640300B),
    .INIT_25(256'h800D0B73200302DCC800D0B73200300B82DCC80685B9900C0B73201A16E64030),
    .INIT_26(256'h0B73200302DCC800D0B73200302DCC800D0B73200302DCC800D0B73200302DCC),
    .INIT_27(256'hB9949C0B73293A16E652702DCCA4E85B9949C0B73293A16E652700382DCC800D),
    .INIT_28(256'h44702DCC911D0B73244700302DCCA4E85B9949C0B73293A16E652702DCCA4E85),
    .INIT_29(256'h2DCC911D0B73244702DCC911D0B73244702DCC911D0B73244702DCC911D0B732),
    .INIT_2A(256'h100C1822CCC80861233320223045999000C2466640040302DCC911D0B7324470),
    .INIT_2B(256'hC4E665208C90E66520C0306045999004182466640108C08B3320003048CCC800),
    .INIT_2C(256'h992244648399922463311CCC91023241CCC910300C1989CCCA491921CCCA498C),
    .INIT_2D(256'hCCCB302CCC81A18B33206062CCC83462CCC83062CCC81A18B332060603066239),
    .INIT_2E(256'hCB342CCCB30233328D0233328C02CCC89A166644C0B33226859991302CCCB342),
    .INIT_2F(256'h42CCC9302CCC81A08B33206022CCC83422CCC83022CCC81A08B33206020302CC),
    .INIT_30(256'hCCC9342CCC930233320D0233320C02CCC99A16664CC0B33266859993302CCC93),
    .INIT_31(256'hB342CCCB302CCC81A18B33206062CCC83462CCC83062CCC81A18B33206060302),
    .INIT_32(256'h0ACCC9342CCC930233320D0233320C02CCC89A166644C0B33226859991302CCC),
    .INIT_33(256'h005155400198500004C240004CA42444000A20C080A00421352004C0A8001106),
    .INIT_34(256'h438610E18428E18420E1801C30038620E180082C194EA4149729D4F53CA60C0C),
    .INIT_35(256'h0C00E1801C31070C02020808E18C38630E18038600E1821C3043861870C30E18),
    .INIT_36(256'hCFF0070C61C31870C01C30070C10E1821C30C3861870C21C30870C21470C2107),
    .INIT_37(256'h1D8200172C5DE71867630020C3002E58BA33B3FC00D008E8CCCFF0108008E8CC),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200072C5DE1C6),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_4
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_4_n_19),
        .CASCADEOUTB(ram_reg_0_4_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_4_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_156,mycpu_n_156,mycpu_n_156,mycpu_n_156}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000164800000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19FC85900500005500085B2500),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'h00000060000000000000000000000000000000012AFFD130C152400480005216),
    .INIT_05(256'h1BCA35A64CB0C1BCE8DEF4EF3A10018213FF4FC0000000000000000000000000),
    .INIT_06(256'h86D22142064084028650A14806408102926A49240000559BD6E4924A42100B0C),
    .INIT_07(256'h6BD3473A60AF4C14E9A3BD3053A60AF43050A44812C2010892D2244212C20408),
    .INIT_08(256'h90C1A9D34F7B17A61A5C3074C0A74D0E4306A74C3CE987BD34D3A61EF4C3CE9A),
    .INIT_09(256'hC01FDDEB1340552183789AAB85564306F5355702D564306262BFB5044D55F795),
    .INIT_0A(256'h9A64D32E9974DB7860E974A749A5D269749A5D29D2E9749A5D26974961837AD5),
    .INIT_0B(256'hD306D345FA68D3069834C1A68969A34C1A60D3069A2FD3669934CBA65D36CB4D),
    .INIT_0C(256'hD30C69864E986B4C35A69B7A689A609A609D304D304D345FA689A609A609D306),
    .INIT_0D(256'hE8CB7465B3326996A24D12D449A25A183A6D8D32C69964E99634CB1A6DB7A698),
    .INIT_0E(256'h0201201510B00606D10B00606510B0020DA2160041943074ED9A32CD1964D3B6),
    .INIT_0F(256'h06040240A88580606D10B00C0CA2160041B442C00832860C081205781F80E183),
    .INIT_10(256'h859818370B30306E166060CC2CC0C19859818330B30306430604090AF83F81C3),
    .INIT_11(256'h81B859830370B30606E160181985806066160181985806066166060DC2CC0C1B),
    .INIT_12(256'h4024088048161626E1626E1626E1626E162661626616266162661660C0DC2CC1),
    .INIT_13(256'h06E162060DC2C40C1B858818330B103066162060CC2C40C190C1100902201204),
    .INIT_14(256'h0606E1620C0DC2C4181B858830330B1060661620C0CC2C41819858818370B103),
    .INIT_15(256'h11009022012058581B8581B8581B8581B85819858198581985819858830370B1),
    .INIT_16(256'h600472860C080481590B00836C8580419642C0086D90B0021943044024088048),
    .INIT_17(256'h3060402A08580A3B5042C051CAC0805642D0A0DB216850658100AC858011DB21),
    .INIT_18(256'h330B004330B004330B004321830205785FC0815E478102BC07F0204857C1FC1C),
    .INIT_19(256'h8370B008330B008330B008330B008330B004370B004370B004370B004370B004),
    .INIT_1A(256'hB0370B0370B0370B0370B0330B0330B0330B0330B008370B008370B008370B00),
    .INIT_1B(256'h5E9835E9835E9A3DE9834E9834E9834E9A3C86088048110090220120440240B0),
    .INIT_1C(256'h5A4D7A6CB496934860E981AF4C0D7A606BD343DE981A74C0D3A6069D343CE983),
    .INIT_1D(256'h5E9A0D21A452183A6DB4B6975E9B6D2DA5D3A6C5A45A46BD362D22D234E9B2D2),
    .INIT_1E(256'hA1CE9814860E9A4D29A557A6934A6954E9A0690690AF4D034834853A68348691),
    .INIT_1F(256'h3A6973A6153A683BD341DE980AF4D073A6839D3014E9A1DE9A1DE9815E9A1CE9),
    .INIT_20(256'hD073A6839D3014E9A1DE9A1DE9815E9A1CE9A1CE9814BA6977A6977A6157A697),
    .INIT_21(256'h9A5CE9A5CE9854E9A0EF4D077A602BD341CE9A0E74C052BA683BD341DE980AF4),
    .INIT_22(256'h52C95915B256452860E9A5DE9A5DE9855E9A5CE9A5CE9854E9A5DE9A5DE9855E),
    .INIT_23(256'h0C95935B2564D2C95935B2564D2C95935B2564D2C95935B2564D2C95915B2564),
    .INIT_24(256'hC959262D92B24C4B256498B64AC9312C959222D92B2444B256488B64AC911286),
    .INIT_25(256'h1085B25644212C9591085B25644212860C959262D92B24C4B256498B64AC9312),
    .INIT_26(256'hB25644612C9591185B25644612C9591185B25644612C9591185B25644612C959),
    .INIT_27(256'h2B24C4B256498B64AC9312C959222D92B2444B256488B64AC91128E0C9591185),
    .INIT_28(256'h4212C9591085B256442128E8C959262D92B24C4B256498B64AC9312C959262D9),
    .INIT_29(256'hC9591185B25644612C9591185B25644612C9591185B25644612C9591085B2564),
    .INIT_2A(256'h1A3A20CA85822D098E1609B341950B044A131C2C13268E8C9591185B25644612),
    .INIT_2B(256'h14C2C11221C6C2C13268E881950B02164231C2C08D8D032A1604248463858119),
    .INIT_2C(256'hB021610E330B023634451858109087198581191A3A222985822C438D85826CD1),
    .INIT_2D(256'h95919289590CB0B25643242C9591962C9591922C9590CB0B256432428E888A30),
    .INIT_2E(256'h9396C959392C2564E5AC2564E4AC9590CB64AC864B256432D92B2192C959196C),
    .INIT_2F(256'h6C959292895904B1B25641246C9590966C9590926C9590CB1B256432468E8C95),
    .INIT_30(256'h959096C959092C256425AC256424AC95904B64AC824B256412D92B2092C95929),
    .INIT_31(256'h096C959092895904B0B25641242C9590962C9590922C9590CB0B256432428E8C),
    .INIT_32(256'h14959096C959092C256425AC256424AC95904B64AC824B256412D92B2092C959),
    .INIT_33(256'h0428AAA0003A30000157800010413C08200763A2080648C9E0962F0830003A1D),
    .INIT_34(256'h561C158702858702858702B0E0561C1587050C3A34A8505C5A970B42AA503A22),
    .INIT_35(256'h38158702B0E0AC3828882897870561C15870561C158702B0E0561C1AC3835870),
    .INIT_36(256'h8FF81C382B0E0AC382B0E0AC38158702B0E0D61C1AC382B0E0AC38142C38142C),
    .INIT_37(256'h1563335C3877AD1844C30030826FB870EE2263FE009EEFB8898FF819C2EFB889),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3334D3877A346),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_5
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_5_n_19),
        .CASCADEOUTB(ram_reg_0_5_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_5_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_156,mycpu_n_156,mycpu_n_156,mycpu_n_156}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0155555400000164A80000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19FC859005000033000ADB2C00),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8BFFD0206839FFF280050805),
    .INIT_05(256'h8F6FFBF3732068ADAD56D6AB6B42A0D0D7FF6FFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hD59AB060D59AB060550A9020550A9020D5366DB6B1AC444F7FC249290A444606),
    .INIT_07(256'h466FEA8FF519BEA23FF566FA88FF51881A1AB060D51AB060558A9020558A9020),
    .INIT_08(256'h4068DF7FEAC5FADF51201A1BEB51BFB101A37DBEAA3FD566FE88FF559BEAA3FF),
    .INIT_09(256'hE80037B7FFE02A80D1EFFFEB02A901A3DBFFD6039A901A3FFFAFF2FFFFF5FEEA),
    .INIT_0A(256'hAFF57FABFD5FFAD034371F99BADD6EB75B8DC6E46E3F5FAFD7EBF1F8C0D1EFEE),
    .INIT_0B(256'h7FA27FE34DFC6FA37D5BEADFD43FF1FE8FF57FABFF5A6FEB7D5BEADF56FEA5FF),
    .INIT_0C(256'h6FA137D023FD09FE84FFC2CDFC0DF40DF447FA27FA27FE34DFC4DF44DF447FA2),
    .INIT_0D(256'hBC68DE3460A13D0DD02781BA04F0300D0DFC06FA037D023FD09FE84FFC2CDFC2),
    .INIT_0E(256'h0338338099F9C18189979C181099F9C183132F3830401A3ABC4D1A268D107AF1),
    .INIT_0F(256'hA286706E05CFDC1818B97B8302173F383062E5E7060803440C83202C0AC040D1),
    .INIT_10(256'hCFD6060D9FEC0C1B2F5818265FB0304CBD6060997EC0C101A28641A05C15C081),
    .INIT_11(256'h606CFD60C0D9FAC181B2F70604CBDC18132F70604CBDC18133F5818367FB0306),
    .INIT_12(256'h6706E0CE0DC33F21B3F29B3F21B3F29B2F2132F2932F2132F2933F5830367EB0),
    .INIT_13(256'hC1B3F5818367FB0306CBD6060997EC0C132F5818265FB030406819C1B8338370),
    .INIT_14(256'hC181B3F5830367EB0606CBD60C0997AC18132F5830265EB0604CFD6060D9FEC0),
    .INIT_15(256'hC19C1B8338370CFC86CFCA6CFC86CFCA6CBC84CBCA4CBC84CBCA4CFD60C0D9FA),
    .INIT_16(256'hF3830803450CE0DC0B9FB860C5CBDC3042E7E70618B979C18401A06706E0CE0D),
    .INIT_17(256'h1A2067013CFCE18609E5E70C2040CE0267EE183132F70C10819C04CFCE0C3132),
    .INIT_18(256'h0997F830997B830997F83080D103202D8540C80B02819016C154320D02E0AE08),
    .INIT_19(256'h60D97B860997B860997B860997B86099FB830D9FF830D9FB830D9FF830D97B83),
    .INIT_1A(256'hF90D9F94D9F90D9F94D979099794997909979499FB860D9FB860D9FB860D9FB8),
    .INIT_1B(256'h337D033FD0337F0B3FD0237D023FD0237F0A0340CE0DC19C1B83383706706E19),
    .INIT_1C(256'h6FC8CDFCDB9B7220343FD019BE80CFF4066FE0B3FD011BE808FF4046FE0A3FD0),
    .INIT_1D(256'h337F26E4DC880D0FFDDFBBF6337F76EEDD88FFC6FC6FC466FE36E36E223FF37E),
    .INIT_1E(256'hF2A37D220343FF67ECFD8CDFD9BB37623FF13F13F119BF89B89B888FFC9F93F2),
    .INIT_1F(256'h8DFDA8DF588FFC567FE2B3FD119BF8A8DFC546FA223FF2B3FF2B3FD2337F2A37),
    .INIT_20(256'hF8A8DFC546FA223FF2B3FF2B3FD2337F2A37F2A37D220FFDACFFDACFF58CDFDA),
    .INIT_21(256'h7F2A37F2A37D223FF159FF8ACFF4466FE2A37F151BE8880FFC567FE2B3FD119B),
    .INIT_22(256'h885CFC83172F2080343FF2B3FF2B3FD2337F2A37F2A37D223FF2B3FF2B3FD233),
    .INIT_23(256'h45CFCA3172F2885CFCA3172F2885CFC83172F2085CFC83172F2085CFCA3172F2),
    .INIT_24(256'h5CFC8018B979002173F20062E5E40085CFC8418B979082173F20062E5E400803),
    .INIT_25(256'h8103172F204085CFC8003172F200080345CFC8418B979082173F21062E5E4208),
    .INIT_26(256'h172F204085CFC8103172F204085CFC8003172F200085CFC8003172F200085CFC),
    .INIT_27(256'h979002173F20062E5E40085CFC8418B979082173F20062E5E40080345CFC8103),
    .INIT_28(256'h04085CFC8003172F200080345CFC8418B979082173F21062E5E42085CFC8018B),
    .INIT_29(256'h5CFC8103172F204085CFC8003172F200085CFC8003172F200085CFC8103172F2),
    .INIT_2A(256'h100D1869DFD859E92F7F616230D3B7B0A3D25EDEC2840345CFC8103172F20408),
    .INIT_2B(256'hD26DEC281D966DEC28403460D3BFB02C7A25EFEC0B08C1A76F6050F44BDBD814),
    .INIT_2C(256'hFB02C0ECB1BFB02C23348DBD81407658DBD814100D19A4DFD8583B2CDFD8588C),
    .INIT_2D(256'hDBD8281DFD8160176F605005DFD82C05DBD82805DFD8160176F605000346691B),
    .INIT_2E(256'hD82C4DBD8284F7F60B04F6F60A04DFD91626DEC8A177F6458BB7B2285DFD82C5),
    .INIT_2F(256'hC5DBD9281DFD8960176F625005DFD92C05DBD92805DFD8160176F605000344DF),
    .INIT_30(256'hDFDB2C4DBDB284F7F6CB04F6F6CA04DFD99626DECCA177F6658BB7B3285DFD92),
    .INIT_31(256'h82C5DBD8281DFD8160176F605005DFD82C05DBD82805DFD8160176F605000344),
    .INIT_32(256'h8CDFDA2C4DBDA284F7F68B04F6F68A04DFD91626DEC8A177F6458BB7B2285DFD),
    .INIT_33(256'h000AAAAAAA8805555445155544145000000220D18142486A00A2280020001106),
    .INIT_34(256'h434E90D3A000D3A000D3A21A74434E90D3A4162D1BDDEDA5A379BCEF2DE40D0A),
    .INIT_35(256'hDD10DBA21B7486DD20E88242D3AC34EB0D3AC34EB0D3A21A74434E9869D30D3A),
    .INIT_36(256'hFEE016DD61B7586DD61B7586DD10DBA21B74C36E986DD21B7486DD0006DD0006),
    .INIT_37(256'h1BA5C937AD5EDE807FFE804924DD6D5ABD7FFFB80165D9F5FFFEE00505D9F5FF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4C927AD5EF3E0),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_6
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_6_n_19),
        .CASCADEOUTB(ram_reg_0_6_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_6_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_157,mycpu_n_157,mycpu_n_157,mycpu_n_157}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "32767" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000DA8180000),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9FCB6A0C6F055F05531900000),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2CFFC1F2E918FFF0FFE1425F),
    .INIT_05(256'h9FEF5EFF6CF2E9BDBDDEDEEF6F54A5D217FF0FFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'h94D0204A9450204A94D0204A9450204A147400008400501FFBE000084005032E),
    .INIT_07(256'h0B69E32F342DA684BCF1B69A12F342F4BA40000A14C0000A1440000A14C0000A),
    .INIT_08(256'h12E9FF79EB7FBAD35254BA5A6A65E7A24BA7F5A68CB4D1B79E12D346DA68CBCF),
    .INIT_09(256'hEF4FDFF5BBFD1525D3FDDFBB70544BA7FBBF76EF8544BA7776EFF17EEFDDFE95),
    .INIT_0A(256'hAD3569AB4D5E7A7974B45A05A2D168341A0D068178BC5E2F0783C1E065D3FF7F),
    .INIT_0B(256'h69AA79E9EF3D69AB4D5A6AF3D1BCF5A6AD3569ABCF4F79EB4D5A6AD3579E8DE7),
    .INIT_0C(256'h69AB34D54B4D59A6ACF3D76F3D4D354D35169AA69AA79E9EF3D4D354D35169AA),
    .INIT_0D(256'hF4EA7A753AB47DA7D28F94FA51F29A5D2F3D669AB34D54B4D59A6ACF3D76F3D6),
    .INIT_0E(256'h4F317315B9198B44DB9198B445B9198549B72330A914BA5EFD1D3A8E9D46FBF4),
    .INIT_0F(256'hA69E62ECADC8D8B44DB91B1688B72330A936E4661522974D3C97257E9FE6E5D3),
    .INIT_10(256'hC8FC2D2791F85A4F2370B48E46E1691C8FC2D2391F85A44BA69E4BAAFD3FCDCB),
    .INIT_11(256'hD13C8DC5A2791B8B44F2362D11C8D8B4472362D11C8D8B4472370B49E46E1693),
    .INIT_12(256'hE62EC9CC5D972324F2324F232CF232CF2324723247232C7232C72371689E46E2),
    .INIT_13(256'hA4F23F0B49E47E1693C8DC2D2391B85A4723F0B48E47E16912E9398BB2731764),
    .INIT_14(256'h8B44F2371689E46E2D13C8DC5A2391B8B4472371688E46E2D11C8DC2D2791B85),
    .INIT_15(256'h9398BB2731765C8C93C8C93C8CB3C8CB3C8C91C8C91C8CB1C8CB1C8DC5A2791B),
    .INIT_16(256'h330A22974D3CC5D95B91B1426DC8D8A116E466144DB91985114BA4E62EC9CC5D),
    .INIT_17(256'hBA69E62B7C8CC5135BE466288AD3CC56E46C509B72362845A798ADC8CC289B72),
    .INIT_18(256'h2391B0A2391F0A2391F0A225D34F257FAFD3C95FA7A792BFCBF4F25D57E9FE5C),
    .INIT_19(256'h42791B142391B142391B142391B142391B0A2791B0A2791F0A2791F0A2791B0A),
    .INIT_1A(256'h19279192791967919679192391923919639196391B142791B142791B142791B1),
    .INIT_1B(256'h5BCD05B4D05B4F0DBCD04BCD04B4D04B4F0C9749CC5D9398BB2731764E62ECB9),
    .INIT_1C(256'h6D0B6F34DA1B42C974BCD02DE6816D340B69E0DBCD025E6812D340969E0CBCD0),
    .INIT_1D(256'hDBCD3686D0B25D2F34DA1B42DBCD3686D0B2F346D06D05B79A3683682CBCD368),
    .INIT_1E(256'hD24B4F2C974BCD3686D0B6F34DA1B42CBCD1B41B416DE68DA0DA0B2F34DA1B42),
    .INIT_1F(256'h2D3492D3CB2F344B69A25B4F16DE6892D344969E2CBCD25B4D25B4F2DBCD24B4),
    .INIT_20(256'h6892D344969E2CBCD25B4D25B4F2DBCD24B4D24B4F2CAF3496D3496D3CB6F349),
    .INIT_21(256'hCD24B4D24B4F2CBCD12DA6896D3C5B79A24B4D125A78B2AF344B69A25B4F16DE),
    .INIT_22(256'h12DC8C85B723212974BCD25B4D25B4F2DBCD24B4D24B4F2CBCD25B4D25B4F2DB),
    .INIT_23(256'h4DC8C85B723212DC8C85B723212DC8C85B723212DC8C85B723212DC8C85B7232),
    .INIT_24(256'hDC8CA0ADB919414B723282B6E465052DC8CA0ADB919414B723282B6E46505297),
    .INIT_25(256'h9015B72324052DC8C9015B72324052974DC8CA0ADB919414B723282B6E465052),
    .INIT_26(256'hB72324052DC8C9015B72324052DC8C9015B72324052DC8C9015B72324052DC8C),
    .INIT_27(256'h919414B723282B6E465052DC8CA0ADB919414B723282B6E465052974DC8C9015),
    .INIT_28(256'h4052DC8C9015B72324052974DC8CA0ADB919414B723282B6E465052DC8CA0ADB),
    .INIT_29(256'hDC8C9015B72324052DC8C9015B72324052DC8C9015B72324052DC8C9015B7232),
    .INIT_2A(256'h2A5D3BE9C8CA4DEBAF23293577D391948BD75E46522A974DC8C9015B72324052),
    .INIT_2B(256'hD2E46522BDD6E46522A974E7D39192267A75E4648995CFA7232444F4EBC8C911),
    .INIT_2C(256'h192265EEB391922657F49C8C9112F759C8C9112A5D3FA5C8CA4D7BADC8CA4D5F),
    .INIT_2D(256'hC8C8129C8C80B2B7232024ADC8C816ADC8C812ADC8C80B2B7232024A974FE939),
    .INIT_2E(256'hC816DC8C812DF23205ADF23204ADC8C80B6E46404B723202DB919012DC8C816D),
    .INIT_2F(256'h6DC8C8129C8C80B2B7232024ADC8C816ADC8C812ADC8C80B2B7232024A974DC8),
    .INIT_30(256'hC8C816DC8C812DF23205ADF23204ADC8C80B6E46404B723202DB919012DC8C81),
    .INIT_31(256'h816DC8C8129C8C80B2B7232024ADC8C816ADC8C812ADC8C80B2B7232024A974D),
    .INIT_32(256'h95C8C816DC8C812DF23205ADF23204ADC8C80B6E46404B723202DB919012DC8C),
    .INIT_33(256'h94AAAAAAAA8AE9555454155545D540AAA95F65D3A9584AEA88A82A29752ABB2E),
    .INIT_34(256'h534684D1A094D1A094D1A29A34134694D1A1007D3E2D144C4BC5A2E8AF145D3A),
    .INIT_35(256'hCD14D9A09B34A6CD090020A4D1A534684D1A534684D1A29A3413469A68D24D1A),
    .INIT_36(256'hDEB766CD29B3426CD29B3426CD14D9A09B34D366926CD29B3426CD04A6CD04A6),
    .INIT_37(256'hBFE1135FBD7FD69AEEEBF610412A3F7AFEB777ADD8028EFADDDEB760028EFADD),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0134FBD7FF1E6),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_0_7
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(ram_reg_0_7_n_19),
        .CASCADEOUTB(ram_reg_0_7_n_20),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_0_7_DIPBDIP_UNCONNECTED[0]}),
        .DOADO(NLW_ram_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO(NLW_ram_reg_0_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_157,mycpu_n_157,mycpu_n_157,mycpu_n_157}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_0
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_0_n_19),
        .CASCADEINB(ram_reg_0_0_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_0_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_0_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_0_DOADO_UNCONNECTED[31:1],ram_out[0]}),
        .DOBDO({NLW_ram_reg_1_0_DOBDO_UNCONNECTED[31:1],data_b[0]}),
        .DOPADOP(NLW_ram_reg_1_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_0_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_130,mycpu_n_130,mycpu_n_130,mycpu_n_130}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "1" *) 
  (* bram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_1
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_1_n_19),
        .CASCADEINB(ram_reg_0_1_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_1_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_1_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_1_DOADO_UNCONNECTED[31:1],ram_out[1]}),
        .DOBDO({NLW_ram_reg_1_1_DOBDO_UNCONNECTED[31:1],data_b[1]}),
        .DOPADOP(NLW_ram_reg_1_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_1_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_155,mycpu_n_155,mycpu_n_155,mycpu_n_155}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_2
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_2_n_19),
        .CASCADEINB(ram_reg_0_2_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_2_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_2_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_2_DOADO_UNCONNECTED[31:1],ram_out[2]}),
        .DOBDO({NLW_ram_reg_1_2_DOBDO_UNCONNECTED[31:1],data_b[2]}),
        .DOPADOP(NLW_ram_reg_1_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_2_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_155,mycpu_n_155,mycpu_n_155,mycpu_n_155}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "3" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'h47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_3
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_3_n_19),
        .CASCADEINB(ram_reg_0_3_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_3_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_3_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_3_DOADO_UNCONNECTED[31:1],ram_out[3]}),
        .DOBDO({NLW_ram_reg_1_3_DOBDO_UNCONNECTED[31:1],data_b[3]}),
        .DOPADOP(NLW_ram_reg_1_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_3_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_156,mycpu_n_156,mycpu_n_156,mycpu_n_156}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_4
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_4_n_19),
        .CASCADEINB(ram_reg_0_4_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_4_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_4_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_4_DOADO_UNCONNECTED[31:1],ram_out[4]}),
        .DOBDO({NLW_ram_reg_1_4_DOBDO_UNCONNECTED[31:1],data_b[4]}),
        .DOPADOP(NLW_ram_reg_1_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_4_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_155,mycpu_n_155,mycpu_n_155,mycpu_n_155}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "5" *) 
  (* bram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'hFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_5
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_5_n_19),
        .CASCADEINB(ram_reg_0_5_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_5_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_5_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_5_DOADO_UNCONNECTED[31:1],ram_out[5]}),
        .DOBDO({NLW_ram_reg_1_5_DOBDO_UNCONNECTED[31:1],data_b[5]}),
        .DOPADOP(NLW_ram_reg_1_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_5_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_155,mycpu_n_155,mycpu_n_155,mycpu_n_155}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'h03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_6
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_6_n_19),
        .CASCADEINB(ram_reg_0_6_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_6_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_6_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_6_DOADO_UNCONNECTED[31:1],ram_out[6]}),
        .DOBDO({NLW_ram_reg_1_6_DOBDO_UNCONNECTED[31:1],data_b[6]}),
        .DOPADOP(NLW_ram_reg_1_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_6_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_157,mycpu_n_157,mycpu_n_157,mycpu_n_157}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "inst/ram" *) 
  (* bram_addr_begin = "32768" *) 
  (* bram_addr_end = "65535" *) 
  (* bram_slice_begin = "7" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_11(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_24(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_26(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_27(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_30(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_36(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_38(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_51(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_53(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_56(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_58(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_59(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_5F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_60(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_62(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_66(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_68(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_71(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_73(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_75(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_77(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_78(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7F(256'h57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    ram_reg_1_7
       (.ADDRARDADDR({\addr_a[15] ,\addr_a[13] ,ADDRARDADDR[9:7],\addr_a[9] ,\addr_a[8] ,ADDRARDADDR[6:3],mycpu_n_24,ADDRARDADDR[2:0]}),
        .ADDRBWRADDR({addr_b[15:1],vic_inst_n_62}),
        .CASCADEINA(ram_reg_0_7_n_19),
        .CASCADEINB(ram_reg_0_7_n_20),
        .CASCADEOUTA(NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_1_mhz),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ram_reg_1_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_7_DIPADIP_UNCONNECTED[0]}),
        .DIPBDIP({1'b0,1'b0,1'b0,NLW_ram_reg_1_7_DIPBDIP_UNCONNECTED[0]}),
        .DOADO({NLW_ram_reg_1_7_DOADO_UNCONNECTED[31:1],ram_out[7]}),
        .DOBDO({NLW_ram_reg_1_7_DOBDO_UNCONNECTED[31:1],data_b[7]}),
        .DOPADOP(NLW_ram_reg_1_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_7_SBITERR_UNCONNECTED),
        .WEA({mycpu_n_157,mycpu_n_157,mycpu_n_157,mycpu_n_157}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDSE #(
    .INIT(1'b1)) 
    \reg_1_6510_reg[0] 
       (.C(clk_1_mhz),
        .CE(reg_1_65100),
        .D(D[0]),
        .Q(data0[0]),
        .S(reset_cpu));
  FDSE #(
    .INIT(1'b1)) 
    \reg_1_6510_reg[1] 
       (.C(clk_1_mhz),
        .CE(reg_1_65100),
        .D(D[1]),
        .Q(data0[1]),
        .S(reset_cpu));
  FDSE #(
    .INIT(1'b1)) 
    \reg_1_6510_reg[2] 
       (.C(clk_1_mhz),
        .CE(reg_1_65100),
        .D(D[2]),
        .Q(data0[2]),
        .S(reset_cpu));
  FDRE #(
    .INIT(1'b0)) 
    \reg_1_6510_reg[3] 
       (.C(clk_1_mhz),
        .CE(reg_1_65100),
        .D(D[3]),
        .Q(data0[3]),
        .R(reset_cpu));
  FDSE #(
    .INIT(1'b1)) 
    \reg_1_6510_reg[5] 
       (.C(clk_1_mhz),
        .CE(reg_1_65100),
        .D(D[5]),
        .Q(motor_control),
        .S(reset_cpu));
  FDRE #(
    .INIT(1'b0)) 
    \reg_1_6510_reg[6] 
       (.C(clk_1_mhz),
        .CE(reg_1_65100),
        .D(D[6]),
        .Q(data0[6]),
        .R(reset_cpu));
  FDRE #(
    .INIT(1'b0)) 
    \reg_1_6510_reg[7] 
       (.C(clk_1_mhz),
        .CE(reg_1_65100),
        .D(D[7]),
        .Q(data0[7]),
        .R(reset_cpu));
  design_1_block_test_0_0_MOS6581 sid
       (.D(D),
        .E(mycpu_n_95),
        .\PC_reg[2] ({mycpu_n_185,mycpu_n_186}),
        .\PC_reg[2]_0 ({mycpu_n_187,mycpu_n_188}),
        .\PC_reg[2]_1 (mycpu_n_183),
        .\PC_reg[2]_2 (mycpu_n_184),
        .\PC_reg[3] (mycpu_n_101),
        .\PC_reg[3]_0 (filter),
        .\PC_reg[3]_1 ({mycpu_n_99,mycpu_n_100}),
        .\PC_reg[3]_2 ({mycpu_n_91,mycpu_n_92}),
        .\PC_reg[3]_3 (mycpu_n_103),
        .\PC_reg[3]_4 ({mycpu_n_96,mycpu_n_97}),
        .\PC_reg[3]_5 ({mycpu_n_89,mycpu_n_90}),
        .\PC_reg[3]_6 (mycpu_n_94),
        .\PC_reg[3]_7 (mycpu_n_93),
        .\PC_reg[3]_8 (mycpu_n_102),
        .SS(c64_reset),
        .audio_out(audio_out),
        .clk(clk_1_mhz),
        .\filter_reg[fc][0]_0 (mycpu_n_84),
        .\filter_reg[fc][1]_0 (mycpu_n_86),
        .\filter_reg[fc][2]_0 (mycpu_n_181),
        .reg_fc({sid_n_0,sid_n_1,sid_n_2}),
        .v1_out(v1_out),
        .v4_out(v4_out),
        .v7_out(v7_out));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h78)) 
    target_logic_level_i_1
       (.I0(cont_bits[1]),
        .I1(cont_bits[0]),
        .I2(target_logic_level),
        .O(target_logic_level_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    target_logic_level_reg
       (.C(axi_clk_in),
        .CE(1'b1),
        .D(target_logic_level_i_1_n_0),
        .Q(target_logic_level),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[7]),
        .I4(data_b[7]),
        .O(p_0_out[7]));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1__0
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[6]),
        .I4(data_b[6]),
        .O(p_0_out[6]));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1__1
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[5]),
        .I4(data_b[5]),
        .O(p_0_out[5]));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1__2
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[4]),
        .I4(data_b[4]),
        .O(p_0_out[4]));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1__3
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[3]),
        .I4(data_b[3]),
        .O(p_0_out[3]));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1__4
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[2]),
        .I4(data_b[2]),
        .O(p_0_out[2]));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1__5
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[1]),
        .I4(data_b[1]),
        .O(p_0_out[1]));
  LUT5 #(
    .INIT(32'hFFBF4000)) 
    vic_combined_d1__6
       (.I0(addr_b[13]),
        .I1(addr_b[12]),
        .I2(cia_2_port_a[0]),
        .I3(rom_out_reg[0]),
        .I4(data_b[0]),
        .O(p_0_out[0]));
  design_1_block_test_0_0_vic_test_3 vic_inst
       (.AR(reset0),
        .D(data_out_reg),
        .DI(\addr_b[5]_INST_0_i_56_n_0 ),
        .\DIHOLD_reg[7] (vic_inst_n_76),
        .DOADO(color_ram_out[0]),
        .E(int_enabled),
        .\IRHOLD_reg[0] (vic_inst_n_66),
        .\IRHOLD_reg[0]_0 (IRHOLD),
        .\IRHOLD_reg[1] (vic_inst_n_74),
        .\IRHOLD_reg[2] (vic_inst_n_75),
        .\IRHOLD_reg[3] (vic_inst_n_71),
        .\IRHOLD_reg[4] (vic_inst_n_72),
        .\IRHOLD_reg[5] (vic_inst_n_73),
        .\IRHOLD_reg[6] (vic_inst_n_77),
        .\IRHOLD_reg[6]_0 (mycpu_n_2),
        .IRHOLD_valid(IRHOLD_valid),
        .IRHOLD_valid_reg(IR),
        .IRHOLD_valid_reg_0(mycpu_n_5),
        .IRHOLD_valid_reg_1(mycpu_n_4),
        .IRHOLD_valid_reg_2(mycpu_n_6),
        .I_reg(P),
        .\PC_reg[0] (mycpu_n_25),
        .\PC_reg[0]_0 (mycpu_n_32),
        .\PC_reg[0]_1 (x_expand),
        .\PC_reg[0]_2 (sprite_primary_color_7),
        .\PC_reg[0]_3 (background_color),
        .\PC_reg[1] (mycpu_n_30),
        .\PC_reg[1]_0 (mycpu_n_29),
        .\PC_reg[1]_1 (mycpu_n_15),
        .\PC_reg[1]_2 (sprite_0_ypos),
        .\PC_reg[1]_3 (sprite_4_xpos),
        .\PC_reg[1]_4 (sprite_4_ypos),
        .\PC_reg[1]_5 (sprite_6_ypos),
        .\PC_reg[1]_6 (sprite_7_ypos),
        .\PC_reg[1]_7 (y_expand),
        .\PC_reg[1]_8 (sprite_priority),
        .\PC_reg[2] (mycpu_n_158),
        .\PC_reg[2]_0 (mycpu_n_28),
        .\PC_reg[2]_1 (mycpu_n_27),
        .\PC_reg[2]_10 (extra_background_color_2),
        .\PC_reg[2]_11 (mem_pointers),
        .\PC_reg[2]_2 (rasterline_ref),
        .\PC_reg[2]_3 (p_40_in),
        .\PC_reg[2]_4 (sprite_msb_x),
        .\PC_reg[2]_5 (sprite_primary_color_1),
        .\PC_reg[2]_6 (sprite_primary_color_2),
        .\PC_reg[2]_7 (sprite_primary_color_3),
        .\PC_reg[2]_8 (sprite_primary_color_5),
        .\PC_reg[2]_9 (border_color),
        .\PC_reg[3] (mycpu_n_26),
        .\PC_reg[3]_0 (mycpu_n_31),
        .\PC_reg[3]_1 (sprite_1_xpos),
        .\PC_reg[3]_10 (sprite_7_xpos),
        .\PC_reg[3]_11 (sprite_enabled),
        .\PC_reg[3]_12 (multi_color_mode),
        .\PC_reg[3]_13 (sprite_multi_color_0),
        .\PC_reg[3]_14 (sprite_primary_color_0),
        .\PC_reg[3]_2 (sprite_1_ypos),
        .\PC_reg[3]_3 (sprite_2_xpos),
        .\PC_reg[3]_4 (sprite_2_ypos),
        .\PC_reg[3]_5 (sprite_3_xpos),
        .\PC_reg[3]_6 (sprite_3_ypos),
        .\PC_reg[3]_7 (sprite_5_xpos),
        .\PC_reg[3]_8 (sprite_5_ypos),
        .\PC_reg[3]_9 (sprite_6_xpos),
        .\PC_reg[4] (ADDRARDADDR[3]),
        .\PC_reg[4]_0 (screen_control_1),
        .\PC_reg[4]_1 (sprite_multi_color_1),
        .\PC_reg[4]_2 (sprite_primary_color_4),
        .\PC_reg[4]_3 (sprite_primary_color_6),
        .\PC_reg[4]_4 (extra_background_color_1),
        .\PC_reg[4]_5 (screen_control_2),
        .\PC_reg[5] (mycpu_n_175),
        .\PC_reg[5]_0 (mycpu_n_174),
        .Q({vic_inst_n_6,vic_inst_n_7,vic_inst_n_8,vic_inst_n_9,vic_inst_n_10,vic_inst_n_11,vic_inst_n_12,vic_inst_n_13}),
        .SS(c64_reset),
        .WEA(\data_buf/write_en ),
        .adc_bcd_reg(vic_inst_n_31),
        .addr_b(addr_b[0]),
        .\addr_delayed_reg[11] (mycpu_n_35),
        .\addr_delayed_reg[11]_0 (mycpu_n_150),
        .blank_signal(blank_signal),
        .c_data_debug(c_data_debug[0]),
        .clk(clk_1_mhz),
        .clk_0(clk),
        .clk_2_enable_reg(CLK),
        .\clk_div_counter_cycle_reg[2] (clk_div_counter_cycle),
        .\cond_code_reg[1] (vic_inst_n_27),
        .\cond_code_reg[1]_0 (vic_inst_n_29),
        .\cond_code_reg[1]_1 (vic_inst_n_67),
        .data36__0(data36__0),
        .data_in(color_ram_out2),
        .\data_out_reg[0] (cia_2_n_30),
        .\data_out_reg_reg[4]_0 (vic_inst_n_48),
        .\data_out_reg_reg[4]_1 (vic_inst_n_106),
        .\data_out_reg_reg[4]_2 (vic_inst_n_114),
        .\data_out_reg_reg[4]_3 (vic_inst_n_115),
        .\data_out_reg_reg[5]_0 (vic_inst_n_47),
        .\data_out_reg_reg[5]_1 (vic_inst_n_107),
        .\data_out_reg_reg[5]_2 (vic_inst_n_112),
        .\data_out_reg_reg[5]_3 (vic_inst_n_113),
        .\data_out_reg_reg[6]_0 (vic_inst_n_46),
        .\data_out_reg_reg[6]_1 (vic_inst_n_103),
        .\data_out_reg_reg[6]_2 (vic_inst_n_110),
        .\data_out_reg_reg[6]_3 (vic_inst_n_111),
        .\data_out_reg_reg[7]_0 (vic_inst_n_25),
        .\data_out_reg_reg[7]_1 (vic_inst_n_45),
        .\data_out_reg_reg[7]_10 ({vic_inst_n_128,vic_inst_n_129,vic_inst_n_130,vic_inst_n_131}),
        .\data_out_reg_reg[7]_2 ({vic_inst_n_86,vic_inst_n_87,vic_inst_n_88,vic_inst_n_89,vic_inst_n_90,vic_inst_n_91,vic_inst_n_92,vic_inst_n_93}),
        .\data_out_reg_reg[7]_3 ({vic_inst_n_95,vic_inst_n_96,vic_inst_n_97,p_2_in10_in,vic_inst_n_99,vic_inst_n_100,vic_inst_n_101,vic_inst_n_102}),
        .\data_out_reg_reg[7]_4 (vic_inst_n_105),
        .\data_out_reg_reg[7]_5 (vic_inst_n_108),
        .\data_out_reg_reg[7]_6 (vic_inst_n_109),
        .\data_out_reg_reg[7]_7 ({vic_inst_n_116,vic_inst_n_117,vic_inst_n_118,vic_inst_n_119}),
        .\data_out_reg_reg[7]_8 ({vic_inst_n_120,vic_inst_n_121,vic_inst_n_122,vic_inst_n_123}),
        .\data_out_reg_reg[7]_9 ({vic_inst_n_124,vic_inst_n_125,vic_inst_n_126,vic_inst_n_127}),
        .do_sample(do_sample),
        .\dst_reg_reg[0] (vic_inst_n_30),
        .\dst_reg_reg[1] (vic_inst_n_28),
        .frame_sync(frame_sync),
        .full_reg_reg(burst_tst_n_44),
        .index_y_reg(vic_inst_n_32),
        .\int_mask_reg[4] (cia_1_n_4),
        .load_reg_reg(vic_inst_n_65),
        .locked(locked),
        .\op_reg[3] (vic_inst_n_26),
        .out_rgb(out_rgb),
        .p_0_out(p_0_out),
        .p_2_in({addr_b[13:1],vic_inst_n_62}),
        .pixel_sample_offset(pixel_sample_offset),
        .pixel_sample_offset_reg(vic_inst_n_4),
        .ram_out(ram_out),
        .ram_reg_1_0(mycpu_n_144),
        .ram_reg_1_0_0(cia_1_n_6),
        .ram_reg_1_0_1(kernel_n_1),
        .ram_reg_1_3(kernel_n_2),
        .ram_reg_1_4(kernel_n_4),
        .ram_reg_1_5(kernel_n_7),
        .ram_reg_1_7(vic_inst_n_94),
        .ram_reg_3(vic_inst_n_2),
        .raster_int(raster_int),
        .\reg_1_6510_reg[1] (mycpu_n_147),
        .\reg_1_6510_reg[2] (data0[2:0]),
        .reset_cpu(reset_cpu),
        .rom_out_reg_0(basic_n_2),
        .\screen_control_2_reg[0]_0 (mycpu_n_179),
        .\screen_control_2_reg[1]_0 (mycpu_n_178),
        .\screen_control_2_reg[2]_0 (mycpu_n_177),
        .\screen_control_2_reg[3]_0 (mycpu_n_176),
        .\sprite_data_reg[0] ({vic_inst_n_17,vic_inst_n_18,vic_inst_n_19,vic_inst_n_20,vic_inst_n_21,vic_inst_n_22,vic_inst_n_23,vic_inst_n_24}),
        .\sprite_data_reg[0]_0 ({vic_inst_n_78,vic_inst_n_79,vic_inst_n_80,vic_inst_n_81,vic_inst_n_82,vic_inst_n_83,vic_inst_n_84,vic_inst_n_85}),
        .\state_reg[5] (vic_inst_n_64),
        .\state_reg[5]_0 (mycpu_n_63),
        .\state_reg[5]_1 (D),
        .\y_pos_reg[2]_0 (\addr_b[5]_INST_0_i_82_n_0 ),
        .\y_pos_reg[2]_1 (\addr_b[5]_INST_0_i_69_n_0 ),
        .\y_pos_reg[2]_2 (\addr_b[5]_INST_0_i_92_n_0 ),
        .\y_pos_reg[2]_3 (\addr_b[1]_INST_0_i_28_n_0 ),
        .\y_pos_reg[2]_4 (\addr_b[5]_INST_0_i_102_n_0 ),
        .\y_pos_reg[2]_5 (\addr_b[1]_INST_0_i_35_n_0 ),
        .\y_pos_reg[2]_6 (\addr_b[5]_INST_0_i_112_n_0 ),
        .\y_pos_reg[4]_0 (y_pos_reg),
        .\y_pos_reg[4]_1 (\addr_b[5]_INST_0_i_62_n_0 ),
        .\y_pos_reg[4]_2 (\addr_b[5]_INST_0_i_88_n_0 ),
        .\y_pos_reg[4]_3 (\addr_b[5]_INST_0_i_65_n_0 ),
        .\y_pos_reg[4]_4 (\addr_b[5]_INST_0_i_98_n_0 ),
        .\y_pos_reg[4]_5 (\addr_b[5]_INST_0_i_75_n_0 ),
        .\y_pos_reg[4]_6 (\addr_b[5]_INST_0_i_108_n_0 ),
        .\y_pos_reg[4]_7 (\addr_b[5]_INST_0_i_78_n_0 ),
        .\y_pos_reg[4]_8 (\addr_b[5]_INST_0_i_118_n_0 ));
endmodule

(* ORIG_REF_NAME = "burst_block" *) 
module design_1_block_test_0_0_burst_block
   (proc_rst_neg,
    D,
    \count_in_buf[10] ,
    \count_in_buf[11] ,
    \count_in_buf[12] ,
    ip2bus_mst_addr,
    \write_address_reg_reg[0] ,
    out3,
    read,
    ip2bus_inputs,
    ip2bus_mstwr_d,
    ip2bus_mst_length,
    axi_clk_in,
    axi_clk_in_0,
    proc_rst,
    frame_sync,
    do_sample_reg,
    ip2bus_otputs,
    WEA,
    write_data_in);
  output proc_rst_neg;
  output [9:0]D;
  output \count_in_buf[10] ;
  output \count_in_buf[11] ;
  output \count_in_buf[12] ;
  output [29:0]ip2bus_mst_addr;
  output \write_address_reg_reg[0] ;
  output [0:0]out3;
  output read;
  output [2:0]ip2bus_inputs;
  output [31:0]ip2bus_mstwr_d;
  output [9:0]ip2bus_mst_length;
  input axi_clk_in;
  input axi_clk_in_0;
  input proc_rst;
  input frame_sync;
  input do_sample_reg;
  input [1:0]ip2bus_otputs;
  input [0:0]WEA;
  input [23:0]write_data_in;

  wire [9:0]D;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2_n_0 ;
  wire \FSM_onehot_state[4]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [0:0]WEA;
  wire axi_clk_in;
  wire axi_clk_in_0;
  wire [5:5]axi_data_inc;
  wire \axi_data_inc[5]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire axi_start_address;
  wire axi_start_address0;
  wire \axi_start_address[13]_i_2_n_0 ;
  wire \axi_start_address[13]_i_3_n_0 ;
  wire \axi_start_address[13]_i_4_n_0 ;
  wire \axi_start_address[13]_i_5_n_0 ;
  wire \axi_start_address[17]_i_2_n_0 ;
  wire \axi_start_address[17]_i_3_n_0 ;
  wire \axi_start_address[17]_i_4_n_0 ;
  wire \axi_start_address[17]_i_5_n_0 ;
  wire \axi_start_address[21]_i_2_n_0 ;
  wire \axi_start_address[21]_i_3_n_0 ;
  wire \axi_start_address[21]_i_4_n_0 ;
  wire \axi_start_address[21]_i_5_n_0 ;
  wire \axi_start_address[25]_i_2_n_0 ;
  wire \axi_start_address[25]_i_3_n_0 ;
  wire \axi_start_address[25]_i_4_n_0 ;
  wire \axi_start_address[25]_i_5_n_0 ;
  wire \axi_start_address[29]_i_2_n_0 ;
  wire \axi_start_address[29]_i_3_n_0 ;
  wire \axi_start_address[29]_i_4_n_0 ;
  wire \axi_start_address[29]_i_5_n_0 ;
  wire \axi_start_address[2]_i_1_n_0 ;
  wire \axi_start_address[31]_i_4_n_0 ;
  wire \axi_start_address[31]_i_5_n_0 ;
  wire \axi_start_address[31]_i_6_n_0 ;
  wire \axi_start_address[5]_i_2_n_0 ;
  wire \axi_start_address[5]_i_3_n_0 ;
  wire \axi_start_address[5]_i_4_n_0 ;
  wire \axi_start_address[5]_i_5_n_0 ;
  wire \axi_start_address[9]_i_2_n_0 ;
  wire \axi_start_address[9]_i_3_n_0 ;
  wire \axi_start_address[9]_i_4_n_0 ;
  wire \axi_start_address[9]_i_5_n_0 ;
  wire \axi_start_address_reg[13]_i_1_n_0 ;
  wire \axi_start_address_reg[13]_i_1_n_1 ;
  wire \axi_start_address_reg[13]_i_1_n_2 ;
  wire \axi_start_address_reg[13]_i_1_n_3 ;
  wire \axi_start_address_reg[13]_i_1_n_4 ;
  wire \axi_start_address_reg[13]_i_1_n_5 ;
  wire \axi_start_address_reg[13]_i_1_n_6 ;
  wire \axi_start_address_reg[13]_i_1_n_7 ;
  wire \axi_start_address_reg[17]_i_1_n_0 ;
  wire \axi_start_address_reg[17]_i_1_n_1 ;
  wire \axi_start_address_reg[17]_i_1_n_2 ;
  wire \axi_start_address_reg[17]_i_1_n_3 ;
  wire \axi_start_address_reg[17]_i_1_n_4 ;
  wire \axi_start_address_reg[17]_i_1_n_5 ;
  wire \axi_start_address_reg[17]_i_1_n_6 ;
  wire \axi_start_address_reg[17]_i_1_n_7 ;
  wire \axi_start_address_reg[21]_i_1_n_0 ;
  wire \axi_start_address_reg[21]_i_1_n_1 ;
  wire \axi_start_address_reg[21]_i_1_n_2 ;
  wire \axi_start_address_reg[21]_i_1_n_3 ;
  wire \axi_start_address_reg[21]_i_1_n_4 ;
  wire \axi_start_address_reg[21]_i_1_n_5 ;
  wire \axi_start_address_reg[21]_i_1_n_6 ;
  wire \axi_start_address_reg[21]_i_1_n_7 ;
  wire \axi_start_address_reg[25]_i_1_n_0 ;
  wire \axi_start_address_reg[25]_i_1_n_1 ;
  wire \axi_start_address_reg[25]_i_1_n_2 ;
  wire \axi_start_address_reg[25]_i_1_n_3 ;
  wire \axi_start_address_reg[25]_i_1_n_4 ;
  wire \axi_start_address_reg[25]_i_1_n_5 ;
  wire \axi_start_address_reg[25]_i_1_n_6 ;
  wire \axi_start_address_reg[25]_i_1_n_7 ;
  wire \axi_start_address_reg[29]_i_1_n_0 ;
  wire \axi_start_address_reg[29]_i_1_n_1 ;
  wire \axi_start_address_reg[29]_i_1_n_2 ;
  wire \axi_start_address_reg[29]_i_1_n_3 ;
  wire \axi_start_address_reg[29]_i_1_n_4 ;
  wire \axi_start_address_reg[29]_i_1_n_5 ;
  wire \axi_start_address_reg[29]_i_1_n_6 ;
  wire \axi_start_address_reg[29]_i_1_n_7 ;
  wire \axi_start_address_reg[31]_i_2_n_3 ;
  wire \axi_start_address_reg[31]_i_2_n_6 ;
  wire \axi_start_address_reg[31]_i_2_n_7 ;
  wire \axi_start_address_reg[5]_i_1_n_0 ;
  wire \axi_start_address_reg[5]_i_1_n_1 ;
  wire \axi_start_address_reg[5]_i_1_n_2 ;
  wire \axi_start_address_reg[5]_i_1_n_3 ;
  wire \axi_start_address_reg[5]_i_1_n_4 ;
  wire \axi_start_address_reg[5]_i_1_n_5 ;
  wire \axi_start_address_reg[5]_i_1_n_6 ;
  wire \axi_start_address_reg[9]_i_1_n_0 ;
  wire \axi_start_address_reg[9]_i_1_n_1 ;
  wire \axi_start_address_reg[9]_i_1_n_2 ;
  wire \axi_start_address_reg[9]_i_1_n_3 ;
  wire \axi_start_address_reg[9]_i_1_n_4 ;
  wire \axi_start_address_reg[9]_i_1_n_5 ;
  wire \axi_start_address_reg[9]_i_1_n_6 ;
  wire \axi_start_address_reg[9]_i_1_n_7 ;
  wire bytes_to_send;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_0 ;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_1 ;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_2 ;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_3 ;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_4 ;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_5 ;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_6 ;
  wire \bytes_to_send0_inferred__0/i__carry__0_n_7 ;
  wire \bytes_to_send0_inferred__0/i__carry__1_n_1 ;
  wire \bytes_to_send0_inferred__0/i__carry__1_n_2 ;
  wire \bytes_to_send0_inferred__0/i__carry__1_n_3 ;
  wire \bytes_to_send0_inferred__0/i__carry__1_n_4 ;
  wire \bytes_to_send0_inferred__0/i__carry__1_n_5 ;
  wire \bytes_to_send0_inferred__0/i__carry__1_n_6 ;
  wire \bytes_to_send0_inferred__0/i__carry__1_n_7 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_0 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_1 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_2 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_3 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_4 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_5 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_6 ;
  wire \bytes_to_send0_inferred__0/i__carry_n_7 ;
  wire \bytes_to_send[0]_i_1_n_0 ;
  wire \bytes_to_send[10]_i_1_n_0 ;
  wire \bytes_to_send[11]_i_1_n_0 ;
  wire \bytes_to_send[12]_i_2_n_0 ;
  wire \bytes_to_send[12]_i_3_n_0 ;
  wire \bytes_to_send[1]_i_1_n_0 ;
  wire \bytes_to_send[2]_i_1_n_0 ;
  wire \bytes_to_send[3]_i_1_n_0 ;
  wire \bytes_to_send[4]_i_1_n_0 ;
  wire \bytes_to_send[5]_i_1_n_0 ;
  wire \bytes_to_send[6]_i_1_n_0 ;
  wire \bytes_to_send[7]_i_1_n_0 ;
  wire \bytes_to_send[8]_i_1_n_0 ;
  wire \bytes_to_send[9]_i_1_n_0 ;
  wire \bytes_to_send_reg_n_0_[0] ;
  wire \bytes_to_send_reg_n_0_[10] ;
  wire \bytes_to_send_reg_n_0_[11] ;
  wire \bytes_to_send_reg_n_0_[12] ;
  wire \bytes_to_send_reg_n_0_[1] ;
  wire \bytes_to_send_reg_n_0_[2] ;
  wire \bytes_to_send_reg_n_0_[3] ;
  wire \bytes_to_send_reg_n_0_[4] ;
  wire \bytes_to_send_reg_n_0_[5] ;
  wire \bytes_to_send_reg_n_0_[6] ;
  wire \bytes_to_send_reg_n_0_[7] ;
  wire \bytes_to_send_reg_n_0_[8] ;
  wire \bytes_to_send_reg_n_0_[9] ;
  wire \count_in_buf[10] ;
  wire \count_in_buf[11] ;
  wire \count_in_buf[11]_i_3_n_0 ;
  wire \count_in_buf[11]_i_4_n_0 ;
  wire \count_in_buf[11]_i_5_n_0 ;
  wire \count_in_buf[11]_i_6_n_0 ;
  wire \count_in_buf[12] ;
  wire \count_in_buf[12]_i_1_n_0 ;
  wire \count_in_buf[12]_i_3_n_0 ;
  wire \count_in_buf[3]_i_2_n_0 ;
  wire \count_in_buf[3]_i_3_n_0 ;
  wire \count_in_buf[3]_i_4_n_0 ;
  wire \count_in_buf[3]_i_5_n_0 ;
  wire \count_in_buf[7]_i_2_n_0 ;
  wire \count_in_buf[7]_i_3_n_0 ;
  wire \count_in_buf[7]_i_4_n_0 ;
  wire \count_in_buf[7]_i_5_n_0 ;
  wire \count_in_buf_reg[11]_i_1_n_0 ;
  wire \count_in_buf_reg[11]_i_1_n_1 ;
  wire \count_in_buf_reg[11]_i_1_n_2 ;
  wire \count_in_buf_reg[11]_i_1_n_3 ;
  wire \count_in_buf_reg[11]_i_1_n_4 ;
  wire \count_in_buf_reg[11]_i_1_n_5 ;
  wire \count_in_buf_reg[11]_i_1_n_6 ;
  wire \count_in_buf_reg[11]_i_1_n_7 ;
  wire \count_in_buf_reg[12]_i_2_n_7 ;
  wire \count_in_buf_reg[3]_i_1_n_0 ;
  wire \count_in_buf_reg[3]_i_1_n_1 ;
  wire \count_in_buf_reg[3]_i_1_n_2 ;
  wire \count_in_buf_reg[3]_i_1_n_3 ;
  wire \count_in_buf_reg[3]_i_1_n_4 ;
  wire \count_in_buf_reg[3]_i_1_n_5 ;
  wire \count_in_buf_reg[3]_i_1_n_6 ;
  wire \count_in_buf_reg[3]_i_1_n_7 ;
  wire \count_in_buf_reg[7]_i_1_n_0 ;
  wire \count_in_buf_reg[7]_i_1_n_1 ;
  wire \count_in_buf_reg[7]_i_1_n_2 ;
  wire \count_in_buf_reg[7]_i_1_n_3 ;
  wire \count_in_buf_reg[7]_i_1_n_4 ;
  wire \count_in_buf_reg[7]_i_1_n_5 ;
  wire \count_in_buf_reg[7]_i_1_n_6 ;
  wire \count_in_buf_reg[7]_i_1_n_7 ;
  wire data_buf_n_2;
  wire do_sample_reg;
  wire frame_sync;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_4__3_n_0;
  wire [2:0]ip2bus_inputs;
  wire \ip2bus_inputs[4]_INST_0_i_1_n_0 ;
  wire \ip2bus_inputs[4]_INST_0_i_2_n_0 ;
  wire \ip2bus_inputs[4]_INST_0_i_3_n_0 ;
  wire [29:0]ip2bus_mst_addr;
  wire [9:0]ip2bus_mst_length;
  wire \ip2bus_mst_length[11]_i_1_n_0 ;
  wire \ip2bus_mst_length[11]_i_3_n_0 ;
  wire [31:0]ip2bus_mstwr_d;
  wire [1:0]ip2bus_otputs;
  (* RTL_KEEP = "yes" *) wire [0:0]out3;
  wire proc_rst;
  wire proc_rst_neg;
  wire read;
  wire state11_in;
  (* RTL_KEEP = "yes" *) wire [2:2]state_reg;
  wire \write_address_reg_reg[0] ;
  wire [23:0]write_data_in;
  wire [3:1]\NLW_axi_start_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_axi_start_address_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_axi_start_address_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_bytes_to_send0_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_in_buf_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_in_buf_reg[12]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFEFEEEFEEEFEE)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(axi_start_address),
        .I1(\FSM_onehot_state[4]_i_2_n_0 ),
        .I2(ip2bus_otputs[1]),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(ip2bus_otputs[0]),
        .I5(out3),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF800FFFFF800F800)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(frame_sync),
        .I1(\FSM_onehot_state[4]_i_3_n_0 ),
        .I2(state11_in),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(ip2bus_inputs[1]),
        .I5(state_reg),
        .O(\FSM_onehot_state[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(D[3]),
        .I3(D[2]),
        .O(\FSM_onehot_state[4]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(axi_clk_in),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(state_reg),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(proc_rst_neg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(axi_clk_in),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[0] ),
        .Q(axi_start_address),
        .R(proc_rst_neg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(axi_clk_in),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(axi_start_address),
        .Q(out3),
        .R(proc_rst_neg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(axi_clk_in),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(out3),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(proc_rst_neg));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(axi_clk_in),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(state_reg),
        .R(proc_rst_neg));
  LUT4 #(
    .INIT(16'h8880)) 
    \axi_data_inc[5]_i_1 
       (.I0(\axi_start_address[31]_i_4_n_0 ),
        .I1(proc_rst),
        .I2(axi_data_inc),
        .I3(axi_start_address),
        .O(\axi_data_inc[5]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \axi_data_inc_reg[5] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .D(\axi_data_inc[5]_i_1_n_0 ),
        .Q(axi_data_inc),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[13]_i_2 
       (.I0(ip2bus_mst_addr[11]),
        .O(\axi_start_address[13]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[13]_i_3 
       (.I0(ip2bus_mst_addr[10]),
        .O(\axi_start_address[13]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[13]_i_4 
       (.I0(ip2bus_mst_addr[9]),
        .O(\axi_start_address[13]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[13]_i_5 
       (.I0(ip2bus_mst_addr[8]),
        .O(\axi_start_address[13]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[17]_i_2 
       (.I0(ip2bus_mst_addr[15]),
        .O(\axi_start_address[17]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[17]_i_3 
       (.I0(ip2bus_mst_addr[14]),
        .O(\axi_start_address[17]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[17]_i_4 
       (.I0(ip2bus_mst_addr[13]),
        .O(\axi_start_address[17]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[17]_i_5 
       (.I0(ip2bus_mst_addr[12]),
        .O(\axi_start_address[17]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[21]_i_2 
       (.I0(ip2bus_mst_addr[19]),
        .O(\axi_start_address[21]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[21]_i_3 
       (.I0(ip2bus_mst_addr[18]),
        .O(\axi_start_address[21]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[21]_i_4 
       (.I0(ip2bus_mst_addr[17]),
        .O(\axi_start_address[21]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[21]_i_5 
       (.I0(ip2bus_mst_addr[16]),
        .O(\axi_start_address[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[25]_i_2 
       (.I0(ip2bus_mst_addr[23]),
        .O(\axi_start_address[25]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[25]_i_3 
       (.I0(ip2bus_mst_addr[22]),
        .O(\axi_start_address[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[25]_i_4 
       (.I0(ip2bus_mst_addr[21]),
        .O(\axi_start_address[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[25]_i_5 
       (.I0(ip2bus_mst_addr[20]),
        .O(\axi_start_address[25]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[29]_i_2 
       (.I0(ip2bus_mst_addr[27]),
        .O(\axi_start_address[29]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[29]_i_3 
       (.I0(ip2bus_mst_addr[26]),
        .O(\axi_start_address[29]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[29]_i_4 
       (.I0(ip2bus_mst_addr[25]),
        .O(\axi_start_address[29]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[29]_i_5 
       (.I0(ip2bus_mst_addr[24]),
        .O(\axi_start_address[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h08888000)) 
    \axi_start_address[2]_i_1 
       (.I0(\axi_start_address[31]_i_4_n_0 ),
        .I1(proc_rst),
        .I2(axi_data_inc),
        .I3(axi_start_address),
        .I4(ip2bus_mst_addr[0]),
        .O(\axi_start_address[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axi_start_address[31]_i_1 
       (.I0(\axi_start_address[31]_i_4_n_0 ),
        .I1(proc_rst),
        .O(axi_start_address0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \axi_start_address[31]_i_4 
       (.I0(frame_sync),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .I4(D[2]),
        .I5(state11_in),
        .O(\axi_start_address[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[31]_i_5 
       (.I0(ip2bus_mst_addr[29]),
        .O(\axi_start_address[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[31]_i_6 
       (.I0(ip2bus_mst_addr[28]),
        .O(\axi_start_address[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_start_address[5]_i_2 
       (.I0(axi_data_inc),
        .I1(ip2bus_mst_addr[3]),
        .O(\axi_start_address[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_start_address[5]_i_3 
       (.I0(axi_data_inc),
        .I1(ip2bus_mst_addr[2]),
        .O(\axi_start_address[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_start_address[5]_i_4 
       (.I0(axi_data_inc),
        .I1(ip2bus_mst_addr[1]),
        .O(\axi_start_address[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \axi_start_address[5]_i_5 
       (.I0(axi_data_inc),
        .I1(ip2bus_mst_addr[0]),
        .O(\axi_start_address[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[9]_i_2 
       (.I0(ip2bus_mst_addr[7]),
        .O(\axi_start_address[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[9]_i_3 
       (.I0(ip2bus_mst_addr[6]),
        .O(\axi_start_address[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[9]_i_4 
       (.I0(ip2bus_mst_addr[5]),
        .O(\axi_start_address[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \axi_start_address[9]_i_5 
       (.I0(ip2bus_mst_addr[4]),
        .O(\axi_start_address[9]_i_5_n_0 ));
  FDRE \axi_start_address_reg[10] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[13]_i_1_n_7 ),
        .Q(ip2bus_mst_addr[8]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[11] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[13]_i_1_n_6 ),
        .Q(ip2bus_mst_addr[9]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[12] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[13]_i_1_n_5 ),
        .Q(ip2bus_mst_addr[10]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[13] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[13]_i_1_n_4 ),
        .Q(ip2bus_mst_addr[11]),
        .R(axi_start_address0));
  CARRY4 \axi_start_address_reg[13]_i_1 
       (.CI(\axi_start_address_reg[9]_i_1_n_0 ),
        .CO({\axi_start_address_reg[13]_i_1_n_0 ,\axi_start_address_reg[13]_i_1_n_1 ,\axi_start_address_reg[13]_i_1_n_2 ,\axi_start_address_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_start_address_reg[13]_i_1_n_4 ,\axi_start_address_reg[13]_i_1_n_5 ,\axi_start_address_reg[13]_i_1_n_6 ,\axi_start_address_reg[13]_i_1_n_7 }),
        .S({\axi_start_address[13]_i_2_n_0 ,\axi_start_address[13]_i_3_n_0 ,\axi_start_address[13]_i_4_n_0 ,\axi_start_address[13]_i_5_n_0 }));
  FDRE \axi_start_address_reg[14] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[17]_i_1_n_7 ),
        .Q(ip2bus_mst_addr[12]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[15] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[17]_i_1_n_6 ),
        .Q(ip2bus_mst_addr[13]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[16] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[17]_i_1_n_5 ),
        .Q(ip2bus_mst_addr[14]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[17] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[17]_i_1_n_4 ),
        .Q(ip2bus_mst_addr[15]),
        .R(axi_start_address0));
  CARRY4 \axi_start_address_reg[17]_i_1 
       (.CI(\axi_start_address_reg[13]_i_1_n_0 ),
        .CO({\axi_start_address_reg[17]_i_1_n_0 ,\axi_start_address_reg[17]_i_1_n_1 ,\axi_start_address_reg[17]_i_1_n_2 ,\axi_start_address_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_start_address_reg[17]_i_1_n_4 ,\axi_start_address_reg[17]_i_1_n_5 ,\axi_start_address_reg[17]_i_1_n_6 ,\axi_start_address_reg[17]_i_1_n_7 }),
        .S({\axi_start_address[17]_i_2_n_0 ,\axi_start_address[17]_i_3_n_0 ,\axi_start_address[17]_i_4_n_0 ,\axi_start_address[17]_i_5_n_0 }));
  FDRE \axi_start_address_reg[18] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[21]_i_1_n_7 ),
        .Q(ip2bus_mst_addr[16]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[19] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[21]_i_1_n_6 ),
        .Q(ip2bus_mst_addr[17]),
        .R(axi_start_address0));
  FDSE \axi_start_address_reg[20] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[21]_i_1_n_5 ),
        .Q(ip2bus_mst_addr[18]),
        .S(axi_start_address0));
  FDSE \axi_start_address_reg[21] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[21]_i_1_n_4 ),
        .Q(ip2bus_mst_addr[19]),
        .S(axi_start_address0));
  CARRY4 \axi_start_address_reg[21]_i_1 
       (.CI(\axi_start_address_reg[17]_i_1_n_0 ),
        .CO({\axi_start_address_reg[21]_i_1_n_0 ,\axi_start_address_reg[21]_i_1_n_1 ,\axi_start_address_reg[21]_i_1_n_2 ,\axi_start_address_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_start_address_reg[21]_i_1_n_4 ,\axi_start_address_reg[21]_i_1_n_5 ,\axi_start_address_reg[21]_i_1_n_6 ,\axi_start_address_reg[21]_i_1_n_7 }),
        .S({\axi_start_address[21]_i_2_n_0 ,\axi_start_address[21]_i_3_n_0 ,\axi_start_address[21]_i_4_n_0 ,\axi_start_address[21]_i_5_n_0 }));
  FDSE \axi_start_address_reg[22] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[25]_i_1_n_7 ),
        .Q(ip2bus_mst_addr[20]),
        .S(axi_start_address0));
  FDRE \axi_start_address_reg[23] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[25]_i_1_n_6 ),
        .Q(ip2bus_mst_addr[21]),
        .R(axi_start_address0));
  FDSE \axi_start_address_reg[24] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[25]_i_1_n_5 ),
        .Q(ip2bus_mst_addr[22]),
        .S(axi_start_address0));
  FDSE \axi_start_address_reg[25] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[25]_i_1_n_4 ),
        .Q(ip2bus_mst_addr[23]),
        .S(axi_start_address0));
  CARRY4 \axi_start_address_reg[25]_i_1 
       (.CI(\axi_start_address_reg[21]_i_1_n_0 ),
        .CO({\axi_start_address_reg[25]_i_1_n_0 ,\axi_start_address_reg[25]_i_1_n_1 ,\axi_start_address_reg[25]_i_1_n_2 ,\axi_start_address_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_start_address_reg[25]_i_1_n_4 ,\axi_start_address_reg[25]_i_1_n_5 ,\axi_start_address_reg[25]_i_1_n_6 ,\axi_start_address_reg[25]_i_1_n_7 }),
        .S({\axi_start_address[25]_i_2_n_0 ,\axi_start_address[25]_i_3_n_0 ,\axi_start_address[25]_i_4_n_0 ,\axi_start_address[25]_i_5_n_0 }));
  FDSE \axi_start_address_reg[26] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[29]_i_1_n_7 ),
        .Q(ip2bus_mst_addr[24]),
        .S(axi_start_address0));
  FDSE \axi_start_address_reg[27] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[29]_i_1_n_6 ),
        .Q(ip2bus_mst_addr[25]),
        .S(axi_start_address0));
  FDSE \axi_start_address_reg[28] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[29]_i_1_n_5 ),
        .Q(ip2bus_mst_addr[26]),
        .S(axi_start_address0));
  FDRE \axi_start_address_reg[29] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[29]_i_1_n_4 ),
        .Q(ip2bus_mst_addr[27]),
        .R(axi_start_address0));
  CARRY4 \axi_start_address_reg[29]_i_1 
       (.CI(\axi_start_address_reg[25]_i_1_n_0 ),
        .CO({\axi_start_address_reg[29]_i_1_n_0 ,\axi_start_address_reg[29]_i_1_n_1 ,\axi_start_address_reg[29]_i_1_n_2 ,\axi_start_address_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_start_address_reg[29]_i_1_n_4 ,\axi_start_address_reg[29]_i_1_n_5 ,\axi_start_address_reg[29]_i_1_n_6 ,\axi_start_address_reg[29]_i_1_n_7 }),
        .S({\axi_start_address[29]_i_2_n_0 ,\axi_start_address[29]_i_3_n_0 ,\axi_start_address[29]_i_4_n_0 ,\axi_start_address[29]_i_5_n_0 }));
  FDRE \axi_start_address_reg[2] 
       (.C(axi_clk_in_0),
        .CE(1'b1),
        .D(\axi_start_address[2]_i_1_n_0 ),
        .Q(ip2bus_mst_addr[0]),
        .R(1'b0));
  FDRE \axi_start_address_reg[30] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[31]_i_2_n_7 ),
        .Q(ip2bus_mst_addr[28]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[31] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[31]_i_2_n_6 ),
        .Q(ip2bus_mst_addr[29]),
        .R(axi_start_address0));
  CARRY4 \axi_start_address_reg[31]_i_2 
       (.CI(\axi_start_address_reg[29]_i_1_n_0 ),
        .CO({\NLW_axi_start_address_reg[31]_i_2_CO_UNCONNECTED [3:1],\axi_start_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_axi_start_address_reg[31]_i_2_O_UNCONNECTED [3:2],\axi_start_address_reg[31]_i_2_n_6 ,\axi_start_address_reg[31]_i_2_n_7 }),
        .S({1'b0,1'b0,\axi_start_address[31]_i_5_n_0 ,\axi_start_address[31]_i_6_n_0 }));
  FDRE \axi_start_address_reg[3] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[5]_i_1_n_6 ),
        .Q(ip2bus_mst_addr[1]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[4] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[5]_i_1_n_5 ),
        .Q(ip2bus_mst_addr[2]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[5] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[5]_i_1_n_4 ),
        .Q(ip2bus_mst_addr[3]),
        .R(axi_start_address0));
  CARRY4 \axi_start_address_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\axi_start_address_reg[5]_i_1_n_0 ,\axi_start_address_reg[5]_i_1_n_1 ,\axi_start_address_reg[5]_i_1_n_2 ,\axi_start_address_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({axi_data_inc,axi_data_inc,axi_data_inc,axi_data_inc}),
        .O({\axi_start_address_reg[5]_i_1_n_4 ,\axi_start_address_reg[5]_i_1_n_5 ,\axi_start_address_reg[5]_i_1_n_6 ,\NLW_axi_start_address_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\axi_start_address[5]_i_2_n_0 ,\axi_start_address[5]_i_3_n_0 ,\axi_start_address[5]_i_4_n_0 ,\axi_start_address[5]_i_5_n_0 }));
  FDRE \axi_start_address_reg[6] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[9]_i_1_n_7 ),
        .Q(ip2bus_mst_addr[4]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[7] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[9]_i_1_n_6 ),
        .Q(ip2bus_mst_addr[5]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[8] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[9]_i_1_n_5 ),
        .Q(ip2bus_mst_addr[6]),
        .R(axi_start_address0));
  FDRE \axi_start_address_reg[9] 
       (.C(axi_clk_in_0),
        .CE(axi_start_address),
        .D(\axi_start_address_reg[9]_i_1_n_4 ),
        .Q(ip2bus_mst_addr[7]),
        .R(axi_start_address0));
  CARRY4 \axi_start_address_reg[9]_i_1 
       (.CI(\axi_start_address_reg[5]_i_1_n_0 ),
        .CO({\axi_start_address_reg[9]_i_1_n_0 ,\axi_start_address_reg[9]_i_1_n_1 ,\axi_start_address_reg[9]_i_1_n_2 ,\axi_start_address_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\axi_start_address_reg[9]_i_1_n_4 ,\axi_start_address_reg[9]_i_1_n_5 ,\axi_start_address_reg[9]_i_1_n_6 ,\axi_start_address_reg[9]_i_1_n_7 }),
        .S({\axi_start_address[9]_i_2_n_0 ,\axi_start_address[9]_i_3_n_0 ,\axi_start_address[9]_i_4_n_0 ,\axi_start_address[9]_i_5_n_0 }));
  CARRY4 \bytes_to_send0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\bytes_to_send0_inferred__0/i__carry_n_0 ,\bytes_to_send0_inferred__0/i__carry_n_1 ,\bytes_to_send0_inferred__0/i__carry_n_2 ,\bytes_to_send0_inferred__0/i__carry_n_3 }),
        .CYINIT(\bytes_to_send_reg_n_0_[0] ),
        .DI({\bytes_to_send_reg_n_0_[4] ,\bytes_to_send_reg_n_0_[3] ,\bytes_to_send_reg_n_0_[2] ,\bytes_to_send_reg_n_0_[1] }),
        .O({\bytes_to_send0_inferred__0/i__carry_n_4 ,\bytes_to_send0_inferred__0/i__carry_n_5 ,\bytes_to_send0_inferred__0/i__carry_n_6 ,\bytes_to_send0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}));
  CARRY4 \bytes_to_send0_inferred__0/i__carry__0 
       (.CI(\bytes_to_send0_inferred__0/i__carry_n_0 ),
        .CO({\bytes_to_send0_inferred__0/i__carry__0_n_0 ,\bytes_to_send0_inferred__0/i__carry__0_n_1 ,\bytes_to_send0_inferred__0/i__carry__0_n_2 ,\bytes_to_send0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\bytes_to_send_reg_n_0_[8] ,\bytes_to_send_reg_n_0_[7] ,\bytes_to_send_reg_n_0_[6] ,\bytes_to_send_reg_n_0_[5] }),
        .O({\bytes_to_send0_inferred__0/i__carry__0_n_4 ,\bytes_to_send0_inferred__0/i__carry__0_n_5 ,\bytes_to_send0_inferred__0/i__carry__0_n_6 ,\bytes_to_send0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0}));
  CARRY4 \bytes_to_send0_inferred__0/i__carry__1 
       (.CI(\bytes_to_send0_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_bytes_to_send0_inferred__0/i__carry__1_CO_UNCONNECTED [3],\bytes_to_send0_inferred__0/i__carry__1_n_1 ,\bytes_to_send0_inferred__0/i__carry__1_n_2 ,\bytes_to_send0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes_to_send_reg_n_0_[11] ,\bytes_to_send_reg_n_0_[10] ,\bytes_to_send_reg_n_0_[9] }),
        .O({\bytes_to_send0_inferred__0/i__carry__1_n_4 ,\bytes_to_send0_inferred__0/i__carry__1_n_5 ,\bytes_to_send0_inferred__0/i__carry__1_n_6 ,\bytes_to_send0_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__3_n_0}));
  LUT3 #(
    .INIT(8'h8B)) 
    \bytes_to_send[0]_i_1 
       (.I0(D[0]),
        .I1(out3),
        .I2(\bytes_to_send_reg_n_0_[0] ),
        .O(\bytes_to_send[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[10]_i_1 
       (.I0(\count_in_buf[10] ),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__1_n_6 ),
        .O(\bytes_to_send[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[11]_i_1 
       (.I0(\count_in_buf[11] ),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__1_n_5 ),
        .O(\bytes_to_send[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bytes_to_send[12]_i_1 
       (.I0(out3),
        .I1(state11_in),
        .O(bytes_to_send));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFEEE0)) 
    \bytes_to_send[12]_i_2 
       (.I0(\ip2bus_inputs[4]_INST_0_i_1_n_0 ),
        .I1(\bytes_to_send_reg_n_0_[0] ),
        .I2(state_reg),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(out3),
        .I5(ip2bus_otputs[1]),
        .O(\bytes_to_send[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[12]_i_3 
       (.I0(\count_in_buf[12] ),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__1_n_4 ),
        .O(\bytes_to_send[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[1]_i_1 
       (.I0(D[1]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry_n_7 ),
        .O(\bytes_to_send[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[2]_i_1 
       (.I0(D[2]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry_n_6 ),
        .O(\bytes_to_send[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[3]_i_1 
       (.I0(D[3]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry_n_5 ),
        .O(\bytes_to_send[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[4]_i_1 
       (.I0(D[4]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry_n_4 ),
        .O(\bytes_to_send[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[5]_i_1 
       (.I0(D[5]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__0_n_7 ),
        .O(\bytes_to_send[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[6]_i_1 
       (.I0(D[6]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__0_n_6 ),
        .O(\bytes_to_send[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[7]_i_1 
       (.I0(D[7]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__0_n_5 ),
        .O(\bytes_to_send[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[8]_i_1 
       (.I0(D[8]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__0_n_4 ),
        .O(\bytes_to_send[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytes_to_send[9]_i_1 
       (.I0(D[9]),
        .I1(out3),
        .I2(\bytes_to_send0_inferred__0/i__carry__1_n_7 ),
        .O(\bytes_to_send[9]_i_1_n_0 ));
  FDSE \bytes_to_send_reg[0] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[0]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[0] ),
        .S(bytes_to_send));
  FDRE \bytes_to_send_reg[10] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[10]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[10] ),
        .R(bytes_to_send));
  FDRE \bytes_to_send_reg[11] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[11]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[11] ),
        .R(bytes_to_send));
  FDRE \bytes_to_send_reg[12] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[12]_i_3_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[12] ),
        .R(bytes_to_send));
  FDSE \bytes_to_send_reg[1] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[1]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[1] ),
        .S(bytes_to_send));
  FDSE \bytes_to_send_reg[2] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[2]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[2] ),
        .S(bytes_to_send));
  FDSE \bytes_to_send_reg[3] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[3]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[3] ),
        .S(bytes_to_send));
  FDRE \bytes_to_send_reg[4] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[4]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[4] ),
        .R(bytes_to_send));
  FDRE \bytes_to_send_reg[5] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[5]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[5] ),
        .R(bytes_to_send));
  FDRE \bytes_to_send_reg[6] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[6]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[6] ),
        .R(bytes_to_send));
  FDRE \bytes_to_send_reg[7] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[7]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[7] ),
        .R(bytes_to_send));
  FDRE \bytes_to_send_reg[8] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[8]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[8] ),
        .R(bytes_to_send));
  FDRE \bytes_to_send_reg[9] 
       (.C(axi_clk_in),
        .CE(\bytes_to_send[12]_i_2_n_0 ),
        .D(\bytes_to_send[9]_i_1_n_0 ),
        .Q(\bytes_to_send_reg_n_0_[9] ),
        .R(bytes_to_send));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[11]_i_3 
       (.I0(data_buf_n_2),
        .I1(\count_in_buf[11] ),
        .O(\count_in_buf[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[11]_i_4 
       (.I0(data_buf_n_2),
        .I1(\count_in_buf[10] ),
        .O(\count_in_buf[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[11]_i_5 
       (.I0(data_buf_n_2),
        .I1(D[9]),
        .O(\count_in_buf[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[11]_i_6 
       (.I0(data_buf_n_2),
        .I1(D[8]),
        .O(\count_in_buf[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5554AAAB)) 
    \count_in_buf[12]_i_1 
       (.I0(ip2bus_otputs[1]),
        .I1(state_reg),
        .I2(out3),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(do_sample_reg),
        .O(\count_in_buf[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[12]_i_3 
       (.I0(data_buf_n_2),
        .I1(\count_in_buf[12] ),
        .O(\count_in_buf[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[3]_i_2 
       (.I0(data_buf_n_2),
        .I1(D[3]),
        .O(\count_in_buf[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[3]_i_3 
       (.I0(data_buf_n_2),
        .I1(D[2]),
        .O(\count_in_buf[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[3]_i_4 
       (.I0(data_buf_n_2),
        .I1(D[1]),
        .O(\count_in_buf[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count_in_buf[3]_i_5 
       (.I0(data_buf_n_2),
        .I1(D[0]),
        .O(\count_in_buf[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[7]_i_2 
       (.I0(data_buf_n_2),
        .I1(D[7]),
        .O(\count_in_buf[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[7]_i_3 
       (.I0(data_buf_n_2),
        .I1(D[6]),
        .O(\count_in_buf[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[7]_i_4 
       (.I0(data_buf_n_2),
        .I1(D[5]),
        .O(\count_in_buf[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_in_buf[7]_i_5 
       (.I0(data_buf_n_2),
        .I1(D[4]),
        .O(\count_in_buf[7]_i_5_n_0 ));
  FDRE \count_in_buf_reg[0] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[3]_i_1_n_7 ),
        .Q(D[0]),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[10] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[11]_i_1_n_5 ),
        .Q(\count_in_buf[10] ),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[11] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[11]_i_1_n_4 ),
        .Q(\count_in_buf[11] ),
        .R(proc_rst_neg));
  CARRY4 \count_in_buf_reg[11]_i_1 
       (.CI(\count_in_buf_reg[7]_i_1_n_0 ),
        .CO({\count_in_buf_reg[11]_i_1_n_0 ,\count_in_buf_reg[11]_i_1_n_1 ,\count_in_buf_reg[11]_i_1_n_2 ,\count_in_buf_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({data_buf_n_2,data_buf_n_2,data_buf_n_2,data_buf_n_2}),
        .O({\count_in_buf_reg[11]_i_1_n_4 ,\count_in_buf_reg[11]_i_1_n_5 ,\count_in_buf_reg[11]_i_1_n_6 ,\count_in_buf_reg[11]_i_1_n_7 }),
        .S({\count_in_buf[11]_i_3_n_0 ,\count_in_buf[11]_i_4_n_0 ,\count_in_buf[11]_i_5_n_0 ,\count_in_buf[11]_i_6_n_0 }));
  FDRE \count_in_buf_reg[12] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[12]_i_2_n_7 ),
        .Q(\count_in_buf[12] ),
        .R(proc_rst_neg));
  CARRY4 \count_in_buf_reg[12]_i_2 
       (.CI(\count_in_buf_reg[11]_i_1_n_0 ),
        .CO(\NLW_count_in_buf_reg[12]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_in_buf_reg[12]_i_2_O_UNCONNECTED [3:1],\count_in_buf_reg[12]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\count_in_buf[12]_i_3_n_0 }));
  FDRE \count_in_buf_reg[1] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[3]_i_1_n_6 ),
        .Q(D[1]),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[2] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[3]_i_1_n_5 ),
        .Q(D[2]),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[3] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[3]_i_1_n_4 ),
        .Q(D[3]),
        .R(proc_rst_neg));
  CARRY4 \count_in_buf_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_in_buf_reg[3]_i_1_n_0 ,\count_in_buf_reg[3]_i_1_n_1 ,\count_in_buf_reg[3]_i_1_n_2 ,\count_in_buf_reg[3]_i_1_n_3 }),
        .CYINIT(data_buf_n_2),
        .DI({data_buf_n_2,data_buf_n_2,data_buf_n_2,D[0]}),
        .O({\count_in_buf_reg[3]_i_1_n_4 ,\count_in_buf_reg[3]_i_1_n_5 ,\count_in_buf_reg[3]_i_1_n_6 ,\count_in_buf_reg[3]_i_1_n_7 }),
        .S({\count_in_buf[3]_i_2_n_0 ,\count_in_buf[3]_i_3_n_0 ,\count_in_buf[3]_i_4_n_0 ,\count_in_buf[3]_i_5_n_0 }));
  FDRE \count_in_buf_reg[4] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[7]_i_1_n_7 ),
        .Q(D[4]),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[5] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[7]_i_1_n_6 ),
        .Q(D[5]),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[6] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[7]_i_1_n_5 ),
        .Q(D[6]),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[7] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[7]_i_1_n_4 ),
        .Q(D[7]),
        .R(proc_rst_neg));
  CARRY4 \count_in_buf_reg[7]_i_1 
       (.CI(\count_in_buf_reg[3]_i_1_n_0 ),
        .CO({\count_in_buf_reg[7]_i_1_n_0 ,\count_in_buf_reg[7]_i_1_n_1 ,\count_in_buf_reg[7]_i_1_n_2 ,\count_in_buf_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({data_buf_n_2,data_buf_n_2,data_buf_n_2,data_buf_n_2}),
        .O({\count_in_buf_reg[7]_i_1_n_4 ,\count_in_buf_reg[7]_i_1_n_5 ,\count_in_buf_reg[7]_i_1_n_6 ,\count_in_buf_reg[7]_i_1_n_7 }),
        .S({\count_in_buf[7]_i_2_n_0 ,\count_in_buf[7]_i_3_n_0 ,\count_in_buf[7]_i_4_n_0 ,\count_in_buf[7]_i_5_n_0 }));
  FDRE \count_in_buf_reg[8] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[11]_i_1_n_7 ),
        .Q(D[8]),
        .R(proc_rst_neg));
  FDRE \count_in_buf_reg[9] 
       (.C(axi_clk_in),
        .CE(\count_in_buf[12]_i_1_n_0 ),
        .D(\count_in_buf_reg[11]_i_1_n_6 ),
        .Q(D[9]),
        .R(proc_rst_neg));
  design_1_block_test_0_0_fifo data_buf
       (.SR(proc_rst_neg),
        .WEA(WEA),
        .axi_clk_in(axi_clk_in),
        .do_sample_reg(do_sample_reg),
        .full_reg_reg_0(data_buf_n_2),
        .ip2bus_mstwr_d(ip2bus_mstwr_d),
        .ip2bus_otputs(ip2bus_otputs[1]),
        .out({state_reg,\FSM_onehot_state_reg_n_0_[3] ,out3}),
        .proc_rst(proc_rst),
        .\write_address_reg_reg[0]_0 (\write_address_reg_reg[0] ),
        .write_data_in(write_data_in));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__3
       (.I0(\bytes_to_send_reg_n_0_[8] ),
        .O(i__carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__3
       (.I0(\bytes_to_send_reg_n_0_[7] ),
        .O(i__carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__3
       (.I0(\bytes_to_send_reg_n_0_[6] ),
        .O(i__carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__3
       (.I0(\bytes_to_send_reg_n_0_[5] ),
        .O(i__carry__0_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__3
       (.I0(\bytes_to_send_reg_n_0_[12] ),
        .O(i__carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__3
       (.I0(\bytes_to_send_reg_n_0_[11] ),
        .O(i__carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__3
       (.I0(\bytes_to_send_reg_n_0_[10] ),
        .O(i__carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__3
       (.I0(\bytes_to_send_reg_n_0_[9] ),
        .O(i__carry__1_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__3
       (.I0(\bytes_to_send_reg_n_0_[4] ),
        .O(i__carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__3
       (.I0(\bytes_to_send_reg_n_0_[3] ),
        .O(i__carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__3
       (.I0(\bytes_to_send_reg_n_0_[2] ),
        .O(i__carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__3
       (.I0(\bytes_to_send_reg_n_0_[1] ),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    \ip2bus_inputs[2]_INST_0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(out3),
        .O(ip2bus_inputs[0]));
  LUT3 #(
    .INIT(8'hFD)) 
    \ip2bus_inputs[3]_INST_0 
       (.I0(\bytes_to_send_reg_n_0_[0] ),
        .I1(ip2bus_otputs[1]),
        .I2(\ip2bus_inputs[4]_INST_0_i_1_n_0 ),
        .O(ip2bus_inputs[1]));
  LUT5 #(
    .INIT(32'h0000111F)) 
    \ip2bus_inputs[4]_INST_0 
       (.I0(\ip2bus_inputs[4]_INST_0_i_1_n_0 ),
        .I1(\bytes_to_send_reg_n_0_[0] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(state_reg),
        .I4(out3),
        .O(ip2bus_inputs[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip2bus_inputs[4]_INST_0_i_1 
       (.I0(\ip2bus_inputs[4]_INST_0_i_2_n_0 ),
        .I1(\bytes_to_send_reg_n_0_[6] ),
        .I2(\bytes_to_send_reg_n_0_[5] ),
        .I3(\bytes_to_send_reg_n_0_[8] ),
        .I4(\bytes_to_send_reg_n_0_[7] ),
        .I5(\ip2bus_inputs[4]_INST_0_i_3_n_0 ),
        .O(\ip2bus_inputs[4]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ip2bus_inputs[4]_INST_0_i_2 
       (.I0(\bytes_to_send_reg_n_0_[10] ),
        .I1(\bytes_to_send_reg_n_0_[9] ),
        .I2(\bytes_to_send_reg_n_0_[12] ),
        .I3(\bytes_to_send_reg_n_0_[11] ),
        .O(\ip2bus_inputs[4]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ip2bus_inputs[4]_INST_0_i_3 
       (.I0(\bytes_to_send_reg_n_0_[2] ),
        .I1(\bytes_to_send_reg_n_0_[1] ),
        .I2(\bytes_to_send_reg_n_0_[4] ),
        .I3(\bytes_to_send_reg_n_0_[3] ),
        .O(\ip2bus_inputs[4]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ip2bus_mst_length[11]_i_1 
       (.I0(axi_start_address),
        .I1(state11_in),
        .O(\ip2bus_mst_length[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ip2bus_mst_length[11]_i_2 
       (.I0(\ip2bus_mst_length[11]_i_3_n_0 ),
        .I1(D[9]),
        .I2(\count_in_buf[10] ),
        .I3(D[7]),
        .I4(D[8]),
        .O(state11_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ip2bus_mst_length[11]_i_3 
       (.I0(D[4]),
        .I1(\count_in_buf[11] ),
        .I2(\count_in_buf[12] ),
        .I3(D[6]),
        .I4(D[5]),
        .O(\ip2bus_mst_length[11]_i_3_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[10] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[8]),
        .Q(ip2bus_mst_length[8]),
        .R(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[11] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[9]),
        .Q(ip2bus_mst_length[9]),
        .R(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[2] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[0]),
        .Q(ip2bus_mst_length[0]),
        .S(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[3] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[1]),
        .Q(ip2bus_mst_length[1]),
        .S(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[4] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[2]),
        .Q(ip2bus_mst_length[2]),
        .S(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDSE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[5] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[3]),
        .Q(ip2bus_mst_length[3]),
        .S(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[6] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[4]),
        .Q(ip2bus_mst_length[4]),
        .R(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[7] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[5]),
        .Q(ip2bus_mst_length[5]),
        .R(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[8] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[6]),
        .Q(ip2bus_mst_length[6]),
        .R(\ip2bus_mst_length[11]_i_1_n_0 ));
  FDRE #(
    .IS_C_INVERTED(1'b1)) 
    \ip2bus_mst_length_reg[9] 
       (.C(axi_clk_in),
        .CE(axi_start_address),
        .D(D[7]),
        .Q(ip2bus_mst_length[7]),
        .R(\ip2bus_mst_length[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    read_INST_0
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(out3),
        .I2(state_reg),
        .I3(ip2bus_otputs[1]),
        .O(read));
endmodule

(* ORIG_REF_NAME = "cia" *) 
module design_1_block_test_0_0_cia
   (started_status_a,
    started_status_b,
    \ABH_reg[2] ,
    \IRHOLD_reg[2] ,
    \data_out_reg[7]_0 ,
    c_data_debug,
    \IRHOLD_reg[0] ,
    \DIHOLD_reg[7] ,
    \int_mask_reg[4]_0 ,
    \int_mask_reg[0]_0 ,
    \int_mask_reg[1]_0 ,
    slave_reg_14,
    p_0_in,
    clk,
    slave_reg_15,
    \state_reg[1] ,
    \reg_1_6510_reg[1] ,
    \addr_delayed_reg[11] ,
    DOADO,
    \addr_delayed_reg[9] ,
    Q,
    \state_reg[5] ,
    \state_reg[1]_0 ,
    \PC_reg[2] ,
    sel,
    \PC_reg[1] ,
    \PC_reg[0] ,
    \PC_reg[3] ,
    joybits,
    ram_reg_1_2,
    \reg_1_6510_reg[2] ,
    ram_reg_1_2_0,
    rom_out_reg_0,
    \data_out_reg_reg[2] ,
    \addr_delayed_reg[13] ,
    ram_out,
    \addr_delayed_reg[8] ,
    \reg_1_6510_reg[0] ,
    \addr_delayed_reg[13]_0 ,
    \addr_delayed_reg[12] ,
    slave_0_reg,
    slave_1_reg,
    joybits2,
    E,
    \PC_reg[3]_0 ,
    started_reg,
    \PC_reg[3]_1 ,
    \PC_reg[3]_2 ,
    started_reg_0,
    \reg_1_6510_reg[2]_0 ,
    flag1,
    flag1_delayed,
    \reg_1_6510_reg[1]_0 ,
    \int_mask_reg[4]_1 ,
    \int_mask_reg[1]_1 ,
    \int_mask_reg[0]_1 ,
    \reg_1_6510_reg[2]_1 ,
    \reg_1_6510_reg[2]_2 ,
    \reg_1_6510_reg[2]_3 );
  output started_status_a;
  output started_status_b;
  output \ABH_reg[2] ;
  output \IRHOLD_reg[2] ;
  output \data_out_reg[7]_0 ;
  output [0:0]c_data_debug;
  output \IRHOLD_reg[0] ;
  output [5:0]\DIHOLD_reg[7] ;
  output \int_mask_reg[4]_0 ;
  output \int_mask_reg[0]_0 ;
  output \int_mask_reg[1]_0 ;
  input slave_reg_14;
  input [7:0]p_0_in;
  input clk;
  input slave_reg_15;
  input \state_reg[1] ;
  input \reg_1_6510_reg[1] ;
  input \addr_delayed_reg[11] ;
  input [0:0]DOADO;
  input \addr_delayed_reg[9] ;
  input [0:0]Q;
  input \state_reg[5] ;
  input \state_reg[1]_0 ;
  input \PC_reg[2] ;
  input [0:0]sel;
  input \PC_reg[1] ;
  input \PC_reg[0] ;
  input \PC_reg[3] ;
  input [4:0]joybits;
  input ram_reg_1_2;
  input \reg_1_6510_reg[2] ;
  input ram_reg_1_2_0;
  input rom_out_reg_0;
  input \data_out_reg_reg[2] ;
  input \addr_delayed_reg[13] ;
  input [0:0]ram_out;
  input \addr_delayed_reg[8] ;
  input [0:0]\reg_1_6510_reg[0] ;
  input [3:0]\addr_delayed_reg[13]_0 ;
  input \addr_delayed_reg[12] ;
  input [31:0]slave_0_reg;
  input [31:0]slave_1_reg;
  input [4:0]joybits2;
  input [0:0]E;
  input [0:0]\PC_reg[3]_0 ;
  input [0:0]started_reg;
  input [0:0]\PC_reg[3]_1 ;
  input [0:0]\PC_reg[3]_2 ;
  input [0:0]started_reg_0;
  input [0:0]\reg_1_6510_reg[2]_0 ;
  input flag1;
  input flag1_delayed;
  input \reg_1_6510_reg[1]_0 ;
  input \int_mask_reg[4]_1 ;
  input \int_mask_reg[1]_1 ;
  input \int_mask_reg[0]_1 ;
  input [0:0]\reg_1_6510_reg[2]_1 ;
  input [0:0]\reg_1_6510_reg[2]_2 ;
  input [0:0]\reg_1_6510_reg[2]_3 ;

  wire \ABH_reg[2] ;
  wire [5:0]\DIHOLD_reg[7] ;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire \IRHOLD_reg[0] ;
  wire \IRHOLD_reg[2] ;
  wire \PC_reg[0] ;
  wire \PC_reg[1] ;
  wire \PC_reg[2] ;
  wire \PC_reg[3] ;
  wire [0:0]\PC_reg[3]_0 ;
  wire [0:0]\PC_reg[3]_1 ;
  wire [0:0]\PC_reg[3]_2 ;
  wire [0:0]Q;
  wire \addr_delayed_reg[11] ;
  wire \addr_delayed_reg[12] ;
  wire \addr_delayed_reg[13] ;
  wire [3:0]\addr_delayed_reg[13]_0 ;
  wire \addr_delayed_reg[8] ;
  wire \addr_delayed_reg[9] ;
  wire [0:0]c_data_debug;
  wire \c_data_debug[2]_INST_0_i_3_n_0 ;
  wire \c_data_debug[2]_INST_0_i_8_n_0 ;
  wire [2:0]cia_1_data_out;
  wire clk;
  wire [15:0]counter_b_val;
  wire \data_out[0]_i_3__0_n_0 ;
  wire \data_out[0]_i_5_n_0 ;
  wire \data_out[0]_i_6_n_0 ;
  wire \data_out[0]_i_7_n_0 ;
  wire \data_out[0]_i_8_n_0 ;
  wire \data_out[1]_i_3__0_n_0 ;
  wire \data_out[1]_i_4_n_0 ;
  wire \data_out[1]_i_5_n_0 ;
  wire \data_out[1]_i_6_n_0 ;
  wire \data_out[1]_i_7_n_0 ;
  wire \data_out[1]_i_8_n_0 ;
  wire \data_out[2]_i_4_n_0 ;
  wire \data_out[2]_i_5_n_0 ;
  wire \data_out[2]_i_6_n_0 ;
  wire \data_out[2]_i_7_n_0 ;
  wire \data_out[2]_i_8_n_0 ;
  wire \data_out[3]_i_2__0_n_0 ;
  wire \data_out[3]_i_5_n_0 ;
  wire \data_out[3]_i_6_n_0 ;
  wire \data_out[3]_i_7_n_0 ;
  wire \data_out[3]_i_8_n_0 ;
  wire \data_out[4]_i_2__0_n_0 ;
  wire \data_out[4]_i_4_n_0 ;
  wire \data_out[4]_i_5_n_0 ;
  wire \data_out[4]_i_6_n_0 ;
  wire \data_out[4]_i_7_n_0 ;
  wire \data_out[5]_i_3__0_n_0 ;
  wire \data_out[5]_i_4_n_0 ;
  wire \data_out[5]_i_5_n_0 ;
  wire \data_out[5]_i_6_n_0 ;
  wire \data_out[5]_i_7_n_0 ;
  wire \data_out[5]_i_8_n_0 ;
  wire \data_out[6]_i_3__0_n_0 ;
  wire \data_out[6]_i_4_n_0 ;
  wire \data_out[6]_i_5_n_0 ;
  wire \data_out[6]_i_6_n_0 ;
  wire \data_out[6]_i_7_n_0 ;
  wire \data_out[6]_i_8_n_0 ;
  wire \data_out[7]_i_10_n_0 ;
  wire \data_out[7]_i_11_n_0 ;
  wire \data_out[7]_i_4__0_n_0 ;
  wire \data_out[7]_i_5__0_n_0 ;
  wire \data_out[7]_i_8_n_0 ;
  wire \data_out[7]_i_9_n_0 ;
  wire \data_out_reg[7]_0 ;
  wire \data_out_reg_reg[2] ;
  wire flag1;
  wire flag1_delayed;
  wire \int_mask_reg[0]_0 ;
  wire \int_mask_reg[0]_1 ;
  wire \int_mask_reg[1]_0 ;
  wire \int_mask_reg[1]_1 ;
  wire \int_mask_reg[4]_0 ;
  wire \int_mask_reg[4]_1 ;
  wire \int_stat[4]_i_1_n_0 ;
  wire [4:0]joybits;
  wire [4:0]joybits2;
  wire [7:0]keyboard_control;
  wire [7:0]p_0_in;
  wire [4:0]p_4_in;
  wire [0:0]ram_out;
  wire ram_reg_1_2;
  wire ram_reg_1_2_0;
  wire [0:0]\reg_1_6510_reg[0] ;
  wire \reg_1_6510_reg[1] ;
  wire \reg_1_6510_reg[1]_0 ;
  wire \reg_1_6510_reg[2] ;
  wire [0:0]\reg_1_6510_reg[2]_0 ;
  wire [0:0]\reg_1_6510_reg[2]_1 ;
  wire [0:0]\reg_1_6510_reg[2]_2 ;
  wire [0:0]\reg_1_6510_reg[2]_3 ;
  wire [15:0]reload_val;
  wire rom_out_reg_0;
  wire runmode_status_b;
  wire [0:0]sel;
  wire [31:0]slave_0_reg;
  wire [31:0]slave_1_reg;
  wire slave_reg_14;
  wire \slave_reg_14_reg_n_0_[1] ;
  wire \slave_reg_14_reg_n_0_[2] ;
  wire \slave_reg_14_reg_n_0_[5] ;
  wire \slave_reg_14_reg_n_0_[6] ;
  wire \slave_reg_14_reg_n_0_[7] ;
  wire slave_reg_15;
  wire \slave_reg_15_reg_n_0_[1] ;
  wire \slave_reg_15_reg_n_0_[2] ;
  wire \slave_reg_15_reg_n_0_[5] ;
  wire \slave_reg_15_reg_n_0_[6] ;
  wire \slave_reg_15_reg_n_0_[7] ;
  wire \slave_reg_2_reg_n_0_[0] ;
  wire \slave_reg_2_reg_n_0_[1] ;
  wire \slave_reg_2_reg_n_0_[2] ;
  wire \slave_reg_2_reg_n_0_[3] ;
  wire \slave_reg_2_reg_n_0_[4] ;
  wire \slave_reg_2_reg_n_0_[5] ;
  wire \slave_reg_2_reg_n_0_[6] ;
  wire \slave_reg_2_reg_n_0_[7] ;
  wire \slave_reg_3_reg_n_0_[0] ;
  wire \slave_reg_3_reg_n_0_[1] ;
  wire \slave_reg_3_reg_n_0_[2] ;
  wire \slave_reg_3_reg_n_0_[3] ;
  wire \slave_reg_3_reg_n_0_[4] ;
  wire \slave_reg_3_reg_n_0_[5] ;
  wire \slave_reg_3_reg_n_0_[6] ;
  wire \slave_reg_3_reg_n_0_[7] ;
  wire \slave_reg_6_reg_n_0_[0] ;
  wire \slave_reg_6_reg_n_0_[1] ;
  wire \slave_reg_6_reg_n_0_[2] ;
  wire \slave_reg_6_reg_n_0_[3] ;
  wire \slave_reg_6_reg_n_0_[4] ;
  wire \slave_reg_6_reg_n_0_[5] ;
  wire \slave_reg_6_reg_n_0_[6] ;
  wire \slave_reg_6_reg_n_0_[7] ;
  wire \slave_reg_7_reg_n_0_[0] ;
  wire \slave_reg_7_reg_n_0_[1] ;
  wire \slave_reg_7_reg_n_0_[2] ;
  wire \slave_reg_7_reg_n_0_[3] ;
  wire \slave_reg_7_reg_n_0_[4] ;
  wire \slave_reg_7_reg_n_0_[5] ;
  wire \slave_reg_7_reg_n_0_[6] ;
  wire \slave_reg_7_reg_n_0_[7] ;
  wire [0:0]started_reg;
  wire [0:0]started_reg_0;
  wire started_status_a;
  wire started_status_b;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;
  wire \state_reg[5] ;
  wire timer_a_n_1;
  wire timer_a_n_10;
  wire timer_a_n_2;
  wire timer_a_n_3;
  wire timer_a_n_4;
  wire timer_a_n_5;
  wire timer_a_n_6;
  wire timer_a_n_7;
  wire timer_a_n_8;
  wire timer_b_n_18;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \addr_a[10]_INST_0_i_2 
       (.I0(\IRHOLD_reg[2] ),
        .I1(\state_reg[1] ),
        .O(\ABH_reg[2] ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \c_data_debug[0]_INST_0_i_4 
       (.I0(\addr_delayed_reg[13] ),
        .I1(ram_out),
        .I2(\reg_1_6510_reg[1] ),
        .I3(cia_1_data_out[0]),
        .I4(\addr_delayed_reg[8] ),
        .I5(\reg_1_6510_reg[0] ),
        .O(\IRHOLD_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[2]_INST_0 
       (.I0(\IRHOLD_reg[2] ),
        .O(c_data_debug));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \c_data_debug[2]_INST_0_i_1 
       (.I0(ram_reg_1_2),
        .I1(\c_data_debug[2]_INST_0_i_3_n_0 ),
        .I2(\reg_1_6510_reg[2] ),
        .I3(ram_reg_1_2_0),
        .I4(rom_out_reg_0),
        .I5(\data_out_reg_reg[2] ),
        .O(\IRHOLD_reg[2] ));
  LUT6 #(
    .INIT(64'h4544555545444544)) 
    \c_data_debug[2]_INST_0_i_3 
       (.I0(\reg_1_6510_reg[1] ),
        .I1(\c_data_debug[2]_INST_0_i_8_n_0 ),
        .I2(\addr_delayed_reg[11] ),
        .I3(DOADO),
        .I4(\addr_delayed_reg[9] ),
        .I5(Q),
        .O(\c_data_debug[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \c_data_debug[2]_INST_0_i_8 
       (.I0(cia_1_data_out[2]),
        .I1(\addr_delayed_reg[13]_0 [0]),
        .I2(\addr_delayed_reg[13]_0 [1]),
        .I3(\addr_delayed_reg[13]_0 [2]),
        .I4(\addr_delayed_reg[13]_0 [3]),
        .I5(\addr_delayed_reg[12] ),
        .O(\c_data_debug[2]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_3__0 
       (.I0(joybits[0]),
        .I1(\data_out[0]_i_5_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\slave_reg_2_reg_n_0_[0] ),
        .I4(\PC_reg[0] ),
        .I5(\slave_reg_3_reg_n_0_[0] ),
        .O(\data_out[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0200020000000200)) 
    \data_out[0]_i_5 
       (.I0(\data_out[0]_i_6_n_0 ),
        .I1(\data_out[0]_i_7_n_0 ),
        .I2(\data_out[0]_i_8_n_0 ),
        .I3(joybits2[0]),
        .I4(slave_1_reg[16]),
        .I5(keyboard_control[6]),
        .O(\data_out[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \data_out[0]_i_6 
       (.I0(slave_1_reg[8]),
        .I1(keyboard_control[5]),
        .I2(keyboard_control[0]),
        .I3(slave_0_reg[0]),
        .I4(keyboard_control[4]),
        .I5(slave_1_reg[0]),
        .O(\data_out[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[0]_i_7 
       (.I0(keyboard_control[1]),
        .I1(slave_0_reg[8]),
        .I2(keyboard_control[2]),
        .I3(slave_0_reg[16]),
        .O(\data_out[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[0]_i_8 
       (.I0(keyboard_control[7]),
        .I1(slave_1_reg[24]),
        .I2(keyboard_control[3]),
        .I3(slave_0_reg[24]),
        .O(\data_out[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h330FFF55330F0055)) 
    \data_out[1]_i_3__0 
       (.I0(\slave_reg_3_reg_n_0_[1] ),
        .I1(joybits[1]),
        .I2(\slave_reg_2_reg_n_0_[1] ),
        .I3(\PC_reg[1] ),
        .I4(\PC_reg[0] ),
        .I5(\data_out[1]_i_5_n_0 ),
        .O(\data_out[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_out[1]_i_4 
       (.I0(p_4_in[1]),
        .I1(\PC_reg[3] ),
        .I2(\slave_reg_14_reg_n_0_[1] ),
        .I3(\PC_reg[0] ),
        .I4(\slave_reg_15_reg_n_0_[1] ),
        .O(\data_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFFFFFEFF)) 
    \data_out[1]_i_5 
       (.I0(\data_out[1]_i_6_n_0 ),
        .I1(\data_out[1]_i_7_n_0 ),
        .I2(\data_out[1]_i_8_n_0 ),
        .I3(joybits2[1]),
        .I4(slave_1_reg[17]),
        .I5(keyboard_control[6]),
        .O(\data_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \data_out[1]_i_6 
       (.I0(keyboard_control[4]),
        .I1(slave_1_reg[1]),
        .I2(slave_1_reg[9]),
        .I3(keyboard_control[5]),
        .I4(slave_1_reg[25]),
        .I5(keyboard_control[7]),
        .O(\data_out[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[1]_i_7 
       (.I0(keyboard_control[1]),
        .I1(slave_0_reg[9]),
        .I2(keyboard_control[2]),
        .I3(slave_0_reg[17]),
        .O(\data_out[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[1]_i_8 
       (.I0(keyboard_control[0]),
        .I1(slave_0_reg[1]),
        .I2(keyboard_control[3]),
        .I3(slave_0_reg[25]),
        .O(\data_out[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_4 
       (.I0(joybits[2]),
        .I1(\data_out[2]_i_5_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\slave_reg_2_reg_n_0_[2] ),
        .I4(\PC_reg[0] ),
        .I5(\slave_reg_3_reg_n_0_[2] ),
        .O(\data_out[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200020000000200)) 
    \data_out[2]_i_5 
       (.I0(\data_out[2]_i_6_n_0 ),
        .I1(\data_out[2]_i_7_n_0 ),
        .I2(\data_out[2]_i_8_n_0 ),
        .I3(joybits2[2]),
        .I4(slave_1_reg[26]),
        .I5(keyboard_control[7]),
        .O(\data_out[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \data_out[2]_i_6 
       (.I0(slave_1_reg[18]),
        .I1(keyboard_control[6]),
        .I2(slave_0_reg[18]),
        .I3(keyboard_control[2]),
        .I4(slave_1_reg[10]),
        .I5(keyboard_control[5]),
        .O(\data_out[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[2]_i_7 
       (.I0(keyboard_control[4]),
        .I1(slave_1_reg[2]),
        .I2(keyboard_control[3]),
        .I3(slave_0_reg[26]),
        .O(\data_out[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[2]_i_8 
       (.I0(keyboard_control[0]),
        .I1(slave_0_reg[2]),
        .I2(keyboard_control[1]),
        .I3(slave_0_reg[10]),
        .O(\data_out[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505FC0C0505FCFCF)) 
    \data_out[3]_i_2__0 
       (.I0(joybits[3]),
        .I1(\data_out[3]_i_5_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\slave_reg_2_reg_n_0_[3] ),
        .I4(\PC_reg[0] ),
        .I5(\slave_reg_3_reg_n_0_[3] ),
        .O(\data_out[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFFFFFEFF)) 
    \data_out[3]_i_5 
       (.I0(\data_out[3]_i_6_n_0 ),
        .I1(\data_out[3]_i_7_n_0 ),
        .I2(\data_out[3]_i_8_n_0 ),
        .I3(joybits2[3]),
        .I4(slave_0_reg[3]),
        .I5(keyboard_control[0]),
        .O(\data_out[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \data_out[3]_i_6 
       (.I0(keyboard_control[6]),
        .I1(slave_1_reg[19]),
        .I2(slave_0_reg[19]),
        .I3(keyboard_control[2]),
        .I4(slave_0_reg[27]),
        .I5(keyboard_control[3]),
        .O(\data_out[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[3]_i_7 
       (.I0(keyboard_control[7]),
        .I1(slave_1_reg[27]),
        .I2(keyboard_control[1]),
        .I3(slave_0_reg[11]),
        .O(\data_out[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[3]_i_8 
       (.I0(keyboard_control[5]),
        .I1(slave_1_reg[11]),
        .I2(keyboard_control[4]),
        .I3(slave_1_reg[3]),
        .O(\data_out[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_2__0 
       (.I0(joybits[4]),
        .I1(\data_out[4]_i_4_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\slave_reg_2_reg_n_0_[4] ),
        .I4(\PC_reg[0] ),
        .I5(\slave_reg_3_reg_n_0_[4] ),
        .O(\data_out[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \data_out[4]_i_4 
       (.I0(\data_out[4]_i_5_n_0 ),
        .I1(\data_out[4]_i_6_n_0 ),
        .I2(\data_out[4]_i_7_n_0 ),
        .I3(joybits2[4]),
        .I4(slave_0_reg[4]),
        .I5(keyboard_control[0]),
        .O(\data_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \data_out[4]_i_5 
       (.I0(keyboard_control[6]),
        .I1(slave_1_reg[20]),
        .I2(slave_0_reg[20]),
        .I3(keyboard_control[2]),
        .I4(slave_1_reg[12]),
        .I5(keyboard_control[5]),
        .O(\data_out[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[4]_i_6 
       (.I0(keyboard_control[4]),
        .I1(slave_1_reg[4]),
        .I2(keyboard_control[3]),
        .I3(slave_0_reg[28]),
        .O(\data_out[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[4]_i_7 
       (.I0(keyboard_control[7]),
        .I1(slave_1_reg[28]),
        .I2(keyboard_control[1]),
        .I3(slave_0_reg[12]),
        .O(\data_out[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h038803BB)) 
    \data_out[5]_i_3__0 
       (.I0(\data_out[5]_i_5_n_0 ),
        .I1(\PC_reg[1] ),
        .I2(\slave_reg_2_reg_n_0_[5] ),
        .I3(\PC_reg[0] ),
        .I4(\slave_reg_3_reg_n_0_[5] ),
        .O(\data_out[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[5]_i_4 
       (.I0(\slave_reg_14_reg_n_0_[5] ),
        .I1(\PC_reg[0] ),
        .I2(\slave_reg_15_reg_n_0_[5] ),
        .O(\data_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBABAFFFFFFFF)) 
    \data_out[5]_i_5 
       (.I0(\data_out[5]_i_6_n_0 ),
        .I1(keyboard_control[7]),
        .I2(slave_1_reg[29]),
        .I3(keyboard_control[5]),
        .I4(slave_1_reg[13]),
        .I5(\data_out[5]_i_7_n_0 ),
        .O(\data_out[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[5]_i_6 
       (.I0(keyboard_control[4]),
        .I1(slave_1_reg[5]),
        .I2(keyboard_control[2]),
        .I3(slave_0_reg[21]),
        .O(\data_out[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \data_out[5]_i_7 
       (.I0(slave_0_reg[5]),
        .I1(keyboard_control[0]),
        .I2(keyboard_control[3]),
        .I3(slave_0_reg[29]),
        .I4(\data_out[5]_i_8_n_0 ),
        .O(\data_out[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[5]_i_8 
       (.I0(keyboard_control[6]),
        .I1(slave_1_reg[21]),
        .I2(keyboard_control[1]),
        .I3(slave_0_reg[13]),
        .O(\data_out[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h038803BB)) 
    \data_out[6]_i_3__0 
       (.I0(\data_out[6]_i_5_n_0 ),
        .I1(\PC_reg[1] ),
        .I2(\slave_reg_2_reg_n_0_[6] ),
        .I3(\PC_reg[0] ),
        .I4(\slave_reg_3_reg_n_0_[6] ),
        .O(\data_out[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[6]_i_4 
       (.I0(\slave_reg_14_reg_n_0_[6] ),
        .I1(\PC_reg[0] ),
        .I2(\slave_reg_15_reg_n_0_[6] ),
        .O(\data_out[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBABAFFFFFFFF)) 
    \data_out[6]_i_5 
       (.I0(\data_out[6]_i_6_n_0 ),
        .I1(keyboard_control[5]),
        .I2(slave_1_reg[14]),
        .I3(keyboard_control[1]),
        .I4(slave_0_reg[14]),
        .I5(\data_out[6]_i_7_n_0 ),
        .O(\data_out[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[6]_i_6 
       (.I0(keyboard_control[6]),
        .I1(slave_1_reg[22]),
        .I2(keyboard_control[3]),
        .I3(slave_0_reg[30]),
        .O(\data_out[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \data_out[6]_i_7 
       (.I0(slave_0_reg[6]),
        .I1(keyboard_control[0]),
        .I2(keyboard_control[4]),
        .I3(slave_1_reg[6]),
        .I4(\data_out[6]_i_8_n_0 ),
        .O(\data_out[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[6]_i_8 
       (.I0(keyboard_control[7]),
        .I1(slave_1_reg[30]),
        .I2(keyboard_control[2]),
        .I3(slave_0_reg[22]),
        .O(\data_out[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \data_out[7]_i_10 
       (.I0(slave_1_reg[7]),
        .I1(keyboard_control[4]),
        .I2(slave_1_reg[23]),
        .I3(keyboard_control[6]),
        .I4(\data_out[7]_i_11_n_0 ),
        .O(\data_out[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[7]_i_11 
       (.I0(keyboard_control[5]),
        .I1(slave_1_reg[15]),
        .I2(keyboard_control[3]),
        .I3(slave_0_reg[31]),
        .O(\data_out[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[7]_i_4__0 
       (.I0(\slave_reg_14_reg_n_0_[7] ),
        .I1(\PC_reg[0] ),
        .I2(\slave_reg_15_reg_n_0_[7] ),
        .O(\data_out[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \data_out[7]_i_5__0 
       (.I0(\data_out[7]_i_8_n_0 ),
        .I1(\PC_reg[1] ),
        .I2(\slave_reg_2_reg_n_0_[7] ),
        .I3(\PC_reg[0] ),
        .I4(\slave_reg_3_reg_n_0_[7] ),
        .O(\data_out[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000051005151)) 
    \data_out[7]_i_8 
       (.I0(\data_out[7]_i_9_n_0 ),
        .I1(slave_0_reg[7]),
        .I2(keyboard_control[0]),
        .I3(keyboard_control[7]),
        .I4(slave_1_reg[31]),
        .I5(\data_out[7]_i_10_n_0 ),
        .O(\data_out[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \data_out[7]_i_9 
       (.I0(keyboard_control[1]),
        .I1(slave_0_reg[15]),
        .I2(keyboard_control[2]),
        .I3(slave_0_reg[23]),
        .O(\data_out[7]_i_9_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_8),
        .Q(cia_1_data_out[0]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_7),
        .Q(\DIHOLD_reg[7] [0]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_6),
        .Q(cia_1_data_out[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_5),
        .Q(\DIHOLD_reg[7] [1]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_4),
        .Q(\DIHOLD_reg[7] [2]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_3),
        .Q(\DIHOLD_reg[7] [3]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_2),
        .Q(\DIHOLD_reg[7] [4]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_3 ),
        .D(timer_a_n_1),
        .Q(\DIHOLD_reg[7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_mask_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\int_mask_reg[0]_1 ),
        .Q(\int_mask_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_mask_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\int_mask_reg[1]_1 ),
        .Q(\int_mask_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_mask_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\int_mask_reg[4]_1 ),
        .Q(\int_mask_reg[4]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00F2)) 
    \int_stat[4]_i_1 
       (.I0(flag1),
        .I1(flag1_delayed),
        .I2(p_4_in[4]),
        .I3(\reg_1_6510_reg[1]_0 ),
        .O(\int_stat[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(timer_a_n_10),
        .Q(p_4_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(timer_b_n_18),
        .Q(p_4_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_stat_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\int_stat[4]_i_1_n_0 ),
        .Q(p_4_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[0] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[0]),
        .Q(keyboard_control[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[1] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[1]),
        .Q(keyboard_control[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[2] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[2]),
        .Q(keyboard_control[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[3] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[3]),
        .Q(keyboard_control[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[4] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[4]),
        .Q(keyboard_control[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[5] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[5]),
        .Q(keyboard_control[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[6] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[6]),
        .Q(keyboard_control[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[7] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_0 ),
        .D(p_0_in[7]),
        .Q(keyboard_control[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[1] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[1]),
        .Q(\slave_reg_14_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[2] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[2]),
        .Q(\slave_reg_14_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[5] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[5]),
        .Q(\slave_reg_14_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[6] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[6]),
        .Q(\slave_reg_14_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[7] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[7]),
        .Q(\slave_reg_14_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[1] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[1]),
        .Q(\slave_reg_15_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[2] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[2]),
        .Q(\slave_reg_15_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[5] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[5]),
        .Q(\slave_reg_15_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[6] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[6]),
        .Q(\slave_reg_15_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[7] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[7]),
        .Q(\slave_reg_15_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[0] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[0]),
        .Q(\slave_reg_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[1] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[1]),
        .Q(\slave_reg_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[2] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[2]),
        .Q(\slave_reg_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[3] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[3]),
        .Q(\slave_reg_2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[4] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[5] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[5]),
        .Q(\slave_reg_2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[6] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[6]),
        .Q(\slave_reg_2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[7] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_1 ),
        .D(p_0_in[7]),
        .Q(\slave_reg_2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[0] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[0]),
        .Q(\slave_reg_3_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[1] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[1]),
        .Q(\slave_reg_3_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[2] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[2]),
        .Q(\slave_reg_3_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[3] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[3]),
        .Q(\slave_reg_3_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[4] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_3_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[5] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[5]),
        .Q(\slave_reg_3_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[6] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[6]),
        .Q(\slave_reg_3_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[7] 
       (.C(clk),
        .CE(\reg_1_6510_reg[2]_2 ),
        .D(p_0_in[7]),
        .Q(\slave_reg_3_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(reload_val[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(reload_val[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(reload_val[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(reload_val[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(reload_val[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(reload_val[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(reload_val[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(reload_val[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[0]),
        .Q(reload_val[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[1]),
        .Q(reload_val[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[2]),
        .Q(reload_val[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[3]),
        .Q(reload_val[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[4]),
        .Q(reload_val[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[5]),
        .Q(reload_val[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[6]),
        .Q(reload_val[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[7]),
        .Q(reload_val[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[0]),
        .Q(\slave_reg_6_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[1]),
        .Q(\slave_reg_6_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[2]),
        .Q(\slave_reg_6_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[3]),
        .Q(\slave_reg_6_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_6_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[5]),
        .Q(\slave_reg_6_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[6]),
        .Q(\slave_reg_6_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[7]),
        .Q(\slave_reg_6_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[0]),
        .Q(\slave_reg_7_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[1]),
        .Q(\slave_reg_7_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[2]),
        .Q(\slave_reg_7_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[3]),
        .Q(\slave_reg_7_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_7_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[5]),
        .Q(\slave_reg_7_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[6]),
        .Q(\slave_reg_7_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[7]),
        .Q(\slave_reg_7_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_timer_15 timer_a
       (.D({timer_a_n_1,timer_a_n_2,timer_a_n_3,timer_a_n_4,timer_a_n_5,timer_a_n_6,timer_a_n_7,timer_a_n_8}),
        .\PC_reg[0] (\PC_reg[0] ),
        .\PC_reg[1] (\PC_reg[1] ),
        .\PC_reg[2] (\PC_reg[2] ),
        .\PC_reg[3] (\PC_reg[3] ),
        .Q(\slave_reg_15_reg_n_0_[2] ),
        .clk(clk),
        .\counter_reg[15]_0 (counter_b_val),
        .\data_out_reg[7] (\data_out_reg[7]_0 ),
        .\int_mask_reg[0] (\int_mask_reg[0]_0 ),
        .\int_mask_reg[1] (\int_mask_reg[1]_0 ),
        .\int_mask_reg[4] (\int_mask_reg[4]_0 ),
        .\int_stat_reg[0] (timer_a_n_10),
        .\int_stat_reg[1] (\data_out[1]_i_4_n_0 ),
        .p_0_in(p_0_in[3]),
        .p_4_in({p_4_in[4],p_4_in[1:0]}),
        .\reg_1_6510_reg[1] (\reg_1_6510_reg[1]_0 ),
        .reload_val(reload_val),
        .runmode_status_b(runmode_status_b),
        .sel(sel),
        .slave_reg_14(slave_reg_14),
        .\slave_reg_14_reg[2] (\slave_reg_14_reg_n_0_[2] ),
        .\slave_reg_14_reg[5] (\data_out[5]_i_4_n_0 ),
        .\slave_reg_14_reg[6] (\data_out[6]_i_4_n_0 ),
        .\slave_reg_14_reg[7] (\data_out[7]_i_4__0_n_0 ),
        .\slave_reg_2_reg[0] (\data_out[0]_i_3__0_n_0 ),
        .\slave_reg_2_reg[2] (\data_out[2]_i_4_n_0 ),
        .\slave_reg_2_reg[3] (\data_out[3]_i_2__0_n_0 ),
        .\slave_reg_2_reg[4] (\data_out[4]_i_2__0_n_0 ),
        .\slave_reg_2_reg[5] (\data_out[5]_i_3__0_n_0 ),
        .\slave_reg_2_reg[6] (\data_out[6]_i_3__0_n_0 ),
        .\slave_reg_2_reg[7] (\data_out[7]_i_5__0_n_0 ),
        .\slave_reg_3_reg[1] (\data_out[1]_i_3__0_n_0 ),
        .started_reg_0(started_status_a),
        .started_reg_1(started_status_b),
        .started_reg_2(started_reg),
        .\state_reg[1] (\state_reg[1]_0 ),
        .\state_reg[5] (\state_reg[5] ));
  design_1_block_test_0_0_timer_16 timer_b
       (.Q(counter_b_val),
        .clk(clk),
        .\int_stat_reg[1] (timer_b_n_18),
        .p_0_in(p_0_in[3]),
        .p_4_in(p_4_in[1]),
        .\reg_1_6510_reg[1] (\reg_1_6510_reg[1]_0 ),
        .runmode_status_b(runmode_status_b),
        .slave_reg_15(slave_reg_15),
        .\slave_reg_6_reg[7] ({\slave_reg_6_reg_n_0_[7] ,\slave_reg_6_reg_n_0_[6] ,\slave_reg_6_reg_n_0_[5] ,\slave_reg_6_reg_n_0_[4] ,\slave_reg_6_reg_n_0_[3] ,\slave_reg_6_reg_n_0_[2] ,\slave_reg_6_reg_n_0_[1] ,\slave_reg_6_reg_n_0_[0] }),
        .\slave_reg_7_reg[7] ({\slave_reg_7_reg_n_0_[7] ,\slave_reg_7_reg_n_0_[6] ,\slave_reg_7_reg_n_0_[5] ,\slave_reg_7_reg_n_0_[4] ,\slave_reg_7_reg_n_0_[3] ,\slave_reg_7_reg_n_0_[2] ,\slave_reg_7_reg_n_0_[1] ,\slave_reg_7_reg_n_0_[0] }),
        .started_reg_0(started_status_b),
        .started_reg_1(started_reg_0),
        .\state_reg[1] (\state_reg[1]_0 ),
        .\state_reg[5] (\state_reg[5] ));
endmodule

(* ORIG_REF_NAME = "cia" *) 
module design_1_block_test_0_0_cia_0
   (runmode_status_a,
    runmode_status_b,
    started_status_a,
    started_status_b,
    \int_mask_reg[1]_0 ,
    \int_mask_reg[0]_0 ,
    \data_out_reg[0]_0 ,
    \data_out_reg[1]_0 ,
    \data_out_reg[7]_0 ,
    \data_out_reg[0]_1 ,
    \data_out_reg[1]_1 ,
    \data_out_reg[2]_0 ,
    \data_out_reg[3]_0 ,
    \data_out_reg[4]_0 ,
    \data_out_reg[4]_1 ,
    \data_out_reg[5]_0 ,
    \data_out_reg[6]_0 ,
    \data_out_reg[7]_1 ,
    c_data_debug,
    \IRHOLD_reg[3] ,
    \IRHOLD_reg[4] ,
    \DIHOLD_reg[7] ,
    \IRHOLD_reg[6] ,
    \IRHOLD_reg[5] ,
    Q,
    \IRHOLD_reg[1] ,
    \IRHOLD_reg[0] ,
    cia_2_port_a,
    \data_out_reg[7]_2 ,
    \data_out_reg[7]_3 ,
    \data_out_reg[6]_1 ,
    \data_out_reg[6]_2 ,
    slave_reg_14,
    p_0_in,
    clk,
    slave_reg_15,
    \int_mask_reg[1]_1 ,
    \int_mask_reg[0]_1 ,
    \state_reg[5] ,
    \state_reg[1] ,
    \PC_reg[3] ,
    \PC_reg[0] ,
    \PC_reg[1] ,
    \addr_delayed_reg[8] ,
    ram_out,
    \reg_1_6510_reg[1] ,
    ram_reg_1_3,
    ram_reg_1_3_0,
    \addr_delayed_reg[10] ,
    \addr_delayed_reg[13] ,
    ram_reg_1_4,
    ram_reg_1_4_0,
    \reg_1_6510_reg[7] ,
    \reg_1_6510_reg[6] ,
    ram_reg_1_5,
    ram_reg_1_5_0,
    DOADO,
    \addr_delayed_reg[11] ,
    \addr_delayed_reg[9] ,
    \data_out_reg[7]_4 ,
    \addr_delayed_reg[13]_0 ,
    \reg_1_6510_reg[2] ,
    E,
    \PC_reg[3]_0 ,
    started_reg,
    \PC_reg[3]_1 ,
    \PC_reg[3]_2 ,
    started_reg_0,
    \slave_reg_0_reg[1]_0 ,
    \slave_reg_0_reg[0]_0 ,
    \reg_1_6510_reg[1]_0 ,
    \PC_reg[0]_0 ,
    \PC_reg[1]_0 ,
    \PC_reg[2] ,
    D);
  output runmode_status_a;
  output runmode_status_b;
  output started_status_a;
  output started_status_b;
  output \int_mask_reg[1]_0 ;
  output \int_mask_reg[0]_0 ;
  output \data_out_reg[0]_0 ;
  output \data_out_reg[1]_0 ;
  output \data_out_reg[7]_0 ;
  output \data_out_reg[0]_1 ;
  output \data_out_reg[1]_1 ;
  output \data_out_reg[2]_0 ;
  output \data_out_reg[3]_0 ;
  output \data_out_reg[4]_0 ;
  output \data_out_reg[4]_1 ;
  output \data_out_reg[5]_0 ;
  output \data_out_reg[6]_0 ;
  output \data_out_reg[7]_1 ;
  output [4:0]c_data_debug;
  output \IRHOLD_reg[3] ;
  output \IRHOLD_reg[4] ;
  output \DIHOLD_reg[7] ;
  output \IRHOLD_reg[6] ;
  output \IRHOLD_reg[5] ;
  output [0:0]Q;
  output \IRHOLD_reg[1] ;
  output \IRHOLD_reg[0] ;
  output [1:0]cia_2_port_a;
  output [6:0]\data_out_reg[7]_2 ;
  output [6:0]\data_out_reg[7]_3 ;
  output [2:0]\data_out_reg[6]_1 ;
  output [2:0]\data_out_reg[6]_2 ;
  input slave_reg_14;
  input [7:0]p_0_in;
  input clk;
  input slave_reg_15;
  input \int_mask_reg[1]_1 ;
  input \int_mask_reg[0]_1 ;
  input \state_reg[5] ;
  input \state_reg[1] ;
  input \PC_reg[3] ;
  input \PC_reg[0] ;
  input \PC_reg[1] ;
  input \addr_delayed_reg[8] ;
  input [5:0]ram_out;
  input \reg_1_6510_reg[1] ;
  input ram_reg_1_3;
  input ram_reg_1_3_0;
  input \addr_delayed_reg[10] ;
  input \addr_delayed_reg[13] ;
  input ram_reg_1_4;
  input ram_reg_1_4_0;
  input \reg_1_6510_reg[7] ;
  input \reg_1_6510_reg[6] ;
  input ram_reg_1_5;
  input ram_reg_1_5_0;
  input [1:0]DOADO;
  input \addr_delayed_reg[11] ;
  input \addr_delayed_reg[9] ;
  input [5:0]\data_out_reg[7]_4 ;
  input \addr_delayed_reg[13]_0 ;
  input [2:0]\reg_1_6510_reg[2] ;
  input [0:0]E;
  input [0:0]\PC_reg[3]_0 ;
  input [0:0]started_reg;
  input [0:0]\PC_reg[3]_1 ;
  input [0:0]\PC_reg[3]_2 ;
  input [0:0]started_reg_0;
  input \slave_reg_0_reg[1]_0 ;
  input \slave_reg_0_reg[0]_0 ;
  input \reg_1_6510_reg[1]_0 ;
  input [0:0]\PC_reg[0]_0 ;
  input [0:0]\PC_reg[1]_0 ;
  input [0:0]\PC_reg[2] ;
  input [7:0]D;

  wire [7:0]D;
  wire \DIHOLD_reg[7] ;
  wire [1:0]DOADO;
  wire [0:0]E;
  wire \IRHOLD_reg[0] ;
  wire \IRHOLD_reg[1] ;
  wire \IRHOLD_reg[3] ;
  wire \IRHOLD_reg[4] ;
  wire \IRHOLD_reg[5] ;
  wire \IRHOLD_reg[6] ;
  wire \PC_reg[0] ;
  wire [0:0]\PC_reg[0]_0 ;
  wire \PC_reg[1] ;
  wire [0:0]\PC_reg[1]_0 ;
  wire [0:0]\PC_reg[2] ;
  wire \PC_reg[3] ;
  wire [0:0]\PC_reg[3]_0 ;
  wire [0:0]\PC_reg[3]_1 ;
  wire [0:0]\PC_reg[3]_2 ;
  wire [0:0]Q;
  wire \addr_a[12]_INST_0_i_4_n_0 ;
  wire \addr_a[13]_INST_0_i_8_n_0 ;
  wire \addr_delayed_reg[10] ;
  wire \addr_delayed_reg[11] ;
  wire \addr_delayed_reg[13] ;
  wire \addr_delayed_reg[13]_0 ;
  wire \addr_delayed_reg[8] ;
  wire \addr_delayed_reg[9] ;
  wire [4:0]c_data_debug;
  wire \c_data_debug[3]_INST_0_i_3_n_0 ;
  wire \c_data_debug[6]_INST_0_i_2_n_0 ;
  wire \c_data_debug[7]_INST_0_i_2_n_0 ;
  wire [7:0]cia_2_data_out;
  wire [1:0]cia_2_port_a;
  wire clk;
  wire [15:0]counter_b_val;
  wire \data_out[7]_i_6_n_0 ;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg[0]_1 ;
  wire \data_out_reg[1]_0 ;
  wire \data_out_reg[1]_1 ;
  wire \data_out_reg[2]_0 ;
  wire \data_out_reg[3]_0 ;
  wire \data_out_reg[4]_0 ;
  wire \data_out_reg[4]_1 ;
  wire \data_out_reg[5]_0 ;
  wire \data_out_reg[6]_0 ;
  wire [2:0]\data_out_reg[6]_1 ;
  wire [2:0]\data_out_reg[6]_2 ;
  wire \data_out_reg[7]_0 ;
  wire \data_out_reg[7]_1 ;
  wire [6:0]\data_out_reg[7]_2 ;
  wire [6:0]\data_out_reg[7]_3 ;
  wire [5:0]\data_out_reg[7]_4 ;
  wire \int_mask_reg[0]_0 ;
  wire \int_mask_reg[0]_1 ;
  wire \int_mask_reg[1]_0 ;
  wire \int_mask_reg[1]_1 ;
  wire [7:0]p_0_in;
  wire [1:0]p_4_in;
  wire [5:0]ram_out;
  wire ram_reg_1_3;
  wire ram_reg_1_3_0;
  wire ram_reg_1_4;
  wire ram_reg_1_4_0;
  wire ram_reg_1_5;
  wire ram_reg_1_5_0;
  wire \reg_1_6510_reg[1] ;
  wire \reg_1_6510_reg[1]_0 ;
  wire [2:0]\reg_1_6510_reg[2] ;
  wire \reg_1_6510_reg[6] ;
  wire \reg_1_6510_reg[7] ;
  wire [15:0]reload_val;
  wire runmode_status_a;
  wire runmode_status_b;
  wire \slave_reg_0_reg[0]_0 ;
  wire \slave_reg_0_reg[1]_0 ;
  wire slave_reg_14;
  wire \slave_reg_14_reg_n_0_[1] ;
  wire \slave_reg_14_reg_n_0_[7] ;
  wire slave_reg_15;
  wire \slave_reg_15_reg_n_0_[1] ;
  wire \slave_reg_15_reg_n_0_[7] ;
  wire \slave_reg_2_reg_n_0_[4] ;
  wire \slave_reg_3_reg_n_0_[4] ;
  wire \slave_reg_6_reg_n_0_[0] ;
  wire \slave_reg_6_reg_n_0_[1] ;
  wire \slave_reg_6_reg_n_0_[2] ;
  wire \slave_reg_6_reg_n_0_[3] ;
  wire \slave_reg_6_reg_n_0_[4] ;
  wire \slave_reg_6_reg_n_0_[5] ;
  wire \slave_reg_6_reg_n_0_[6] ;
  wire \slave_reg_6_reg_n_0_[7] ;
  wire \slave_reg_7_reg_n_0_[0] ;
  wire \slave_reg_7_reg_n_0_[1] ;
  wire \slave_reg_7_reg_n_0_[2] ;
  wire \slave_reg_7_reg_n_0_[3] ;
  wire \slave_reg_7_reg_n_0_[4] ;
  wire \slave_reg_7_reg_n_0_[5] ;
  wire \slave_reg_7_reg_n_0_[6] ;
  wire \slave_reg_7_reg_n_0_[7] ;
  wire [0:0]started_reg;
  wire [0:0]started_reg_0;
  wire started_status_a;
  wire started_status_b;
  wire \state_reg[1] ;
  wire \state_reg[5] ;
  wire timer_a_n_11;
  wire timer_b_n_18;

  LUT6 #(
    .INIT(64'h000000000000BB0B)) 
    \addr_a[12]_INST_0_i_2 
       (.I0(\addr_delayed_reg[10] ),
        .I1(\addr_a[12]_INST_0_i_4_n_0 ),
        .I2(ram_out[2]),
        .I3(\addr_delayed_reg[13] ),
        .I4(ram_reg_1_4),
        .I5(ram_reg_1_4_0),
        .O(\IRHOLD_reg[4] ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \addr_a[12]_INST_0_i_4 
       (.I0(ram_out[2]),
        .I1(\reg_1_6510_reg[1] ),
        .I2(\addr_delayed_reg[9] ),
        .I3(cia_2_data_out[4]),
        .I4(\data_out_reg[7]_4 [2]),
        .I5(\addr_delayed_reg[13]_0 ),
        .O(\addr_a[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000B000B0000000B)) 
    \addr_a[13]_INST_0_i_3 
       (.I0(\addr_delayed_reg[10] ),
        .I1(\addr_a[13]_INST_0_i_8_n_0 ),
        .I2(ram_reg_1_5),
        .I3(ram_reg_1_5_0),
        .I4(ram_out[3]),
        .I5(\addr_delayed_reg[13] ),
        .O(\IRHOLD_reg[5] ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \addr_a[13]_INST_0_i_8 
       (.I0(ram_out[3]),
        .I1(\reg_1_6510_reg[1] ),
        .I2(\addr_delayed_reg[9] ),
        .I3(cia_2_data_out[5]),
        .I4(\data_out_reg[7]_4 [3]),
        .I5(\addr_delayed_reg[13]_0 ),
        .O(\addr_a[13]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \addr_a[9]_INST_0_i_9 
       (.I0(DOADO[0]),
        .I1(\addr_delayed_reg[11] ),
        .I2(cia_2_data_out[1]),
        .I3(\addr_delayed_reg[9] ),
        .I4(\data_out_reg[7]_4 [0]),
        .I5(\addr_delayed_reg[13]_0 ),
        .O(\IRHOLD_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000BBBF8880)) 
    \c_data_debug[0]_INST_0_i_5 
       (.I0(cia_2_data_out[0]),
        .I1(\reg_1_6510_reg[2] [2]),
        .I2(\reg_1_6510_reg[2] [0]),
        .I3(\reg_1_6510_reg[2] [1]),
        .I4(ram_out[0]),
        .I5(\addr_delayed_reg[9] ),
        .O(\IRHOLD_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[3]_INST_0 
       (.I0(\IRHOLD_reg[3] ),
        .O(c_data_debug[0]));
  LUT6 #(
    .INIT(64'h000000000000BBB0)) 
    \c_data_debug[3]_INST_0_i_1 
       (.I0(\addr_delayed_reg[8] ),
        .I1(ram_out[1]),
        .I2(\reg_1_6510_reg[1] ),
        .I3(\c_data_debug[3]_INST_0_i_3_n_0 ),
        .I4(ram_reg_1_3),
        .I5(ram_reg_1_3_0),
        .O(\IRHOLD_reg[3] ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \c_data_debug[3]_INST_0_i_3 
       (.I0(DOADO[1]),
        .I1(\addr_delayed_reg[11] ),
        .I2(cia_2_data_out[3]),
        .I3(\addr_delayed_reg[9] ),
        .I4(\data_out_reg[7]_4 [1]),
        .I5(\addr_delayed_reg[13]_0 ),
        .O(\c_data_debug[3]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[4]_INST_0 
       (.I0(\IRHOLD_reg[4] ),
        .O(c_data_debug[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[5]_INST_0 
       (.I0(\IRHOLD_reg[5] ),
        .O(c_data_debug[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[6]_INST_0 
       (.I0(\IRHOLD_reg[6] ),
        .O(c_data_debug[3]));
  LUT5 #(
    .INIT(32'h0000BB0B)) 
    \c_data_debug[6]_INST_0_i_1 
       (.I0(\addr_delayed_reg[10] ),
        .I1(\c_data_debug[6]_INST_0_i_2_n_0 ),
        .I2(ram_out[4]),
        .I3(\addr_delayed_reg[13] ),
        .I4(\reg_1_6510_reg[6] ),
        .O(\IRHOLD_reg[6] ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \c_data_debug[6]_INST_0_i_2 
       (.I0(ram_out[4]),
        .I1(\reg_1_6510_reg[1] ),
        .I2(\addr_delayed_reg[9] ),
        .I3(cia_2_data_out[6]),
        .I4(\data_out_reg[7]_4 [4]),
        .I5(\addr_delayed_reg[13]_0 ),
        .O(\c_data_debug[6]_INST_0_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[7]_INST_0 
       (.I0(\DIHOLD_reg[7] ),
        .O(c_data_debug[4]));
  LUT5 #(
    .INIT(32'h0B0B000B)) 
    \c_data_debug[7]_INST_0_i_1 
       (.I0(\addr_delayed_reg[10] ),
        .I1(\c_data_debug[7]_INST_0_i_2_n_0 ),
        .I2(\reg_1_6510_reg[7] ),
        .I3(ram_out[5]),
        .I4(\addr_delayed_reg[13] ),
        .O(\DIHOLD_reg[7] ));
  LUT6 #(
    .INIT(64'h8B888B88BBBB8B88)) 
    \c_data_debug[7]_INST_0_i_2 
       (.I0(ram_out[5]),
        .I1(\reg_1_6510_reg[1] ),
        .I2(\addr_delayed_reg[9] ),
        .I3(cia_2_data_out[7]),
        .I4(\data_out_reg[7]_4 [5]),
        .I5(\addr_delayed_reg[13]_0 ),
        .O(\c_data_debug[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_out[1]_i_3 
       (.I0(p_4_in[1]),
        .I1(\PC_reg[3] ),
        .I2(\slave_reg_14_reg_n_0_[1] ),
        .I3(\PC_reg[0] ),
        .I4(\slave_reg_15_reg_n_0_[1] ),
        .O(\data_out_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[4]_i_2 
       (.I0(\slave_reg_2_reg_n_0_[4] ),
        .I1(\PC_reg[0] ),
        .I2(\slave_reg_3_reg_n_0_[4] ),
        .O(\data_out_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_out[7]_i_4 
       (.I0(\data_out[7]_i_6_n_0 ),
        .I1(\PC_reg[3] ),
        .I2(\slave_reg_14_reg_n_0_[7] ),
        .I3(\PC_reg[0] ),
        .I4(\slave_reg_15_reg_n_0_[7] ),
        .O(\data_out_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \data_out[7]_i_6 
       (.I0(\int_mask_reg[1]_0 ),
        .I1(p_4_in[1]),
        .I2(\int_mask_reg[0]_0 ),
        .I3(p_4_in[0]),
        .O(\data_out[7]_i_6_n_0 ));
  FDRE \data_out_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[0]),
        .Q(cia_2_data_out[0]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[1]),
        .Q(cia_2_data_out[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[2]),
        .Q(Q),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[3]),
        .Q(cia_2_data_out[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[4]),
        .Q(cia_2_data_out[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[5]),
        .Q(cia_2_data_out[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[6]),
        .Q(cia_2_data_out[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2] ),
        .D(D[7]),
        .Q(cia_2_data_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_mask_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\int_mask_reg[0]_1 ),
        .Q(\int_mask_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_mask_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\int_mask_reg[1]_1 ),
        .Q(\int_mask_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_stat_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(timer_a_n_11),
        .Q(p_4_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_stat_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(timer_b_n_18),
        .Q(p_4_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\slave_reg_0_reg[0]_0 ),
        .Q(cia_2_port_a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_0_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\slave_reg_0_reg[1]_0 ),
        .Q(cia_2_port_a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[1] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[1]),
        .Q(\slave_reg_14_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[2] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[2]),
        .Q(\data_out_reg[6]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[5] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[5]),
        .Q(\data_out_reg[6]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[6] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[6]),
        .Q(\data_out_reg[6]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_14_reg[7] 
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in[7]),
        .Q(\slave_reg_14_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[1] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[1]),
        .Q(\slave_reg_15_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[2] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[2]),
        .Q(\data_out_reg[6]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[5] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[5]),
        .Q(\data_out_reg[6]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[6] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[6]),
        .Q(\data_out_reg[6]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_15_reg[7] 
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in[7]),
        .Q(\slave_reg_15_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[0] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[0]),
        .Q(\data_out_reg[7]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[1] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[1]),
        .Q(\data_out_reg[7]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[2] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[2]),
        .Q(\data_out_reg[7]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[3] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[3]),
        .Q(\data_out_reg[7]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[4] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[5] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[5]),
        .Q(\data_out_reg[7]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[6] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[6]),
        .Q(\data_out_reg[7]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_2_reg[7] 
       (.C(clk),
        .CE(\PC_reg[0]_0 ),
        .D(p_0_in[7]),
        .Q(\data_out_reg[7]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[0]),
        .Q(\data_out_reg[7]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[1]),
        .Q(\data_out_reg[7]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[2]),
        .Q(\data_out_reg[7]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[3]),
        .Q(\data_out_reg[7]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_3_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[5]),
        .Q(\data_out_reg[7]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[6]),
        .Q(\data_out_reg[7]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slave_reg_3_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_0 ),
        .D(p_0_in[7]),
        .Q(\data_out_reg[7]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[0] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(reload_val[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[1] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(reload_val[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[2] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(reload_val[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[3] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(reload_val[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[4] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(reload_val[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[5] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(reload_val[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[6] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(reload_val[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_4_reg[7] 
       (.C(clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(reload_val[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[0]),
        .Q(reload_val[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[1]),
        .Q(reload_val[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[2]),
        .Q(reload_val[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[3]),
        .Q(reload_val[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[4]),
        .Q(reload_val[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[5]),
        .Q(reload_val[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[6]),
        .Q(reload_val[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_5_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_0 ),
        .D(p_0_in[7]),
        .Q(reload_val[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[0]),
        .Q(\slave_reg_6_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[1]),
        .Q(\slave_reg_6_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[2]),
        .Q(\slave_reg_6_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[3]),
        .Q(\slave_reg_6_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_6_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[5]),
        .Q(\slave_reg_6_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[6]),
        .Q(\slave_reg_6_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_6_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(p_0_in[7]),
        .Q(\slave_reg_6_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[0]),
        .Q(\slave_reg_7_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[1]),
        .Q(\slave_reg_7_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[2]),
        .Q(\slave_reg_7_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[3]),
        .Q(\slave_reg_7_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[4]),
        .Q(\slave_reg_7_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[5]),
        .Q(\slave_reg_7_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[6]),
        .Q(\slave_reg_7_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \slave_reg_7_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(p_0_in[7]),
        .Q(\slave_reg_7_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_timer timer_a
       (.\PC_reg[0] (\PC_reg[0] ),
        .\PC_reg[1] (\PC_reg[1] ),
        .\PC_reg[3] (\PC_reg[3] ),
        .Q(counter_b_val),
        .clk(clk),
        .\data_out_reg[0] (\data_out_reg[0]_0 ),
        .\data_out_reg[0]_0 (\data_out_reg[0]_1 ),
        .\data_out_reg[1] (\data_out_reg[1]_1 ),
        .\data_out_reg[2] (\data_out_reg[2]_0 ),
        .\data_out_reg[3] (\data_out_reg[3]_0 ),
        .\data_out_reg[4] (\data_out_reg[4]_1 ),
        .\data_out_reg[5] (\data_out_reg[5]_0 ),
        .\data_out_reg[6] (\data_out_reg[6]_0 ),
        .\data_out_reg[7] (\data_out_reg[7]_1 ),
        .\int_stat_reg[0] (timer_a_n_11),
        .p_0_in(p_0_in[3]),
        .p_4_in(p_4_in[0]),
        .\reg_1_6510_reg[1] (\reg_1_6510_reg[1]_0 ),
        .reload_val(reload_val),
        .runmode_status_a(runmode_status_a),
        .slave_reg_14(slave_reg_14),
        .started_reg_0(started_status_a),
        .started_reg_1(started_status_b),
        .started_reg_2(started_reg),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[5] (\state_reg[5] ));
  design_1_block_test_0_0_timer_14 timer_b
       (.Q(counter_b_val),
        .clk(clk),
        .\int_stat_reg[1] (timer_b_n_18),
        .p_0_in(p_0_in[3]),
        .p_4_in(p_4_in[1]),
        .\reg_1_6510_reg[1] (\reg_1_6510_reg[1]_0 ),
        .runmode_status_b(runmode_status_b),
        .slave_reg_15(slave_reg_15),
        .\slave_reg_6_reg[7] ({\slave_reg_6_reg_n_0_[7] ,\slave_reg_6_reg_n_0_[6] ,\slave_reg_6_reg_n_0_[5] ,\slave_reg_6_reg_n_0_[4] ,\slave_reg_6_reg_n_0_[3] ,\slave_reg_6_reg_n_0_[2] ,\slave_reg_6_reg_n_0_[1] ,\slave_reg_6_reg_n_0_[0] }),
        .\slave_reg_7_reg[7] ({\slave_reg_7_reg_n_0_[7] ,\slave_reg_7_reg_n_0_[6] ,\slave_reg_7_reg_n_0_[5] ,\slave_reg_7_reg_n_0_[4] ,\slave_reg_7_reg_n_0_[3] ,\slave_reg_7_reg_n_0_[2] ,\slave_reg_7_reg_n_0_[1] ,\slave_reg_7_reg_n_0_[0] }),
        .started_reg_0(started_status_b),
        .started_reg_1(started_reg_0),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[5] (\state_reg[5] ));
endmodule

(* ORIG_REF_NAME = "cpu" *) 
module design_1_block_test_0_0_cpu
   (I_reg_0,
    IRHOLD_valid,
    load_only_reg_0,
    \cond_code_reg[0]_0 ,
    write_back_reg_0,
    write_back_reg_1,
    index_y_reg_0,
    D,
    \sprite_0_xpos_reg[7] ,
    \addr_a[15] ,
    \sprite_primary_color_7_reg[7] ,
    \sprite_0_xpos_reg[7]_0 ,
    \data_out_reg_reg[3] ,
    \rasterline_ref_reg[7] ,
    \data_out_reg_reg[6] ,
    \data_out_reg_reg[6]_0 ,
    \sprite_primary_color_2_reg[7] ,
    \slave_reg_0_reg[0] ,
    \ABH_reg[1]_0 ,
    \IRHOLD_reg[1]_0 ,
    \IRHOLD_reg[3]_0 ,
    \IRHOLD_reg[4]_0 ,
    E,
    \sprite_3_xpos_reg[7] ,
    \sprite_3_ypos_reg[7] ,
    \sprite_1_xpos_reg[7] ,
    \sprite_1_ypos_reg[7] ,
    \sprite_primary_color_2_reg[7]_0 ,
    \sprite_multi_color_0_reg[7] ,
    \sprite_priority_reg[7] ,
    \sprite_enabled_reg[7] ,
    \y_expand_reg[7] ,
    \sprite_multi_color_1_reg[7] ,
    \multi_color_mode_reg[7] ,
    \sprite_primary_color_1_reg[7] ,
    \sprite_primary_color_4_reg[7] ,
    \screen_control_1_reg[7] ,
    \extra_background_color_1_reg[3] ,
    \screen_control_2_reg[7] ,
    \sprite_primary_color_6_reg[7] ,
    \x_expand_reg[7] ,
    \sprite_2_ypos_reg[7] ,
    \sprite_2_xpos_reg[7] ,
    \slave_reg_0_reg[7] ,
    \slave_reg_2_reg[7] ,
    \slave_reg_3_reg[7] ,
    \data_out_reg[7] ,
    \int_mask_reg[0] ,
    \slave_reg_0_reg[0]_0 ,
    \cpu_data_debug[7] ,
    \int_mask_reg[1] ,
    \int_mask_reg[4] ,
    \int_mask_reg[4]_0 ,
    \slave_reg_7_reg[7] ,
    \slave_reg_6_reg[7] ,
    \slave_reg_5_reg[7] ,
    \slave_reg_4_reg[7] ,
    \data_out_reg[6] ,
    \slave_reg_4_reg[7]_0 ,
    \slave_reg_5_reg[7]_0 ,
    \slave_reg_6_reg[7]_0 ,
    \slave_reg_7_reg[7]_0 ,
    \filter_reg[fc][0] ,
    \slave_reg_0_reg[0]_1 ,
    \filter_reg[fc][1] ,
    \slave_reg_0_reg[1] ,
    adc_bcd_reg_0,
    \v_reg[1][freq][8] ,
    \v_reg[1][pw][8] ,
    \v_reg[1][stn][0] ,
    \v_reg[1][atk][0] ,
    \filter_reg[off3] ,
    \v_reg[2][freq][8] ,
    v7_out,
    \v_reg[0][pw][8] ,
    \filter_reg[fc][3] ,
    \v_reg[2][atk][0] ,
    \v_reg[0][stn][0] ,
    v4_out,
    \filter_reg[res][3] ,
    \sprite_4_ypos_reg[7] ,
    \sprite_4_xpos_reg[7] ,
    \sprite_6_ypos_reg[7] ,
    \sprite_primary_color_3_reg[7] ,
    \border_color_reg[3] ,
    \sprite_msb_x_reg[7] ,
    \sprite_0_xpos_reg[7]_1 ,
    \rasterline_ref_reg[7]_0 ,
    \int_mask_reg[1]_0 ,
    \int_mask_reg[0]_0 ,
    \counter_reg[0] ,
    slave_reg_15,
    \counter_reg[0]_0 ,
    slave_reg_14,
    \counter_reg[0]_1 ,
    slave_reg_15_0,
    \counter_reg[0]_2 ,
    slave_reg_14_1,
    \int_stat_reg[1] ,
    \data_out_reg[7]_0 ,
    \slave_reg_3_reg[7]_0 ,
    \slave_reg_2_reg[7]_0 ,
    \int_stat_reg[1]_0 ,
    \reg_1_6510_reg[0] ,
    WEA,
    color_ram_reg,
    \data_out_reg[7]_1 ,
    we_debug,
    \IRHOLD_reg[1]_1 ,
    \IRHOLD_reg[4]_1 ,
    \IRHOLD_reg[2]_0 ,
    \IRHOLD_reg[0]_0 ,
    \IRHOLD_reg[4]_2 ,
    \IRHOLD_reg[2]_1 ,
    \IRHOLD_reg[3]_1 ,
    \IRHOLD_reg[4]_3 ,
    \IRHOLD_reg[3]_2 ,
    \IRHOLD_reg[3]_3 ,
    \IRHOLD_reg[4]_4 ,
    \IRHOLD_reg[2]_2 ,
    \IRHOLD_reg[3]_4 ,
    \IRHOLD_reg[3]_5 ,
    ram_reg_1_4,
    ram_reg_0_5,
    p_0_in0_in,
    raster_int_reg,
    \sprite_primary_color_0_reg[7] ,
    \sprite_primary_color_7_reg[7]_0 ,
    \mem_pointers_reg[7] ,
    \extra_background_color_2_reg[3] ,
    \background_color_reg[3] ,
    \int_enabled_reg[7] ,
    \sprite_5_xpos_reg[7] ,
    \sprite_7_xpos_reg[7] ,
    \sprite_6_xpos_reg[7] ,
    \sprite_5_ypos_reg[7] ,
    \sprite_7_ypos_reg[7] ,
    \data_out_reg_reg[7] ,
    \data_out_reg_reg[7]_0 ,
    \data_out_reg_reg[7]_1 ,
    \data_out_reg_reg[3]_0 ,
    \data_out_reg_reg[2] ,
    \data_out_reg_reg[1] ,
    \data_out_reg_reg[0] ,
    \sprite_primary_color_5_reg[7] ,
    \filter_reg[fc][2] ,
    v1_out,
    \v_reg[0][atk][0] ,
    \v_reg[2][stn][0] ,
    \v_reg[2][pw][8] ,
    \v_reg[0][freq][8] ,
    clk,
    c_data_debug,
    IRHOLD_valid_reg_0,
    SS,
    reset_cpu,
    IRHOLD_valid_reg_1,
    IRHOLD_valid_reg_2,
    I_reg_1,
    \int_mask_reg[4]_1 ,
    raster_int,
    Q,
    \x_expand_reg[7]_0 ,
    \multi_color_mode_reg[7]_0 ,
    \sprite_enabled_reg[7]_0 ,
    ram_reg_1_0,
    ram_reg_1_1,
    \addr_delayed_reg[15] ,
    \int_mask_reg[0]_1 ,
    \int_mask_reg[1]_1 ,
    \int_mask_reg[4]_2 ,
    reg_fc,
    cia_2_port_a,
    ram_reg_1_3,
    ram_reg_1_2,
    ram_reg_1_4_0,
    ram_reg_1_7,
    I_reg_2,
    ram_reg_1_6,
    ram_reg_1_5,
    \int_mask_reg[1]_2 ,
    \int_mask_reg[0]_2 ,
    IRHOLD_valid_reg_3,
    IRHOLD_valid_reg_4,
    IRHOLD_valid_reg_5,
    IRHOLD_valid_reg_6,
    started_status_b,
    started_status_a,
    started_status_b_2,
    started_status_a_3,
    \reg_1_6510_reg[2] ,
    \int_stat_reg[0] ,
    \slave_reg_3_reg[7]_1 ,
    \slave_reg_2_reg[7]_1 ,
    \counter_reg[0]_3 ,
    \int_stat_reg[1]_1 ,
    \counter_reg[1] ,
    \slave_reg_15_reg[6] ,
    \slave_reg_14_reg[6] ,
    \counter_reg[2] ,
    runmode_status_b,
    runmode_status_a,
    \counter_reg[3] ,
    \slave_reg_2_reg[4] ,
    \counter_reg[4] ,
    \counter_reg[5] ,
    \counter_reg[6] ,
    \slave_reg_14_reg[7] ,
    \counter_reg[7] ,
    \state_reg[1]_0 ,
    \clk_div_counter_cycle_reg[1] ,
    ram_out,
    \int_enabled_reg[6] ,
    \int_enabled_reg[7]_0 ,
    data36__0,
    \mem_pointers_reg[7]_0 ,
    \sprite_msb_x_reg[7]_0 ,
    \int_enabled_reg[4] ,
    \int_enabled_reg[5] ,
    \sprite_1_ypos_reg[7]_0 ,
    \sprite_multi_color_1_reg[7]_0 ,
    \sprite_multi_color_0_reg[7]_0 ,
    \sprite_1_ypos_reg[6] ,
    \sprite_multi_color_1_reg[6] ,
    \sprite_multi_color_0_reg[6] ,
    \sprite_1_ypos_reg[5] ,
    \sprite_multi_color_1_reg[5] ,
    \sprite_multi_color_0_reg[5] ,
    \sprite_1_ypos_reg[4] ,
    \sprite_multi_color_1_reg[4] ,
    \sprite_multi_color_0_reg[4] ,
    \sprite_primary_color_4_reg[7]_0 ,
    \sprite_primary_color_2_reg[7]_1 ,
    \sprite_primary_color_3_reg[7]_0 ,
    \sprite_primary_color_1_reg[7]_0 ,
    \y_expand_reg[7]_0 ,
    \screen_control_2_reg[7]_0 ,
    AR);
  output [0:0]I_reg_0;
  output IRHOLD_valid;
  output load_only_reg_0;
  output [0:0]\cond_code_reg[0]_0 ;
  output write_back_reg_0;
  output write_back_reg_1;
  output index_y_reg_0;
  output [7:0]D;
  output \sprite_0_xpos_reg[7] ;
  output [8:0]\addr_a[15] ;
  output \sprite_primary_color_7_reg[7] ;
  output \sprite_0_xpos_reg[7]_0 ;
  output \data_out_reg_reg[3] ;
  output \rasterline_ref_reg[7] ;
  output \data_out_reg_reg[6] ;
  output \data_out_reg_reg[6]_0 ;
  output \sprite_primary_color_2_reg[7] ;
  output \slave_reg_0_reg[0] ;
  output \ABH_reg[1]_0 ;
  output \IRHOLD_reg[1]_0 ;
  output \IRHOLD_reg[3]_0 ;
  output \IRHOLD_reg[4]_0 ;
  output [0:0]E;
  output [0:0]\sprite_3_xpos_reg[7] ;
  output [0:0]\sprite_3_ypos_reg[7] ;
  output [0:0]\sprite_1_xpos_reg[7] ;
  output [0:0]\sprite_1_ypos_reg[7] ;
  output [0:0]\sprite_primary_color_2_reg[7]_0 ;
  output [0:0]\sprite_multi_color_0_reg[7] ;
  output [0:0]\sprite_priority_reg[7] ;
  output [0:0]\sprite_enabled_reg[7] ;
  output [0:0]\y_expand_reg[7] ;
  output [0:0]\sprite_multi_color_1_reg[7] ;
  output [0:0]\multi_color_mode_reg[7] ;
  output [0:0]\sprite_primary_color_1_reg[7] ;
  output [0:0]\sprite_primary_color_4_reg[7] ;
  output [0:0]\screen_control_1_reg[7] ;
  output [0:0]\extra_background_color_1_reg[3] ;
  output [0:0]\screen_control_2_reg[7] ;
  output [0:0]\sprite_primary_color_6_reg[7] ;
  output [0:0]\x_expand_reg[7] ;
  output [0:0]\sprite_2_ypos_reg[7] ;
  output [0:0]\sprite_2_xpos_reg[7] ;
  output [0:0]\slave_reg_0_reg[7] ;
  output [0:0]\slave_reg_2_reg[7] ;
  output [0:0]\slave_reg_3_reg[7] ;
  output [0:0]\data_out_reg[7] ;
  output \int_mask_reg[0] ;
  output \slave_reg_0_reg[0]_0 ;
  output [7:0]\cpu_data_debug[7] ;
  output \int_mask_reg[1] ;
  output \int_mask_reg[4] ;
  output \int_mask_reg[4]_0 ;
  output [0:0]\slave_reg_7_reg[7] ;
  output [0:0]\slave_reg_6_reg[7] ;
  output [0:0]\slave_reg_5_reg[7] ;
  output [0:0]\slave_reg_4_reg[7] ;
  output \data_out_reg[6] ;
  output [0:0]\slave_reg_4_reg[7]_0 ;
  output [0:0]\slave_reg_5_reg[7]_0 ;
  output [0:0]\slave_reg_6_reg[7]_0 ;
  output [0:0]\slave_reg_7_reg[7]_0 ;
  output \filter_reg[fc][0] ;
  output \slave_reg_0_reg[0]_1 ;
  output \filter_reg[fc][1] ;
  output \slave_reg_0_reg[1] ;
  output [0:0]adc_bcd_reg_0;
  output [1:0]\v_reg[1][freq][8] ;
  output [1:0]\v_reg[1][pw][8] ;
  output [0:0]\v_reg[1][stn][0] ;
  output [0:0]\v_reg[1][atk][0] ;
  output [0:0]\filter_reg[off3] ;
  output [1:0]\v_reg[2][freq][8] ;
  output v7_out;
  output [1:0]\v_reg[0][pw][8] ;
  output \filter_reg[fc][3] ;
  output [0:0]\v_reg[2][atk][0] ;
  output [0:0]\v_reg[0][stn][0] ;
  output v4_out;
  output [0:0]\filter_reg[res][3] ;
  output [0:0]\sprite_4_ypos_reg[7] ;
  output [0:0]\sprite_4_xpos_reg[7] ;
  output [0:0]\sprite_6_ypos_reg[7] ;
  output [0:0]\sprite_primary_color_3_reg[7] ;
  output [0:0]\border_color_reg[3] ;
  output [0:0]\sprite_msb_x_reg[7] ;
  output [0:0]\sprite_0_xpos_reg[7]_1 ;
  output [0:0]\rasterline_ref_reg[7]_0 ;
  output \int_mask_reg[1]_0 ;
  output \int_mask_reg[0]_0 ;
  output [0:0]\counter_reg[0] ;
  output slave_reg_15;
  output [0:0]\counter_reg[0]_0 ;
  output slave_reg_14;
  output [0:0]\counter_reg[0]_1 ;
  output slave_reg_15_0;
  output [0:0]\counter_reg[0]_2 ;
  output slave_reg_14_1;
  output \int_stat_reg[1] ;
  output [0:0]\data_out_reg[7]_0 ;
  output [0:0]\slave_reg_3_reg[7]_0 ;
  output [0:0]\slave_reg_2_reg[7]_0 ;
  output \int_stat_reg[1]_0 ;
  output [0:0]\reg_1_6510_reg[0] ;
  output [0:0]WEA;
  output [0:0]color_ram_reg;
  output [7:0]\data_out_reg[7]_1 ;
  output we_debug;
  output \IRHOLD_reg[1]_1 ;
  output \IRHOLD_reg[4]_1 ;
  output \IRHOLD_reg[2]_0 ;
  output \IRHOLD_reg[0]_0 ;
  output \IRHOLD_reg[4]_2 ;
  output \IRHOLD_reg[2]_1 ;
  output \IRHOLD_reg[3]_1 ;
  output \IRHOLD_reg[4]_3 ;
  output \IRHOLD_reg[3]_2 ;
  output \IRHOLD_reg[3]_3 ;
  output \IRHOLD_reg[4]_4 ;
  output \IRHOLD_reg[2]_2 ;
  output \IRHOLD_reg[3]_4 ;
  output \IRHOLD_reg[3]_5 ;
  output [0:0]ram_reg_1_4;
  output [0:0]ram_reg_0_5;
  output p_0_in0_in;
  output raster_int_reg;
  output [0:0]\sprite_primary_color_0_reg[7] ;
  output [0:0]\sprite_primary_color_7_reg[7]_0 ;
  output [0:0]\mem_pointers_reg[7] ;
  output [0:0]\extra_background_color_2_reg[3] ;
  output [0:0]\background_color_reg[3] ;
  output [0:0]\int_enabled_reg[7] ;
  output [0:0]\sprite_5_xpos_reg[7] ;
  output [0:0]\sprite_7_xpos_reg[7] ;
  output [0:0]\sprite_6_xpos_reg[7] ;
  output [0:0]\sprite_5_ypos_reg[7] ;
  output [0:0]\sprite_7_ypos_reg[7] ;
  output [3:0]\data_out_reg_reg[7] ;
  output [0:0]\data_out_reg_reg[7]_0 ;
  output \data_out_reg_reg[7]_1 ;
  output \data_out_reg_reg[3]_0 ;
  output \data_out_reg_reg[2] ;
  output \data_out_reg_reg[1] ;
  output \data_out_reg_reg[0] ;
  output [0:0]\sprite_primary_color_5_reg[7] ;
  output \filter_reg[fc][2] ;
  output v1_out;
  output [0:0]\v_reg[0][atk][0] ;
  output [0:0]\v_reg[2][stn][0] ;
  output [1:0]\v_reg[2][pw][8] ;
  output [1:0]\v_reg[0][freq][8] ;
  input clk;
  input [7:0]c_data_debug;
  input IRHOLD_valid_reg_0;
  input [0:0]SS;
  input reset_cpu;
  input IRHOLD_valid_reg_1;
  input IRHOLD_valid_reg_2;
  input I_reg_1;
  input \int_mask_reg[4]_1 ;
  input raster_int;
  input [0:0]Q;
  input [7:0]\x_expand_reg[7]_0 ;
  input [7:0]\multi_color_mode_reg[7]_0 ;
  input [7:0]\sprite_enabled_reg[7]_0 ;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input [15:0]\addr_delayed_reg[15] ;
  input \int_mask_reg[0]_1 ;
  input \int_mask_reg[1]_1 ;
  input \int_mask_reg[4]_2 ;
  input [2:0]reg_fc;
  input [1:0]cia_2_port_a;
  input ram_reg_1_3;
  input ram_reg_1_2;
  input ram_reg_1_4_0;
  input ram_reg_1_7;
  input I_reg_2;
  input ram_reg_1_6;
  input ram_reg_1_5;
  input \int_mask_reg[1]_2 ;
  input \int_mask_reg[0]_2 ;
  input IRHOLD_valid_reg_3;
  input IRHOLD_valid_reg_4;
  input IRHOLD_valid_reg_5;
  input IRHOLD_valid_reg_6;
  input started_status_b;
  input started_status_a;
  input started_status_b_2;
  input started_status_a_3;
  input [2:0]\reg_1_6510_reg[2] ;
  input \int_stat_reg[0] ;
  input [6:0]\slave_reg_3_reg[7]_1 ;
  input [6:0]\slave_reg_2_reg[7]_1 ;
  input \counter_reg[0]_3 ;
  input \int_stat_reg[1]_1 ;
  input \counter_reg[1] ;
  input [2:0]\slave_reg_15_reg[6] ;
  input [2:0]\slave_reg_14_reg[6] ;
  input \counter_reg[2] ;
  input runmode_status_b;
  input runmode_status_a;
  input \counter_reg[3] ;
  input \slave_reg_2_reg[4] ;
  input \counter_reg[4] ;
  input \counter_reg[5] ;
  input \counter_reg[6] ;
  input \slave_reg_14_reg[7] ;
  input \counter_reg[7] ;
  input \state_reg[1]_0 ;
  input [1:0]\clk_div_counter_cycle_reg[1] ;
  input [2:0]ram_out;
  input \int_enabled_reg[6] ;
  input \int_enabled_reg[7]_0 ;
  input [0:0]data36__0;
  input [0:0]\mem_pointers_reg[7]_0 ;
  input [0:0]\sprite_msb_x_reg[7]_0 ;
  input \int_enabled_reg[4] ;
  input \int_enabled_reg[5] ;
  input \sprite_1_ypos_reg[7]_0 ;
  input \sprite_multi_color_1_reg[7]_0 ;
  input \sprite_multi_color_0_reg[7]_0 ;
  input \sprite_1_ypos_reg[6] ;
  input \sprite_multi_color_1_reg[6] ;
  input \sprite_multi_color_0_reg[6] ;
  input \sprite_1_ypos_reg[5] ;
  input \sprite_multi_color_1_reg[5] ;
  input \sprite_multi_color_0_reg[5] ;
  input \sprite_1_ypos_reg[4] ;
  input \sprite_multi_color_1_reg[4] ;
  input \sprite_multi_color_0_reg[4] ;
  input [3:0]\sprite_primary_color_4_reg[7]_0 ;
  input [3:0]\sprite_primary_color_2_reg[7]_1 ;
  input [3:0]\sprite_primary_color_3_reg[7]_0 ;
  input [3:0]\sprite_primary_color_1_reg[7]_0 ;
  input [7:0]\y_expand_reg[7]_0 ;
  input [7:0]\screen_control_2_reg[7]_0 ;
  input [0:0]AR;

  wire \ABH_reg[1]_0 ;
  wire \ABL[7]_i_1_n_0 ;
  wire ALU_n_0;
  wire ALU_n_1;
  wire ALU_n_105;
  wire ALU_n_106;
  wire ALU_n_107;
  wire ALU_n_108;
  wire ALU_n_124;
  wire ALU_n_167;
  wire ALU_n_168;
  wire ALU_n_169;
  wire ALU_n_170;
  wire ALU_n_171;
  wire ALU_n_172;
  wire ALU_n_173;
  wire ALU_n_174;
  wire ALU_n_175;
  wire ALU_n_176;
  wire ALU_n_177;
  wire ALU_n_178;
  wire ALU_n_179;
  wire ALU_n_180;
  wire ALU_n_181;
  wire ALU_n_182;
  wire ALU_n_2;
  wire ALU_n_3;
  wire ALU_n_68;
  wire ALU_n_69;
  wire ALU_n_70;
  wire ALU_n_71;
  wire ALU_n_72;
  wire ALU_n_73;
  wire ALU_n_74;
  wire ALU_n_75;
  wire ALU_n_76;
  wire ALU_n_77;
  wire [0:0]AR;
  wire AXYS_reg_0_3_0_0_i_10_n_0;
  wire AXYS_reg_0_3_0_0_i_11_n_0;
  wire AXYS_reg_0_3_0_0_i_12_n_0;
  wire AXYS_reg_0_3_0_0_i_13_n_0;
  wire AXYS_reg_0_3_0_0_i_14_n_0;
  wire AXYS_reg_0_3_0_0_i_15_n_0;
  wire AXYS_reg_0_3_0_0_i_16_n_0;
  wire AXYS_reg_0_3_0_0_i_17_n_0;
  wire AXYS_reg_0_3_0_0_i_18_n_0;
  wire AXYS_reg_0_3_0_0_i_19_n_0;
  wire AXYS_reg_0_3_0_0_i_20_n_0;
  wire AXYS_reg_0_3_0_0_i_21_n_0;
  wire AXYS_reg_0_3_0_0_i_5_n_0;
  wire AXYS_reg_0_3_0_0_i_6_n_0;
  wire AXYS_reg_0_3_0_0_i_7_n_0;
  wire AXYS_reg_0_3_0_0_i_8_n_0;
  wire AXYS_reg_0_3_0_0_i_9_n_0;
  wire C_i_3_n_0;
  wire C_i_4_n_0;
  wire C_i_6_n_0;
  wire C_i_7_n_0;
  wire [7:0]D;
  wire D0;
  wire [7:7]DIHOLD;
  wire D_i_2_n_0;
  wire D_i_5_n_0;
  wire [0:0]E;
  wire [7:7]IR;
  wire [7:1]IRHOLD;
  wire IRHOLD__0;
  wire \IRHOLD_reg[0]_0 ;
  wire \IRHOLD_reg[1]_0 ;
  wire \IRHOLD_reg[1]_1 ;
  wire \IRHOLD_reg[2]_0 ;
  wire \IRHOLD_reg[2]_1 ;
  wire \IRHOLD_reg[2]_2 ;
  wire \IRHOLD_reg[3]_0 ;
  wire \IRHOLD_reg[3]_1 ;
  wire \IRHOLD_reg[3]_2 ;
  wire \IRHOLD_reg[3]_3 ;
  wire \IRHOLD_reg[3]_4 ;
  wire \IRHOLD_reg[3]_5 ;
  wire \IRHOLD_reg[4]_0 ;
  wire \IRHOLD_reg[4]_1 ;
  wire \IRHOLD_reg[4]_2 ;
  wire \IRHOLD_reg[4]_3 ;
  wire \IRHOLD_reg[4]_4 ;
  wire IRHOLD_valid;
  wire IRHOLD_valid0;
  wire IRHOLD_valid_i_1_n_0;
  wire IRHOLD_valid_reg_0;
  wire IRHOLD_valid_reg_1;
  wire IRHOLD_valid_reg_2;
  wire IRHOLD_valid_reg_3;
  wire IRHOLD_valid_reg_4;
  wire IRHOLD_valid_reg_5;
  wire IRHOLD_valid_reg_6;
  wire I_i_7_n_0;
  wire [0:0]I_reg_0;
  wire I_reg_1;
  wire I_reg_2;
  wire N_i_2_n_0;
  wire N_i_3_n_0;
  wire [7:0]P;
  wire [15:0]PC;
  wire \PC[15]_i_6_n_0 ;
  wire \PC[15]_i_8_n_0 ;
  wire \PC[15]_i_9_n_0 ;
  wire \PC[3]_i_11_n_0 ;
  wire \PC[3]_i_12_n_0 ;
  wire \PC[3]_i_13_n_0 ;
  wire \PC[3]_i_15_n_0 ;
  wire \PC[3]_i_7_n_0 ;
  wire \PC[3]_i_8_n_0 ;
  wire \PC[3]_i_9_n_0 ;
  wire \PC[7]_i_6_n_0 ;
  wire \PC[7]_i_7_n_0 ;
  wire \PC[7]_i_8_n_0 ;
  wire \PC[7]_i_9_n_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire V_i_3_n_0;
  wire V_i_4_n_0;
  wire [0:0]WEA;
  wire Z_i_10_n_0;
  wire Z_i_3_n_0;
  wire Z_i_4_n_0;
  wire Z_i_5_n_0;
  wire Z_i_6_n_0;
  wire Z_i_7_n_0;
  wire adc_bcd_i_1_n_0;
  wire adc_bcd_i_2_n_0;
  wire [0:0]adc_bcd_reg_0;
  wire adc_bcd_reg_n_0;
  wire adc_sbc0;
  wire adc_sbc_i_1_n_0;
  wire adc_sbc_reg_n_0;
  wire \addr_a[10]_INST_0_i_1_n_0 ;
  wire \addr_a[11]_INST_0_i_2_n_0 ;
  wire \addr_a[12]_INST_0_i_1_n_0 ;
  wire \addr_a[13]_INST_0_i_1_n_0 ;
  wire \addr_a[13]_INST_0_i_2_n_0 ;
  wire \addr_a[13]_INST_0_i_6_n_0 ;
  wire \addr_a[14]_INST_0_i_2_n_0 ;
  wire [8:0]\addr_a[15] ;
  wire \addr_a[15]_INST_0_i_2_n_0 ;
  wire \addr_a[7]_INST_0_i_2_n_0 ;
  wire \addr_a[8]_INST_0_i_1_n_0 ;
  wire \addr_a[8]_INST_0_i_2_n_0 ;
  wire \addr_a[9]_INST_0_i_2_n_0 ;
  wire [15:0]\addr_delayed_reg[15] ;
  wire adj_bcd;
  wire adj_bcd0;
  wire [0:0]\background_color_reg[3] ;
  wire bit_ins_i_1_n_0;
  wire bit_ins_i_2_n_0;
  wire bit_ins_i_3_n_0;
  wire bit_ins_i_4_n_0;
  wire bit_ins_reg_n_0;
  wire [0:0]\border_color_reg[3] ;
  wire [7:0]c_data_debug;
  wire [1:0]cia_2_port_a;
  wire clc;
  wire clc_i_1_n_0;
  wire cld;
  wire cld_i_1_n_0;
  wire cli;
  wire cli_i_1_n_0;
  wire cli_i_2_n_0;
  wire cli_i_3_n_0;
  wire clk;
  wire [1:0]\clk_div_counter_cycle_reg[1] ;
  wire clv;
  wire clv_i_1_n_0;
  wire clv_i_2_n_0;
  wire [0:0]color_ram_reg;
  wire compare_i_1_n_0;
  wire compare_i_2_n_0;
  wire compare_reg_n_0;
  wire [2:0]cond_code;
  wire [0:0]\cond_code_reg[0]_0 ;
  wire [0:0]\counter_reg[0] ;
  wire [0:0]\counter_reg[0]_0 ;
  wire [0:0]\counter_reg[0]_1 ;
  wire [0:0]\counter_reg[0]_2 ;
  wire \counter_reg[0]_3 ;
  wire \counter_reg[1] ;
  wire \counter_reg[2] ;
  wire \counter_reg[3] ;
  wire \counter_reg[4] ;
  wire \counter_reg[5] ;
  wire \counter_reg[6] ;
  wire \counter_reg[7] ;
  wire \cpu_data_debug[0]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[1]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[2]_INST_0_i_2_n_0 ;
  wire \cpu_data_debug[3]_INST_0_i_2_n_0 ;
  wire \cpu_data_debug[4]_INST_0_i_2_n_0 ;
  wire \cpu_data_debug[5]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[5]_INST_0_i_4_n_0 ;
  wire \cpu_data_debug[5]_INST_0_i_5_n_0 ;
  wire \cpu_data_debug[5]_INST_0_i_7_n_0 ;
  wire \cpu_data_debug[6]_INST_0_i_2_n_0 ;
  wire [7:0]\cpu_data_debug[7] ;
  wire \cpu_data_debug[7]_INST_0_i_1_n_0 ;
  wire \cpu_data_debug[7]_INST_0_i_3_n_0 ;
  wire \cpu_data_debug[7]_INST_0_i_5_n_0 ;
  wire \cpu_data_debug[7]_INST_0_i_6_n_0 ;
  wire [0:0]data36__0;
  wire [15:0]data7;
  wire \data_out_reg[6] ;
  wire [0:0]\data_out_reg[7] ;
  wire [0:0]\data_out_reg[7]_0 ;
  wire [7:0]\data_out_reg[7]_1 ;
  wire \data_out_reg_reg[0] ;
  wire \data_out_reg_reg[1] ;
  wire \data_out_reg_reg[2] ;
  wire \data_out_reg_reg[3] ;
  wire \data_out_reg_reg[3]_0 ;
  wire \data_out_reg_reg[6] ;
  wire \data_out_reg_reg[6]_0 ;
  wire [3:0]\data_out_reg_reg[7] ;
  wire [0:0]\data_out_reg_reg[7]_0 ;
  wire \data_out_reg_reg[7]_1 ;
  wire [1:0]dst_reg;
  wire \dst_reg[0]_i_2_n_0 ;
  wire \dst_reg[0]_i_4_n_0 ;
  wire \dst_reg[1]_i_2_n_0 ;
  wire \dst_reg_reg_n_0_[0] ;
  wire \dst_reg_reg_n_0_[1] ;
  wire [0:0]\extra_background_color_1_reg[3] ;
  wire [0:0]\extra_background_color_2_reg[3] ;
  wire \filter_reg[fc][0] ;
  wire \filter_reg[fc][1] ;
  wire \filter_reg[fc][2] ;
  wire \filter_reg[fc][3] ;
  wire [0:0]\filter_reg[off3] ;
  wire [0:0]\filter_reg[res][3] ;
  wire inc_i_1_n_0;
  wire inc_i_2_n_0;
  wire inc_reg_n_0;
  wire index_y_i_1_n_0;
  wire index_y_i_3_n_0;
  wire index_y_reg_0;
  wire index_y_reg_n_0;
  wire \int_enabled_reg[4] ;
  wire \int_enabled_reg[5] ;
  wire \int_enabled_reg[6] ;
  wire [0:0]\int_enabled_reg[7] ;
  wire \int_enabled_reg[7]_0 ;
  wire \int_mask_reg[0] ;
  wire \int_mask_reg[0]_0 ;
  wire \int_mask_reg[0]_1 ;
  wire \int_mask_reg[0]_2 ;
  wire \int_mask_reg[1] ;
  wire \int_mask_reg[1]_0 ;
  wire \int_mask_reg[1]_1 ;
  wire \int_mask_reg[1]_2 ;
  wire \int_mask_reg[4] ;
  wire \int_mask_reg[4]_0 ;
  wire \int_mask_reg[4]_1 ;
  wire \int_mask_reg[4]_2 ;
  wire \int_stat_reg[0] ;
  wire \int_stat_reg[1] ;
  wire \int_stat_reg[1]_0 ;
  wire \int_stat_reg[1]_1 ;
  wire load_only_i_1_n_0;
  wire load_only_reg_0;
  wire load_only_reg_n_0;
  wire load_reg_i_1_n_0;
  wire load_reg_i_2_n_0;
  wire load_reg_i_4_n_0;
  wire load_reg_reg_n_0;
  wire [0:0]\mem_pointers_reg[7] ;
  wire [0:0]\mem_pointers_reg[7]_0 ;
  wire [0:0]\multi_color_mode_reg[7] ;
  wire [7:0]\multi_color_mode_reg[7]_0 ;
  wire [3:0]op;
  wire \op[1]_i_3_n_0 ;
  wire \op[2]_i_2_n_0 ;
  wire \op[2]_i_3_n_0 ;
  wire \op[2]_i_4_n_0 ;
  wire \op[2]_i_5_n_0 ;
  wire \op[2]_i_6_n_0 ;
  wire \op[3]_i_4_n_0 ;
  wire \op_reg_n_0_[0] ;
  wire \op_reg_n_0_[1] ;
  wire \op_reg_n_0_[2] ;
  wire \op_reg_n_0_[3] ;
  wire p_0_in0_in;
  wire p_0_out;
  wire p_1_in;
  wire php;
  wire php_i_1_n_0;
  wire plp;
  wire plp_i_1_n_0;
  wire plp_i_2_n_0;
  wire [2:0]ram_out;
  wire [0:0]ram_reg_0_5;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire [0:0]ram_reg_1_4;
  wire ram_reg_1_4_0;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_7_i_4_n_0;
  wire raster_int;
  wire raster_int_reg;
  wire \rasterline_ref_reg[7] ;
  wire [0:0]\rasterline_ref_reg[7]_0 ;
  wire [0:0]\reg_1_6510_reg[0] ;
  wire [2:0]\reg_1_6510_reg[2] ;
  wire [2:0]reg_fc;
  wire [7:0]regfile;
  wire [1:0]regsel;
  wire res_i_1_n_0;
  wire res_reg_n_0;
  wire reset_cpu;
  wire rotate_i_1_n_0;
  wire rotate_i_2_n_0;
  wire rotate_reg_n_0;
  wire runmode_i_2_n_0;
  wire runmode_status_a;
  wire runmode_status_b;
  wire [0:0]\screen_control_1_reg[7] ;
  wire [0:0]\screen_control_2_reg[7] ;
  wire [7:0]\screen_control_2_reg[7]_0 ;
  wire sec;
  wire sec_i_1_n_0;
  wire sed;
  wire sed_i_1_n_0;
  wire sei;
  wire sei_i_1_n_0;
  wire shift_i_1_n_0;
  wire shift_i_2_n_0;
  wire shift_reg_n_0;
  wire shift_right_i_1_n_0;
  wire shift_right_reg_n_0;
  wire \slave_reg_0_reg[0] ;
  wire \slave_reg_0_reg[0]_0 ;
  wire \slave_reg_0_reg[0]_1 ;
  wire \slave_reg_0_reg[1] ;
  wire [0:0]\slave_reg_0_reg[7] ;
  wire slave_reg_14;
  wire slave_reg_14_1;
  wire [2:0]\slave_reg_14_reg[6] ;
  wire \slave_reg_14_reg[7] ;
  wire slave_reg_15;
  wire slave_reg_15_0;
  wire [2:0]\slave_reg_15_reg[6] ;
  wire \slave_reg_2_reg[4] ;
  wire [0:0]\slave_reg_2_reg[7] ;
  wire [0:0]\slave_reg_2_reg[7]_0 ;
  wire [6:0]\slave_reg_2_reg[7]_1 ;
  wire [0:0]\slave_reg_3_reg[7] ;
  wire [0:0]\slave_reg_3_reg[7]_0 ;
  wire [6:0]\slave_reg_3_reg[7]_1 ;
  wire [0:0]\slave_reg_4_reg[7] ;
  wire [0:0]\slave_reg_4_reg[7]_0 ;
  wire [0:0]\slave_reg_5_reg[7] ;
  wire [0:0]\slave_reg_5_reg[7]_0 ;
  wire [0:0]\slave_reg_6_reg[7] ;
  wire [0:0]\slave_reg_6_reg[7]_0 ;
  wire [0:0]\slave_reg_7_reg[7] ;
  wire [0:0]\slave_reg_7_reg[7]_0 ;
  wire \sprite_0_xpos_reg[7] ;
  wire \sprite_0_xpos_reg[7]_0 ;
  wire [0:0]\sprite_0_xpos_reg[7]_1 ;
  wire [0:0]\sprite_1_xpos_reg[7] ;
  wire \sprite_1_ypos_reg[4] ;
  wire \sprite_1_ypos_reg[5] ;
  wire \sprite_1_ypos_reg[6] ;
  wire [0:0]\sprite_1_ypos_reg[7] ;
  wire \sprite_1_ypos_reg[7]_0 ;
  wire [0:0]\sprite_2_xpos_reg[7] ;
  wire [0:0]\sprite_2_ypos_reg[7] ;
  wire [0:0]\sprite_3_xpos_reg[7] ;
  wire [0:0]\sprite_3_ypos_reg[7] ;
  wire [0:0]\sprite_4_xpos_reg[7] ;
  wire [0:0]\sprite_4_ypos_reg[7] ;
  wire [0:0]\sprite_5_xpos_reg[7] ;
  wire [0:0]\sprite_5_ypos_reg[7] ;
  wire [0:0]\sprite_6_xpos_reg[7] ;
  wire [0:0]\sprite_6_ypos_reg[7] ;
  wire [0:0]\sprite_7_xpos_reg[7] ;
  wire [0:0]\sprite_7_ypos_reg[7] ;
  wire [0:0]\sprite_enabled_reg[7] ;
  wire [7:0]\sprite_enabled_reg[7]_0 ;
  wire [0:0]\sprite_msb_x_reg[7] ;
  wire [0:0]\sprite_msb_x_reg[7]_0 ;
  wire \sprite_multi_color_0_reg[4] ;
  wire \sprite_multi_color_0_reg[5] ;
  wire \sprite_multi_color_0_reg[6] ;
  wire [0:0]\sprite_multi_color_0_reg[7] ;
  wire \sprite_multi_color_0_reg[7]_0 ;
  wire \sprite_multi_color_1_reg[4] ;
  wire \sprite_multi_color_1_reg[5] ;
  wire \sprite_multi_color_1_reg[6] ;
  wire [0:0]\sprite_multi_color_1_reg[7] ;
  wire \sprite_multi_color_1_reg[7]_0 ;
  wire [0:0]\sprite_primary_color_0_reg[7] ;
  wire [0:0]\sprite_primary_color_1_reg[7] ;
  wire [3:0]\sprite_primary_color_1_reg[7]_0 ;
  wire \sprite_primary_color_2_reg[7] ;
  wire [0:0]\sprite_primary_color_2_reg[7]_0 ;
  wire [3:0]\sprite_primary_color_2_reg[7]_1 ;
  wire [0:0]\sprite_primary_color_3_reg[7] ;
  wire [3:0]\sprite_primary_color_3_reg[7]_0 ;
  wire [0:0]\sprite_primary_color_4_reg[7] ;
  wire [3:0]\sprite_primary_color_4_reg[7]_0 ;
  wire [0:0]\sprite_primary_color_5_reg[7] ;
  wire [0:0]\sprite_primary_color_6_reg[7] ;
  wire \sprite_primary_color_7_reg[7] ;
  wire [0:0]\sprite_primary_color_7_reg[7]_0 ;
  wire [0:0]\sprite_priority_reg[7] ;
  wire [1:0]src_reg;
  wire \src_reg[0]_i_2_n_0 ;
  wire \src_reg[0]_i_3_n_0 ;
  wire \src_reg[1]_i_2_n_0 ;
  wire \src_reg[1]_i_3_n_0 ;
  wire \src_reg[1]_i_5_n_0 ;
  wire \src_reg_reg_n_0_[0] ;
  wire \src_reg_reg_n_0_[1] ;
  wire started_status_a;
  wire started_status_a_3;
  wire started_status_b;
  wire started_status_b_2;
  wire \state[0]_i_2__2_n_0 ;
  wire \state[0]_i_5__2_n_0 ;
  wire \state[0]_i_6__2_n_0 ;
  wire \state[0]_i_9__2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_12_n_0 ;
  wire \state[2]_i_13_n_0 ;
  wire \state[2]_i_14_n_0 ;
  wire \state[2]_i_15_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  wire \state[3]_i_11_n_0 ;
  wire \state[3]_i_12_n_0 ;
  wire \state[3]_i_3_n_0 ;
  wire \state[3]_i_4_n_0 ;
  wire \state[3]_i_8_n_0 ;
  wire \state[3]_i_9_n_0 ;
  wire \state[4]_i_2_n_0 ;
  wire \state[4]_i_3_n_0 ;
  wire \state[4]_i_5_n_0 ;
  wire \state[4]_i_6_n_0 ;
  wire \state[5]_i_10_n_0 ;
  wire \state[5]_i_11_n_0 ;
  wire \state[5]_i_1_n_0 ;
  wire \state[5]_i_2_n_0 ;
  wire \state[5]_i_4_n_0 ;
  wire \state[5]_i_5_n_0 ;
  wire \state[5]_i_6_n_0 ;
  wire \state[5]_i_7_n_0 ;
  wire \state[5]_i_8_n_0 ;
  wire \state[5]_i_9_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[3] ;
  wire \state_reg_n_0_[4] ;
  wire \state_reg_n_0_[5] ;
  wire store_i_1_n_0;
  wire store_i_2_n_0;
  wire store_reg_n_0;
  wire v1_out;
  wire v4_out;
  wire v7_out;
  wire [0:0]\v_reg[0][atk][0] ;
  wire [1:0]\v_reg[0][freq][8] ;
  wire [1:0]\v_reg[0][pw][8] ;
  wire [0:0]\v_reg[0][stn][0] ;
  wire [0:0]\v_reg[1][atk][0] ;
  wire [1:0]\v_reg[1][freq][8] ;
  wire [1:0]\v_reg[1][pw][8] ;
  wire [0:0]\v_reg[1][stn][0] ;
  wire [0:0]\v_reg[2][atk][0] ;
  wire [1:0]\v_reg[2][freq][8] ;
  wire [1:0]\v_reg[2][pw][8] ;
  wire [0:0]\v_reg[2][stn][0] ;
  wire we_debug;
  wire we_debug_INST_0_i_1_n_0;
  wire we_debug_INST_0_i_2_n_0;
  wire we_debug_INST_0_i_3_n_0;
  wire we_debug_INST_0_i_4_n_0;
  wire write_back_i_1_n_0;
  wire write_back_i_2_n_0;
  wire write_back_reg_0;
  wire write_back_reg_1;
  wire write_back_reg_n_0;
  wire write_register;
  wire [0:0]\x_expand_reg[7] ;
  wire [7:0]\x_expand_reg[7]_0 ;
  wire [0:0]\y_expand_reg[7] ;
  wire [7:0]\y_expand_reg[7]_0 ;

  FDRE \ABH_reg[0] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [1]),
        .Q(data7[8]),
        .R(1'b0));
  FDRE \ABH_reg[1] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [2]),
        .Q(data7[9]),
        .R(1'b0));
  FDRE \ABH_reg[2] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [3]),
        .Q(data7[10]),
        .R(1'b0));
  FDRE \ABH_reg[3] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [4]),
        .Q(data7[11]),
        .R(1'b0));
  FDRE \ABH_reg[4] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [5]),
        .Q(data7[12]),
        .R(1'b0));
  FDRE \ABH_reg[5] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [6]),
        .Q(data7[13]),
        .R(1'b0));
  FDRE \ABH_reg[6] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [7]),
        .Q(data7[14]),
        .R(1'b0));
  FDRE \ABH_reg[7] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(\addr_a[15] [8]),
        .Q(data7[15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBFFFFFFFFFDFFDD)) 
    \ABL[7]_i_1 
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\ABL[7]_i_1_n_0 ));
  FDRE \ABL_reg[0] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[0]),
        .Q(data7[0]),
        .R(1'b0));
  FDRE \ABL_reg[1] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[1]),
        .Q(data7[1]),
        .R(1'b0));
  FDRE \ABL_reg[2] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[2]),
        .Q(data7[2]),
        .R(1'b0));
  FDRE \ABL_reg[3] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[3]),
        .Q(data7[3]),
        .R(1'b0));
  FDRE \ABL_reg[4] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[4]),
        .Q(data7[4]),
        .R(1'b0));
  FDRE \ABL_reg[5] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[5]),
        .Q(data7[5]),
        .R(1'b0));
  FDRE \ABL_reg[6] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[6]),
        .Q(data7[6]),
        .R(1'b0));
  FDRE \ABL_reg[7] 
       (.C(clk),
        .CE(\ABL[7]_i_1_n_0 ),
        .D(D[7]),
        .Q(data7[7]),
        .R(1'b0));
  design_1_block_test_0_0_ALU ALU
       (.\ABH_reg[0] (\addr_a[8]_INST_0_i_2_n_0 ),
        .\ABH_reg[1] (\addr_a[9]_INST_0_i_2_n_0 ),
        .\ABL_reg[0] (\PC[3]_i_7_n_0 ),
        .\ABL_reg[1] (\PC[3]_i_15_n_0 ),
        .\ABL_reg[2] (\PC[3]_i_9_n_0 ),
        .\ABL_reg[3] (\PC[3]_i_8_n_0 ),
        .\ABL_reg[4] (\PC[7]_i_9_n_0 ),
        .\ABL_reg[5] (\PC[7]_i_8_n_0 ),
        .\ABL_reg[6] (\PC[7]_i_7_n_0 ),
        .\ABL_reg[7] (\PC[7]_i_6_n_0 ),
        .C_reg(ALU_n_0),
        .D({ALU_n_105,ALU_n_106,ALU_n_107,ALU_n_108}),
        .D0(D0),
        .DIHOLD(DIHOLD),
        .D_reg(ALU_n_76),
        .E(E),
        .HC_reg_0(ALU_n_124),
        .\IRHOLD_reg[0] (\IRHOLD_reg[0]_0 ),
        .\IRHOLD_reg[1] (\IRHOLD_reg[1]_0 ),
        .\IRHOLD_reg[1]_0 (\IRHOLD_reg[1]_1 ),
        .\IRHOLD_reg[2] (\IRHOLD_reg[2]_0 ),
        .\IRHOLD_reg[2]_0 (\IRHOLD_reg[2]_1 ),
        .\IRHOLD_reg[2]_1 (\IRHOLD_reg[2]_2 ),
        .\IRHOLD_reg[3] (\IRHOLD_reg[3]_0 ),
        .\IRHOLD_reg[3]_0 (\IRHOLD_reg[3]_1 ),
        .\IRHOLD_reg[3]_1 (\IRHOLD_reg[3]_2 ),
        .\IRHOLD_reg[3]_2 (\IRHOLD_reg[3]_3 ),
        .\IRHOLD_reg[3]_3 (\IRHOLD_reg[3]_4 ),
        .\IRHOLD_reg[3]_4 (\IRHOLD_reg[3]_5 ),
        .\IRHOLD_reg[4] (\IRHOLD_reg[4]_0 ),
        .\IRHOLD_reg[4]_0 (\IRHOLD_reg[4]_1 ),
        .\IRHOLD_reg[4]_1 (\IRHOLD_reg[4]_2 ),
        .\IRHOLD_reg[4]_2 (\IRHOLD_reg[4]_3 ),
        .\IRHOLD_reg[4]_3 (\IRHOLD_reg[4]_4 ),
        .IRHOLD_valid_reg(\state[0]_i_2__2_n_0 ),
        .IRHOLD_valid_reg_0(\state[1]_i_4_n_0 ),
        .I_reg(ALU_n_2),
        .I_reg_0(I_reg_0),
        .I_reg_1(I_reg_2),
        .N_reg(ALU_n_77),
        .O({ALU_n_167,ALU_n_168,ALU_n_169,ALU_n_170}),
        .P({P[7:6],P[3],P[1:0]}),
        .PC(PC),
        .\PC_reg[11] ({ALU_n_175,ALU_n_176,ALU_n_177,ALU_n_178}),
        .\PC_reg[11]_0 (\addr_a[11]_INST_0_i_2_n_0 ),
        .\PC_reg[12] (\addr_a[12]_INST_0_i_1_n_0 ),
        .\PC_reg[13] (\addr_a[13]_INST_0_i_1_n_0 ),
        .\PC_reg[13]_0 (\cpu_data_debug[5]_INST_0_i_5_n_0 ),
        .\PC_reg[14] (\addr_a[14]_INST_0_i_2_n_0 ),
        .\PC_reg[15] ({ALU_n_179,ALU_n_180,ALU_n_181,ALU_n_182}),
        .\PC_reg[15]_0 (\addr_a[15]_INST_0_i_2_n_0 ),
        .\PC_reg[7] ({ALU_n_171,ALU_n_172,ALU_n_173,ALU_n_174}),
        .Q({\state_reg_n_0_[5] ,\state_reg_n_0_[4] ,\state_reg_n_0_[3] ,\state_reg_n_0_[2] ,\state_reg_n_0_[1] ,\state_reg_n_0_[0] }),
        .SS(SS),
        .V_reg(ALU_n_3),
        .WEA(WEA),
        .Z_reg(ALU_n_1),
        .Z_reg_0(\state[3]_i_9_n_0 ),
        .adc_bcd_reg(adc_bcd_reg_n_0),
        .\addr_a[10] (\addr_a[15] [3]),
        .\addr_a[12] (\addr_a[15] [5]),
        .\addr_a[13] (\addr_a[15] [6]),
        .\addr_a[15] ({\addr_a[15] [8:7],\addr_a[15] [4]}),
        .\addr_a[3] (D[3]),
        .\addr_a[4] (D[4]),
        .\addr_a[5] (D[5]),
        .\addr_a[7] ({D[7:6],D[2:0]}),
        .\addr_a[8] (\addr_a[15] [1]),
        .\addr_a[9] (\addr_a[15] [2]),
        .\addr_delayed_reg[15] (\addr_delayed_reg[15] ),
        .adj_bcd(adj_bcd),
        .\background_color_reg[3] (\background_color_reg[3] ),
        .bit_ins_reg(bit_ins_reg_n_0),
        .bit_ins_reg_0(N_i_3_n_0),
        .\border_color_reg[3] (\border_color_reg[3] ),
        .cia_2_port_a(cia_2_port_a),
        .clc(clc),
        .cld(cld),
        .cli(cli),
        .clk(clk),
        .\clk_div_counter_cycle_reg[0] (ram_reg_1_7_i_4_n_0),
        .clv(clv),
        .clv_reg(V_i_4_n_0),
        .color_ram_reg(color_ram_reg),
        .compare_reg(Z_i_3_n_0),
        .compare_reg_0(C_i_6_n_0),
        .compare_reg_1(compare_reg_n_0),
        .\counter_reg[0] (\counter_reg[0] ),
        .\counter_reg[0]_0 (\counter_reg[0]_0 ),
        .\counter_reg[0]_1 (\counter_reg[0]_1 ),
        .\counter_reg[0]_2 (\counter_reg[0]_2 ),
        .\counter_reg[0]_3 (\counter_reg[0]_3 ),
        .\counter_reg[1] (\counter_reg[1] ),
        .\counter_reg[2] (\counter_reg[2] ),
        .\counter_reg[3] (\counter_reg[3] ),
        .\counter_reg[4] (\counter_reg[4] ),
        .\counter_reg[5] (\counter_reg[5] ),
        .\counter_reg[6] (\counter_reg[6] ),
        .\counter_reg[7] (\counter_reg[7] ),
        .\cpu_data_debug[6] (\cpu_data_debug[7] [6:0]),
        .\cpu_data_debug[7] (\cpu_data_debug[7] [7]),
        .data36__0(data36__0),
        .data7(data7),
        .\data_out_reg[6] (\data_out_reg[6] ),
        .\data_out_reg[7] (\data_out_reg[7] ),
        .\data_out_reg[7]_0 (\data_out_reg[7]_0 ),
        .\data_out_reg[7]_1 (\data_out_reg[7]_1 ),
        .\data_out_reg_reg[0] (\data_out_reg_reg[0] ),
        .\data_out_reg_reg[1] (\data_out_reg_reg[1] ),
        .\data_out_reg_reg[2] (\data_out_reg_reg[2] ),
        .\data_out_reg_reg[3] (\data_out_reg_reg[3] ),
        .\data_out_reg_reg[3]_0 (\data_out_reg_reg[3]_0 ),
        .\data_out_reg_reg[6] (\data_out_reg_reg[6] ),
        .\data_out_reg_reg[6]_0 (\data_out_reg_reg[6]_0 ),
        .\data_out_reg_reg[7] (\data_out_reg_reg[7] ),
        .\data_out_reg_reg[7]_0 (\data_out_reg_reg[7]_0 ),
        .\data_out_reg_reg[7]_1 (\data_out_reg_reg[7]_1 ),
        .\extra_background_color_1_reg[3] (\extra_background_color_1_reg[3] ),
        .\extra_background_color_2_reg[3] (\extra_background_color_2_reg[3] ),
        .\filter_reg[fc][0] (\filter_reg[fc][0] ),
        .\filter_reg[fc][1] (\filter_reg[fc][1] ),
        .\filter_reg[fc][2] (\filter_reg[fc][2] ),
        .\filter_reg[fc][3] (\filter_reg[fc][3] ),
        .\filter_reg[off3] (\filter_reg[off3] ),
        .\filter_reg[res][3] (\filter_reg[res][3] ),
        .inc_reg(inc_reg_n_0),
        .\int_enabled_reg[0] (Q),
        .\int_enabled_reg[4] (\int_enabled_reg[4] ),
        .\int_enabled_reg[5] (\int_enabled_reg[5] ),
        .\int_enabled_reg[6] (\int_enabled_reg[6] ),
        .\int_enabled_reg[7] (\int_enabled_reg[7] ),
        .\int_enabled_reg[7]_0 (\int_enabled_reg[7]_0 ),
        .\int_mask_reg[0] (\int_mask_reg[0] ),
        .\int_mask_reg[0]_0 (\int_mask_reg[0]_0 ),
        .\int_mask_reg[0]_1 (\int_mask_reg[0]_1 ),
        .\int_mask_reg[0]_2 (\int_mask_reg[0]_2 ),
        .\int_mask_reg[1] (\int_mask_reg[1] ),
        .\int_mask_reg[1]_0 (\int_mask_reg[1]_0 ),
        .\int_mask_reg[1]_1 (\int_mask_reg[1]_1 ),
        .\int_mask_reg[1]_2 (\int_mask_reg[1]_2 ),
        .\int_mask_reg[4] (\int_mask_reg[4] ),
        .\int_mask_reg[4]_0 (\int_mask_reg[4]_0 ),
        .\int_mask_reg[4]_1 (\int_mask_reg[4]_1 ),
        .\int_mask_reg[4]_2 (\int_mask_reg[4]_2 ),
        .\int_stat_reg[0] (\int_stat_reg[0] ),
        .\int_stat_reg[1] (\int_stat_reg[1] ),
        .\int_stat_reg[1]_0 (\int_stat_reg[1]_0 ),
        .\int_stat_reg[1]_1 (\int_stat_reg[1]_1 ),
        .load_only_reg(load_only_reg_n_0),
        .\mem_pointers_reg[7] (\mem_pointers_reg[7] ),
        .\mem_pointers_reg[7]_0 (\mem_pointers_reg[7]_0 ),
        .\multi_color_mode_reg[7] (\multi_color_mode_reg[7] ),
        .\multi_color_mode_reg[7]_0 (\multi_color_mode_reg[7]_0 ),
        .\op_reg[3] ({\op_reg_n_0_[3] ,\op_reg_n_0_[2] ,\op_reg_n_0_[1] ,\op_reg_n_0_[0] }),
        .p_0_in0_in(p_0_in0_in),
        .p_0_out(p_0_out),
        .p_1_in({ALU_n_68,ALU_n_69,ALU_n_70,ALU_n_71,ALU_n_72,ALU_n_73,ALU_n_74,ALU_n_75}),
        .php(php),
        .plp(plp),
        .ram_out(ram_out),
        .ram_reg_0_5(ram_reg_0_5),
        .ram_reg_1_0(ram_reg_1_0),
        .ram_reg_1_1(ram_reg_1_1),
        .ram_reg_1_2(ram_reg_1_2),
        .ram_reg_1_3(ram_reg_1_3),
        .ram_reg_1_4(ram_reg_1_4),
        .ram_reg_1_4_0(ram_reg_1_4_0),
        .ram_reg_1_5(ram_reg_1_5),
        .ram_reg_1_6(ram_reg_1_6),
        .ram_reg_1_7(ram_reg_1_7),
        .raster_int(raster_int),
        .raster_int_reg(raster_int_reg),
        .\rasterline_ref_reg[7] (\rasterline_ref_reg[7] ),
        .\rasterline_ref_reg[7]_0 (\rasterline_ref_reg[7]_0 ),
        .\reg_1_6510_reg[0] (\reg_1_6510_reg[0] ),
        .\reg_1_6510_reg[2] (runmode_i_2_n_0),
        .\reg_1_6510_reg[2]_0 (\reg_1_6510_reg[2] ),
        .reg_fc(reg_fc),
        .regfile(regfile),
        .res_reg(res_reg_n_0),
        .rom_out_reg_0(\addr_a[15] [0]),
        .rotate_reg(rotate_reg_n_0),
        .runmode_status_a(runmode_status_a),
        .runmode_status_b(runmode_status_b),
        .\screen_control_1_reg[7] (\screen_control_1_reg[7] ),
        .\screen_control_2_reg[7] (\screen_control_2_reg[7] ),
        .\screen_control_2_reg[7]_0 (\screen_control_2_reg[7]_0 ),
        .sec(sec),
        .sec_reg(C_i_3_n_0),
        .sed(sed),
        .sei(sei),
        .shift_reg(C_i_4_n_0),
        .shift_reg_0(shift_reg_n_0),
        .shift_right_reg(shift_right_reg_n_0),
        .\slave_reg_0_reg[0] (\slave_reg_0_reg[0] ),
        .\slave_reg_0_reg[0]_0 (\slave_reg_0_reg[0]_0 ),
        .\slave_reg_0_reg[0]_1 (\slave_reg_0_reg[0]_1 ),
        .\slave_reg_0_reg[1] (\slave_reg_0_reg[1] ),
        .\slave_reg_0_reg[7] (\slave_reg_0_reg[7] ),
        .slave_reg_14(slave_reg_14),
        .slave_reg_14_1(slave_reg_14_1),
        .\slave_reg_14_reg[6] (\slave_reg_14_reg[6] ),
        .\slave_reg_14_reg[7] (\slave_reg_14_reg[7] ),
        .slave_reg_15(slave_reg_15),
        .slave_reg_15_0(slave_reg_15_0),
        .\slave_reg_15_reg[6] (\slave_reg_15_reg[6] ),
        .\slave_reg_2_reg[4] (\slave_reg_2_reg[4] ),
        .\slave_reg_2_reg[7] (\slave_reg_2_reg[7] ),
        .\slave_reg_2_reg[7]_0 (\slave_reg_2_reg[7]_0 ),
        .\slave_reg_2_reg[7]_1 (\slave_reg_2_reg[7]_1 ),
        .\slave_reg_3_reg[7] (\slave_reg_3_reg[7] ),
        .\slave_reg_3_reg[7]_0 (\slave_reg_3_reg[7]_0 ),
        .\slave_reg_3_reg[7]_1 (\slave_reg_3_reg[7]_1 ),
        .\slave_reg_4_reg[7] (\slave_reg_4_reg[7] ),
        .\slave_reg_4_reg[7]_0 (\slave_reg_4_reg[7]_0 ),
        .\slave_reg_5_reg[7] (\slave_reg_5_reg[7] ),
        .\slave_reg_5_reg[7]_0 (\slave_reg_5_reg[7]_0 ),
        .\slave_reg_6_reg[7] (\slave_reg_6_reg[7] ),
        .\slave_reg_6_reg[7]_0 (\slave_reg_6_reg[7]_0 ),
        .\slave_reg_7_reg[7] (\slave_reg_7_reg[7] ),
        .\slave_reg_7_reg[7]_0 (\slave_reg_7_reg[7]_0 ),
        .\sprite_0_xpos_reg[7] (\sprite_0_xpos_reg[7] ),
        .\sprite_0_xpos_reg[7]_0 (\sprite_0_xpos_reg[7]_0 ),
        .\sprite_0_xpos_reg[7]_1 (\sprite_0_xpos_reg[7]_1 ),
        .\sprite_1_xpos_reg[7] (\sprite_1_xpos_reg[7] ),
        .\sprite_1_ypos_reg[4] (\sprite_1_ypos_reg[4] ),
        .\sprite_1_ypos_reg[5] (\sprite_1_ypos_reg[5] ),
        .\sprite_1_ypos_reg[6] (\sprite_1_ypos_reg[6] ),
        .\sprite_1_ypos_reg[7] (\sprite_1_ypos_reg[7] ),
        .\sprite_1_ypos_reg[7]_0 (\sprite_1_ypos_reg[7]_0 ),
        .\sprite_2_xpos_reg[7] (\sprite_2_xpos_reg[7] ),
        .\sprite_2_ypos_reg[7] (\sprite_2_ypos_reg[7] ),
        .\sprite_3_xpos_reg[7] (\sprite_3_xpos_reg[7] ),
        .\sprite_3_ypos_reg[7] (\sprite_3_ypos_reg[7] ),
        .\sprite_4_xpos_reg[7] (\sprite_4_xpos_reg[7] ),
        .\sprite_4_ypos_reg[7] (\sprite_4_ypos_reg[7] ),
        .\sprite_5_xpos_reg[7] (\sprite_5_xpos_reg[7] ),
        .\sprite_5_ypos_reg[7] (\sprite_5_ypos_reg[7] ),
        .\sprite_6_xpos_reg[7] (\sprite_6_xpos_reg[7] ),
        .\sprite_6_ypos_reg[7] (\sprite_6_ypos_reg[7] ),
        .\sprite_7_xpos_reg[7] (\sprite_7_xpos_reg[7] ),
        .\sprite_7_ypos_reg[7] (\sprite_7_ypos_reg[7] ),
        .\sprite_enabled_reg[7] (\sprite_enabled_reg[7] ),
        .\sprite_enabled_reg[7]_0 (\sprite_enabled_reg[7]_0 ),
        .\sprite_msb_x_reg[7] (\sprite_msb_x_reg[7] ),
        .\sprite_msb_x_reg[7]_0 (\sprite_msb_x_reg[7]_0 ),
        .\sprite_multi_color_0_reg[4] (\sprite_multi_color_0_reg[4] ),
        .\sprite_multi_color_0_reg[5] (\sprite_multi_color_0_reg[5] ),
        .\sprite_multi_color_0_reg[6] (\sprite_multi_color_0_reg[6] ),
        .\sprite_multi_color_0_reg[7] (\sprite_multi_color_0_reg[7] ),
        .\sprite_multi_color_0_reg[7]_0 (\sprite_multi_color_0_reg[7]_0 ),
        .\sprite_multi_color_1_reg[4] (\sprite_multi_color_1_reg[4] ),
        .\sprite_multi_color_1_reg[5] (\sprite_multi_color_1_reg[5] ),
        .\sprite_multi_color_1_reg[6] (\sprite_multi_color_1_reg[6] ),
        .\sprite_multi_color_1_reg[7] (\sprite_multi_color_1_reg[7] ),
        .\sprite_multi_color_1_reg[7]_0 (\sprite_multi_color_1_reg[7]_0 ),
        .\sprite_primary_color_0_reg[7] (\sprite_primary_color_0_reg[7] ),
        .\sprite_primary_color_1_reg[7] (\sprite_primary_color_1_reg[7] ),
        .\sprite_primary_color_1_reg[7]_0 (\sprite_primary_color_1_reg[7]_0 ),
        .\sprite_primary_color_2_reg[7] (\sprite_primary_color_2_reg[7] ),
        .\sprite_primary_color_2_reg[7]_0 (\sprite_primary_color_2_reg[7]_0 ),
        .\sprite_primary_color_2_reg[7]_1 (\sprite_primary_color_2_reg[7]_1 ),
        .\sprite_primary_color_3_reg[7] (\sprite_primary_color_3_reg[7] ),
        .\sprite_primary_color_3_reg[7]_0 (\sprite_primary_color_3_reg[7]_0 ),
        .\sprite_primary_color_4_reg[7] (\sprite_primary_color_4_reg[7] ),
        .\sprite_primary_color_4_reg[7]_0 (\sprite_primary_color_4_reg[7]_0 ),
        .\sprite_primary_color_5_reg[7] (\sprite_primary_color_5_reg[7] ),
        .\sprite_primary_color_6_reg[7] (\sprite_primary_color_6_reg[7] ),
        .\sprite_primary_color_7_reg[7] (\sprite_primary_color_7_reg[7] ),
        .\sprite_primary_color_7_reg[7]_0 (\sprite_primary_color_7_reg[7]_0 ),
        .\sprite_priority_reg[7] (\sprite_priority_reg[7] ),
        .started_status_a(started_status_a),
        .started_status_a_3(started_status_a_3),
        .started_status_b(started_status_b),
        .started_status_b_2(started_status_b_2),
        .\state_reg[0] (AXYS_reg_0_3_0_0_i_5_n_0),
        .\state_reg[0]_0 (N_i_2_n_0),
        .\state_reg[0]_1 (\state[3]_i_4_n_0 ),
        .\state_reg[0]_2 (\addr_a[13]_INST_0_i_6_n_0 ),
        .\state_reg[0]_3 (\addr_a[8]_INST_0_i_1_n_0 ),
        .\state_reg[0]_4 (\state[2]_i_5_n_0 ),
        .\state_reg[0]_5 (Z_i_5_n_0),
        .\state_reg[0]_6 (p_1_in),
        .\state_reg[0]_7 (\PC[3]_i_12_n_0 ),
        .\state_reg[1] (\cpu_data_debug[7]_INST_0_i_5_n_0 ),
        .\state_reg[1]_0 (\ABH_reg[1]_0 ),
        .\state_reg[1]_1 (\cpu_data_debug[4]_INST_0_i_2_n_0 ),
        .\state_reg[1]_2 (\state_reg[1]_0 ),
        .\state_reg[1]_3 (\cpu_data_debug[5]_INST_0_i_3_n_0 ),
        .\state_reg[1]_4 (\cpu_data_debug[2]_INST_0_i_2_n_0 ),
        .\state_reg[1]_5 (\cpu_data_debug[3]_INST_0_i_2_n_0 ),
        .\state_reg[1]_6 (\cpu_data_debug[6]_INST_0_i_2_n_0 ),
        .\state_reg[1]_7 (\cpu_data_debug[7]_INST_0_i_3_n_0 ),
        .\state_reg[1]_8 (\cpu_data_debug[0]_INST_0_i_3_n_0 ),
        .\state_reg[1]_9 (\cpu_data_debug[1]_INST_0_i_3_n_0 ),
        .\state_reg[2] (Z_i_4_n_0),
        .\state_reg[2]_0 (\state[4]_i_3_n_0 ),
        .\state_reg[2]_1 (C_i_7_n_0),
        .\state_reg[2]_2 (\PC[3]_i_13_n_0 ),
        .\state_reg[3] (D_i_2_n_0),
        .\state_reg[3]_0 (\state[2]_i_4_n_0 ),
        .\state_reg[3]_1 (Z_i_6_n_0),
        .\state_reg[4] (\addr_a[10]_INST_0_i_1_n_0 ),
        .\state_reg[4]_0 (\PC[15]_i_6_n_0 ),
        .\state_reg[4]_1 (\PC[15]_i_8_n_0 ),
        .\state_reg[4]_2 (\state[4]_i_2_n_0 ),
        .\state_reg[4]_3 (\state[3]_i_3_n_0 ),
        .\state_reg[4]_4 (\state[1]_i_3_n_0 ),
        .\state_reg[4]_5 (\cpu_data_debug[5]_INST_0_i_4_n_0 ),
        .\state_reg[4]_6 (\cpu_data_debug[5]_INST_0_i_7_n_0 ),
        .\state_reg[5] (V_i_3_n_0),
        .\state_reg[5]_0 (\addr_a[13]_INST_0_i_2_n_0 ),
        .\state_reg[5]_1 (\PC[15]_i_9_n_0 ),
        .\state_reg[5]_2 (\state[0]_i_5__2_n_0 ),
        .\state_reg[5]_3 (\cpu_data_debug[7]_INST_0_i_1_n_0 ),
        .\state_reg[5]_4 (\addr_a[7]_INST_0_i_2_n_0 ),
        .\state_reg[5]_5 (Z_i_7_n_0),
        .\state_reg[5]_6 (\PC[3]_i_11_n_0 ),
        .store_reg(store_reg_n_0),
        .v1_out(v1_out),
        .v4_out(v4_out),
        .v7_out(v7_out),
        .\v_reg[0][atk][0] (\v_reg[0][atk][0] ),
        .\v_reg[0][freq][8] (\v_reg[0][freq][8] ),
        .\v_reg[0][pw][8] (\v_reg[0][pw][8] ),
        .\v_reg[0][stn][0] (\v_reg[0][stn][0] ),
        .\v_reg[1][atk][0] (\v_reg[1][atk][0] ),
        .\v_reg[1][freq][8] (\v_reg[1][freq][8] ),
        .\v_reg[1][pw][8] (\v_reg[1][pw][8] ),
        .\v_reg[1][stn][0] (\v_reg[1][stn][0] ),
        .\v_reg[2][atk][0] (\v_reg[2][atk][0] ),
        .\v_reg[2][freq][8] (\v_reg[2][freq][8] ),
        .\v_reg[2][pw][8] (\v_reg[2][pw][8] ),
        .\v_reg[2][stn][0] (\v_reg[2][stn][0] ),
        .write_back_reg(write_back_reg_n_0),
        .\x_expand_reg[7] (\x_expand_reg[7] ),
        .\x_expand_reg[7]_0 (\x_expand_reg[7]_0 ),
        .\y_expand_reg[7] (\y_expand_reg[7] ),
        .\y_expand_reg[7]_0 (\y_expand_reg[7]_0 ));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h0000000A)) 
    AXYS_reg_0_3_0_0
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_75),
        .O(regfile[0]),
        .WCLK(clk),
        .WE(write_register));
  LUT6 #(
    .INIT(64'h3533333F3F3333BB)) 
    AXYS_reg_0_3_0_0_i_10
       (.I0(\state_reg_n_0_[4] ),
        .I1(\src_reg_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[1] ),
        .O(AXYS_reg_0_3_0_0_i_10_n_0));
  MUXF7 AXYS_reg_0_3_0_0_i_11
       (.I0(AXYS_reg_0_3_0_0_i_18_n_0),
        .I1(AXYS_reg_0_3_0_0_i_19_n_0),
        .O(AXYS_reg_0_3_0_0_i_11_n_0),
        .S(\state_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0074B800)) 
    AXYS_reg_0_3_0_0_i_12
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\src_reg_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[5] ),
        .O(AXYS_reg_0_3_0_0_i_12_n_0));
  LUT6 #(
    .INIT(64'h08FFFFFF08F30000)) 
    AXYS_reg_0_3_0_0_i_13
       (.I0(index_y_reg_n_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(AXYS_reg_0_3_0_0_i_20_n_0),
        .I5(\src_reg_reg_n_0_[0] ),
        .O(AXYS_reg_0_3_0_0_i_13_n_0));
  LUT6 #(
    .INIT(64'hAA88A088AAAAAAAA)) 
    AXYS_reg_0_3_0_0_i_14
       (.I0(AXYS_reg_0_3_0_0_i_21_n_0),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[5] ),
        .I5(\src_reg_reg_n_0_[1] ),
        .O(AXYS_reg_0_3_0_0_i_14_n_0));
  LUT6 #(
    .INIT(64'hAAAA02AA808280AA)) 
    AXYS_reg_0_3_0_0_i_15
       (.I0(\src_reg_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[5] ),
        .I5(\state_reg_n_0_[4] ),
        .O(AXYS_reg_0_3_0_0_i_15_n_0));
  LUT6 #(
    .INIT(64'h0000040000001000)) 
    AXYS_reg_0_3_0_0_i_16
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[1] ),
        .O(AXYS_reg_0_3_0_0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFF04FF0)) 
    AXYS_reg_0_3_0_0_i_17
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[5] ),
        .O(AXYS_reg_0_3_0_0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF5FF30FFF0F)) 
    AXYS_reg_0_3_0_0_i_18
       (.I0(\dst_reg_reg_n_0_[0] ),
        .I1(index_y_reg_n_0),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[5] ),
        .I5(\state_reg_n_0_[2] ),
        .O(AXYS_reg_0_3_0_0_i_18_n_0));
  LUT5 #(
    .INIT(32'hFF13EEEF)) 
    AXYS_reg_0_3_0_0_i_19
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(index_y_reg_n_0),
        .I3(\state_reg_n_0_[5] ),
        .I4(\state_reg_n_0_[3] ),
        .O(AXYS_reg_0_3_0_0_i_19_n_0));
  LUT5 #(
    .INIT(32'h8888888A)) 
    AXYS_reg_0_3_0_0_i_2
       (.I0(\state_reg_n_0_[3] ),
        .I1(AXYS_reg_0_3_0_0_i_6_n_0),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(AXYS_reg_0_3_0_0_i_7_n_0),
        .O(write_register));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h100A)) 
    AXYS_reg_0_3_0_0_i_20
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[5] ),
        .O(AXYS_reg_0_3_0_0_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF5BFFFFFF7B)) 
    AXYS_reg_0_3_0_0_i_21
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[5] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\dst_reg_reg_n_0_[1] ),
        .O(AXYS_reg_0_3_0_0_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    AXYS_reg_0_3_0_0_i_3
       (.I0(AXYS_reg_0_3_0_0_i_8_n_0),
        .O(regsel[0]));
  LUT1 #(
    .INIT(2'h1)) 
    AXYS_reg_0_3_0_0_i_4
       (.I0(AXYS_reg_0_3_0_0_i_9_n_0),
        .O(regsel[1]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    AXYS_reg_0_3_0_0_i_5
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[5] ),
        .O(AXYS_reg_0_3_0_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h08000408)) 
    AXYS_reg_0_3_0_0_i_6
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[2] ),
        .O(AXYS_reg_0_3_0_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAAAA45FF)) 
    AXYS_reg_0_3_0_0_i_7
       (.I0(\state_reg_n_0_[4] ),
        .I1(plp),
        .I2(load_reg_reg_n_0),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[5] ),
        .O(AXYS_reg_0_3_0_0_i_7_n_0));
  LUT5 #(
    .INIT(32'h0008AA08)) 
    AXYS_reg_0_3_0_0_i_8
       (.I0(AXYS_reg_0_3_0_0_i_10_n_0),
        .I1(AXYS_reg_0_3_0_0_i_11_n_0),
        .I2(AXYS_reg_0_3_0_0_i_12_n_0),
        .I3(\state_reg_n_0_[0] ),
        .I4(AXYS_reg_0_3_0_0_i_13_n_0),
        .O(AXYS_reg_0_3_0_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h0003030302020202)) 
    AXYS_reg_0_3_0_0_i_9
       (.I0(AXYS_reg_0_3_0_0_i_14_n_0),
        .I1(AXYS_reg_0_3_0_0_i_15_n_0),
        .I2(AXYS_reg_0_3_0_0_i_16_n_0),
        .I3(AXYS_reg_0_3_0_0_i_17_n_0),
        .I4(\src_reg_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(AXYS_reg_0_3_0_0_i_9_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000009)) 
    AXYS_reg_0_3_1_1
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_74),
        .O(regfile[1]),
        .WCLK(clk),
        .WE(write_register));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h0000000D)) 
    AXYS_reg_0_3_2_2
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_73),
        .O(regfile[2]),
        .WCLK(clk),
        .WE(write_register));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000004)) 
    AXYS_reg_0_3_3_3
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_72),
        .O(regfile[3]),
        .WCLK(clk),
        .WE(write_register));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000009)) 
    AXYS_reg_0_3_4_4
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_71),
        .O(regfile[4]),
        .WCLK(clk),
        .WE(write_register));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h0000000E)) 
    AXYS_reg_0_3_5_5
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_70),
        .O(regfile[5]),
        .WCLK(clk),
        .WE(write_register));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    AXYS_reg_0_3_6_6
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_69),
        .O(regfile[6]),
        .WCLK(clk),
        .WE(write_register));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    AXYS_reg_0_3_7_7
       (.A0(regsel[0]),
        .A1(regsel[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(ALU_n_68),
        .O(regfile[7]),
        .WCLK(clk),
        .WE(write_register));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    C_i_3
       (.I0(sec),
        .I1(clc),
        .I2(plp),
        .I3(C_i_6_n_0),
        .I4(p_1_in),
        .I5(write_back_reg_n_0),
        .O(C_i_3_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    C_i_4
       (.I0(C_i_7_n_0),
        .I1(shift_reg_n_0),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[1] ),
        .O(C_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    C_i_6
       (.I0(compare_reg_n_0),
        .I1(adc_sbc_reg_n_0),
        .I2(shift_reg_n_0),
        .O(C_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    C_i_7
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[5] ),
        .O(C_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    C_reg
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_0),
        .Q(P[0]),
        .R(1'b0));
  FDRE \DIHOLD_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(c_data_debug[7]),
        .Q(DIHOLD),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    D_i_2
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[2] ),
        .O(D_i_2_n_0));
  LUT6 #(
    .INIT(64'h2222222088888888)) 
    D_i_4
       (.I0(D_i_5_n_0),
        .I1(\state_reg_n_0_[5] ),
        .I2(plp),
        .I3(cld),
        .I4(sed),
        .I5(\state_reg_n_0_[3] ),
        .O(D0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00044000)) 
    D_i_5
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[3] ),
        .O(D_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    D_reg
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_76),
        .Q(P[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \IRHOLD[7]_i_1 
       (.I0(IRHOLD_valid0),
        .I1(SS),
        .I2(reset_cpu),
        .O(IRHOLD__0));
  LUT6 #(
    .INIT(64'h0000008001000000)) 
    \IRHOLD[7]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[5] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[2] ),
        .O(IRHOLD_valid0));
  FDRE \IRHOLD_reg[0] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[0]),
        .Q(adc_bcd_reg_0),
        .R(1'b0));
  FDRE \IRHOLD_reg[1] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[1]),
        .Q(IRHOLD[1]),
        .R(1'b0));
  FDRE \IRHOLD_reg[2] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[2]),
        .Q(IRHOLD[2]),
        .R(1'b0));
  FDRE \IRHOLD_reg[3] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[3]),
        .Q(IRHOLD[3]),
        .R(1'b0));
  FDRE \IRHOLD_reg[4] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[4]),
        .Q(IRHOLD[4]),
        .R(1'b0));
  FDRE \IRHOLD_reg[5] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[5]),
        .Q(IRHOLD[5]),
        .R(1'b0));
  FDRE \IRHOLD_reg[6] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[6]),
        .Q(IRHOLD[6]),
        .R(1'b0));
  FDRE \IRHOLD_reg[7] 
       (.C(clk),
        .CE(IRHOLD__0),
        .D(c_data_debug[7]),
        .Q(IRHOLD[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000F2)) 
    IRHOLD_valid_i_1
       (.I0(IRHOLD_valid),
        .I1(p_1_in),
        .I2(IRHOLD_valid0),
        .I3(SS),
        .I4(reset_cpu),
        .O(IRHOLD_valid_i_1_n_0));
  FDRE IRHOLD_valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(IRHOLD_valid_i_1_n_0),
        .Q(IRHOLD_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000022800280)) 
    I_i_5
       (.I0(I_i_7_n_0),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(plp),
        .I5(\state_reg_n_0_[4] ),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'h3300FF0000FE0000)) 
    I_i_7
       (.I0(sei),
        .I1(\state_reg_n_0_[3] ),
        .I2(cli),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[0] ),
        .O(I_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    I_reg
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_2),
        .Q(I_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000040000040)) 
    N_i_2
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[5] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[4] ),
        .O(N_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    N_i_3
       (.I0(bit_ins_reg_n_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(ALU_n_124),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[5] ),
        .O(N_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    N_reg
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_77),
        .Q(P[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0066001030001000)) 
    \PC[15]_i_6 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\PC[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0001010001000000)) 
    \PC[15]_i_8 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\PC[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \PC[15]_i_9 
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PC[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000F1005050A0)) 
    \PC[3]_i_11 
       (.I0(\state_reg_n_0_[5] ),
        .I1(I_reg_2),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[2] ),
        .O(\PC[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[3]_i_12 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[5] ),
        .O(\PC[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PC[3]_i_13 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\PC[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \PC[3]_i_15 
       (.I0(data7[1]),
        .I1(I_reg_2),
        .I2(PC[1]),
        .O(\PC[3]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[3]_i_7 
       (.I0(data7[0]),
        .I1(I_reg_2),
        .I2(PC[0]),
        .O(\PC[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[3]_i_8 
       (.I0(data7[3]),
        .I1(I_reg_2),
        .I2(PC[3]),
        .O(\PC[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PC[3]_i_9 
       (.I0(data7[2]),
        .I1(I_reg_2),
        .I2(PC[2]),
        .O(\PC[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \PC[7]_i_6 
       (.I0(data7[7]),
        .I1(I_reg_2),
        .I2(PC[7]),
        .O(\PC[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \PC[7]_i_7 
       (.I0(data7[6]),
        .I1(I_reg_2),
        .I2(PC[6]),
        .O(\PC[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \PC[7]_i_8 
       (.I0(data7[5]),
        .I1(I_reg_2),
        .I2(PC[5]),
        .O(\PC[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \PC[7]_i_9 
       (.I0(data7[4]),
        .I1(I_reg_2),
        .I2(PC[4]),
        .O(\PC[7]_i_9_n_0 ));
  FDRE \PC_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_170),
        .Q(PC[0]),
        .R(1'b0));
  FDRE \PC_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_176),
        .Q(PC[10]),
        .R(1'b0));
  FDRE \PC_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_175),
        .Q(PC[11]),
        .R(1'b0));
  FDRE \PC_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_182),
        .Q(PC[12]),
        .R(1'b0));
  FDRE \PC_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_181),
        .Q(PC[13]),
        .R(1'b0));
  FDRE \PC_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_180),
        .Q(PC[14]),
        .R(1'b0));
  FDRE \PC_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_179),
        .Q(PC[15]),
        .R(1'b0));
  FDRE \PC_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_169),
        .Q(PC[1]),
        .R(1'b0));
  FDRE \PC_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_168),
        .Q(PC[2]),
        .R(1'b0));
  FDRE \PC_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_167),
        .Q(PC[3]),
        .R(1'b0));
  FDRE \PC_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_174),
        .Q(PC[4]),
        .R(1'b0));
  FDRE \PC_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_173),
        .Q(PC[5]),
        .R(1'b0));
  FDRE \PC_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_172),
        .Q(PC[6]),
        .R(1'b0));
  FDRE \PC_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_171),
        .Q(PC[7]),
        .R(1'b0));
  FDRE \PC_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_178),
        .Q(PC[8]),
        .R(1'b0));
  FDRE \PC_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_177),
        .Q(PC[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    V_i_3
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[1] ),
        .O(V_i_3_n_0));
  LUT6 #(
    .INIT(64'h00AA00A8AA00AA00)) 
    V_i_4
       (.I0(D_i_5_n_0),
        .I1(clv),
        .I2(plp),
        .I3(\state_reg_n_0_[5] ),
        .I4(adc_sbc_reg_n_0),
        .I5(\state_reg_n_0_[3] ),
        .O(V_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    V_reg
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_3),
        .Q(P[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    Z_i_10
       (.I0(plp),
        .I1(\state_reg_n_0_[5] ),
        .O(Z_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000FBBBFBFB)) 
    Z_i_3
       (.I0(compare_reg_n_0),
        .I1(Z_i_10_n_0),
        .I2(load_reg_reg_n_0),
        .I3(AXYS_reg_0_3_0_0_i_8_n_0),
        .I4(AXYS_reg_0_3_0_0_i_9_n_0),
        .I5(Z_i_4_n_0),
        .O(Z_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFF7F7FFFFFDFFFF)) 
    Z_i_4
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[1] ),
        .O(Z_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    Z_i_5
       (.I0(ram_reg_1_1),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[3] ),
        .O(Z_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Z_i_6
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[0] ),
        .O(Z_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Z_i_7
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[4] ),
        .O(Z_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Z_reg
       (.C(clk),
        .CE(1'b1),
        .D(ALU_n_1),
        .Q(P[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C000000AAAAAAAA)) 
    adc_bcd_i_1
       (.I0(adc_bcd_reg_n_0),
        .I1(P[3]),
        .I2(load_only_reg_0),
        .I3(IRHOLD_valid_reg_0),
        .I4(adc_bcd_i_2_n_0),
        .I5(adc_sbc0),
        .O(adc_bcd_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h04)) 
    adc_bcd_i_2
       (.I0(write_back_reg_1),
        .I1(\cond_code_reg[0]_0 ),
        .I2(IR),
        .O(adc_bcd_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    adc_bcd_i_3
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[5] ),
        .I4(\state_reg_n_0_[4] ),
        .O(adc_sbc0));
  FDRE adc_bcd_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_bcd_i_1_n_0),
        .Q(adc_bcd_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222222E222222)) 
    adc_sbc_i_1
       (.I0(adc_sbc_reg_n_0),
        .I1(adc_sbc0),
        .I2(load_only_reg_0),
        .I3(IRHOLD_valid_reg_0),
        .I4(\cond_code_reg[0]_0 ),
        .I5(write_back_reg_1),
        .O(adc_sbc_i_1_n_0));
  FDRE adc_sbc_reg
       (.C(clk),
        .CE(1'b1),
        .D(adc_sbc_i_1_n_0),
        .Q(adc_sbc_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h45CE56BF550754DA)) 
    \addr_a[10]_INST_0_i_1 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[5] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\addr_a[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_a[11]_INST_0_i_2 
       (.I0(PC[11]),
        .I1(\addr_a[10]_INST_0_i_1_n_0 ),
        .O(\addr_a[11]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_a[12]_INST_0_i_1 
       (.I0(PC[12]),
        .I1(\addr_a[10]_INST_0_i_1_n_0 ),
        .O(\addr_a[12]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_a[13]_INST_0_i_1 
       (.I0(PC[13]),
        .I1(\addr_a[10]_INST_0_i_1_n_0 ),
        .O(\addr_a[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDFFF9FEFEDDD9FF)) 
    \addr_a[13]_INST_0_i_2 
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\addr_a[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEE5EDDFF6FEF56B)) 
    \addr_a[13]_INST_0_i_4 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[5] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\ABH_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0150083E02210EC6)) 
    \addr_a[13]_INST_0_i_6 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\addr_a[13]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_a[14]_INST_0_i_2 
       (.I0(PC[14]),
        .I1(\addr_a[10]_INST_0_i_1_n_0 ),
        .O(\addr_a[14]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \addr_a[15]_INST_0_i_2 
       (.I0(PC[15]),
        .I1(\addr_a[10]_INST_0_i_1_n_0 ),
        .O(\addr_a[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8D9EDD9BFDEDFD7B)) 
    \addr_a[7]_INST_0_i_2 
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\addr_a[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0110001800010884)) 
    \addr_a[8]_INST_0_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\addr_a[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44CCF030)) 
    \addr_a[8]_INST_0_i_2 
       (.I0(ram_reg_1_0),
        .I1(\ABH_reg[1]_0 ),
        .I2(data7[8]),
        .I3(\addr_a[7]_INST_0_i_2_n_0 ),
        .I4(\addr_a[13]_INST_0_i_2_n_0 ),
        .O(\addr_a[8]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h337DFFFF)) 
    \addr_a[9]_INST_0_i_2 
       (.I0(data7[9]),
        .I1(\addr_a[7]_INST_0_i_2_n_0 ),
        .I2(\ABH_reg[1]_0 ),
        .I3(\addr_a[13]_INST_0_i_2_n_0 ),
        .I4(\addr_a[10]_INST_0_i_1_n_0 ),
        .O(\addr_a[9]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adj_bcd_i_1
       (.I0(P[3]),
        .I1(adc_sbc_reg_n_0),
        .O(adj_bcd0));
  FDRE adj_bcd_reg
       (.C(clk),
        .CE(1'b1),
        .D(adj_bcd0),
        .Q(adj_bcd),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0CAA00AA00AA00AA)) 
    bit_ins_i_1
       (.I0(bit_ins_reg_n_0),
        .I1(bit_ins_i_2_n_0),
        .I2(IRHOLD_valid_reg_0),
        .I3(p_1_in),
        .I4(bit_ins_i_3_n_0),
        .I5(bit_ins_i_4_n_0),
        .O(bit_ins_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    bit_ins_i_2
       (.I0(write_back_reg_0),
        .I1(load_only_reg_0),
        .O(bit_ins_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h1)) 
    bit_ins_i_3
       (.I0(IR),
        .I1(index_y_reg_0),
        .O(bit_ins_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bit_ins_i_4
       (.I0(\cond_code_reg[0]_0 ),
        .I1(write_back_reg_1),
        .O(bit_ins_i_4_n_0));
  FDRE bit_ins_reg
       (.C(clk),
        .CE(1'b1),
        .D(bit_ins_i_1_n_0),
        .Q(bit_ins_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h08)) 
    clc_i_1
       (.I0(plp_i_2_n_0),
        .I1(index_y_reg_0),
        .I2(\cond_code_reg[0]_0 ),
        .O(clc_i_1_n_0));
  FDRE clc_reg
       (.C(clk),
        .CE(p_1_in),
        .D(clc_i_1_n_0),
        .Q(clc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    cld_i_1
       (.I0(\cond_code_reg[0]_0 ),
        .I1(IR),
        .I2(cli_i_3_n_0),
        .I3(cli_i_2_n_0),
        .I4(write_back_reg_1),
        .I5(IRHOLD_valid_reg_0),
        .O(cld_i_1_n_0));
  FDRE cld_reg
       (.C(clk),
        .CE(p_1_in),
        .D(cld_i_1_n_0),
        .Q(cld),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    cli_i_1
       (.I0(\cond_code_reg[0]_0 ),
        .I1(IRHOLD_valid_reg_0),
        .I2(write_back_reg_1),
        .I3(cli_i_2_n_0),
        .I4(IR),
        .I5(cli_i_3_n_0),
        .O(cli_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cli_i_2
       (.I0(\src_reg[1]_i_5_n_0 ),
        .I1(write_back_reg_0),
        .O(cli_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    cli_i_3
       (.I0(index_y_reg_0),
        .I1(load_only_reg_0),
        .O(cli_i_3_n_0));
  FDRE cli_reg
       (.C(clk),
        .CE(p_1_in),
        .D(cli_i_1_n_0),
        .Q(cli),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    clv_i_1
       (.I0(clv_i_2_n_0),
        .I1(\cond_code_reg[0]_0 ),
        .I2(index_y_reg_0),
        .I3(IR),
        .I4(load_only_reg_0),
        .O(clv_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h02)) 
    clv_i_2
       (.I0(cli_i_2_n_0),
        .I1(write_back_reg_1),
        .I2(IRHOLD_valid_reg_0),
        .O(clv_i_2_n_0));
  FDRE clv_reg
       (.C(clk),
        .CE(p_1_in),
        .D(clv_i_1_n_0),
        .Q(clv),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0A3A0A0A0A0A0A)) 
    compare_i_1
       (.I0(compare_reg_n_0),
        .I1(write_back_reg_1),
        .I2(p_1_in),
        .I3(IR),
        .I4(load_only_reg_0),
        .I5(compare_i_2_n_0),
        .O(compare_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0F11)) 
    compare_i_2
       (.I0(cli_i_2_n_0),
        .I1(index_y_reg_0),
        .I2(\cond_code_reg[0]_0 ),
        .I3(IRHOLD_valid_reg_0),
        .O(compare_i_2_n_0));
  FDRE compare_reg
       (.C(clk),
        .CE(1'b1),
        .D(compare_i_1_n_0),
        .Q(compare_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00D1)) 
    \cond_code[0]_i_1 
       (.I0(ram_reg_1_5),
        .I1(IRHOLD_valid),
        .I2(IRHOLD[5]),
        .I3(I_reg_2),
        .O(\cond_code_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h00D1)) 
    \cond_code[2]_i_1 
       (.I0(ram_reg_1_7),
        .I1(IRHOLD_valid),
        .I2(IRHOLD[7]),
        .I3(I_reg_2),
        .O(IR));
  FDRE \cond_code_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cond_code_reg[0]_0 ),
        .Q(cond_code[0]),
        .R(1'b0));
  FDRE \cond_code_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(I_reg_1),
        .Q(cond_code[1]),
        .R(1'b0));
  FDRE \cond_code_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(IR),
        .Q(cond_code[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h02010000F7FBFFFF)) 
    \cpu_data_debug[0]_INST_0_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(PC[0]),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\cpu_data_debug[7]_INST_0_i_6_n_0 ),
        .I5(regfile[0]),
        .O(\cpu_data_debug[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h02010000F7FBFFFF)) 
    \cpu_data_debug[1]_INST_0_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(PC[1]),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\cpu_data_debug[7]_INST_0_i_6_n_0 ),
        .I5(regfile[1]),
        .O(\cpu_data_debug[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFDFEFFFF08040000)) 
    \cpu_data_debug[2]_INST_0_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(PC[2]),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\cpu_data_debug[7]_INST_0_i_6_n_0 ),
        .I5(regfile[2]),
        .O(\cpu_data_debug[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFEFFFF08040000)) 
    \cpu_data_debug[3]_INST_0_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(PC[3]),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\cpu_data_debug[7]_INST_0_i_6_n_0 ),
        .I5(regfile[3]),
        .O(\cpu_data_debug[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02010000F7FBFFFF)) 
    \cpu_data_debug[4]_INST_0_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(PC[4]),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\cpu_data_debug[7]_INST_0_i_6_n_0 ),
        .I5(regfile[4]),
        .O(\cpu_data_debug[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \cpu_data_debug[5]_INST_0_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[4] ),
        .O(\cpu_data_debug[5]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h31)) 
    \cpu_data_debug[5]_INST_0_i_4 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\cpu_data_debug[5]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hE2E2FFE2)) 
    \cpu_data_debug[5]_INST_0_i_5 
       (.I0(PC[13]),
        .I1(\state_reg_n_0_[0] ),
        .I2(PC[5]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[4] ),
        .O(\cpu_data_debug[5]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cpu_data_debug[5]_INST_0_i_7 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\cpu_data_debug[5]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFDFEFFFF08040000)) 
    \cpu_data_debug[6]_INST_0_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(PC[6]),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\cpu_data_debug[7]_INST_0_i_6_n_0 ),
        .I5(regfile[6]),
        .O(\cpu_data_debug[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFBFFFAF7)) 
    \cpu_data_debug[7]_INST_0_i_1 
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[2] ),
        .O(\cpu_data_debug[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFEFFFF08040000)) 
    \cpu_data_debug[7]_INST_0_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(PC[7]),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\cpu_data_debug[7]_INST_0_i_6_n_0 ),
        .I5(regfile[7]),
        .O(\cpu_data_debug[7]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \cpu_data_debug[7]_INST_0_i_5 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[4] ),
        .I2(\state_reg_n_0_[3] ),
        .O(\cpu_data_debug[7]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_data_debug[7]_INST_0_i_6 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[2] ),
        .O(\cpu_data_debug[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88A8888888888888)) 
    \dst_reg[0]_i_1 
       (.I0(\dst_reg[0]_i_2_n_0 ),
        .I1(IRHOLD_valid_reg_6),
        .I2(cli_i_2_n_0),
        .I3(\cond_code_reg[0]_0 ),
        .I4(index_y_reg_0),
        .I5(\dst_reg[0]_i_4_n_0 ),
        .O(dst_reg[0]));
  LUT6 #(
    .INIT(64'hEEFFAABAAAAAAABA)) 
    \dst_reg[0]_i_2 
       (.I0(write_back_reg_1),
        .I1(write_back_reg_0),
        .I2(\src_reg[1]_i_5_n_0 ),
        .I3(index_y_reg_0),
        .I4(\cond_code_reg[0]_0 ),
        .I5(write_back_i_2_n_0),
        .O(\dst_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \dst_reg[0]_i_4 
       (.I0(load_only_reg_0),
        .I1(IRHOLD_valid_reg_0),
        .I2(IR),
        .O(\dst_reg[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dst_reg[1]_i_1 
       (.I0(IRHOLD_valid_reg_0),
        .I1(IR),
        .I2(\dst_reg[1]_i_2_n_0 ),
        .O(dst_reg[1]));
  LUT6 #(
    .INIT(64'h000000AAFFBFFFBB)) 
    \dst_reg[1]_i_2 
       (.I0(index_y_reg_0),
        .I1(\src_reg[1]_i_5_n_0 ),
        .I2(IRHOLD_valid_reg_4),
        .I3(write_back_reg_0),
        .I4(write_back_reg_1),
        .I5(\src_reg[0]_i_3_n_0 ),
        .O(\dst_reg[1]_i_2_n_0 ));
  FDRE \dst_reg_reg[0] 
       (.C(clk),
        .CE(p_1_in),
        .D(dst_reg[0]),
        .Q(\dst_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dst_reg_reg[1] 
       (.C(clk),
        .CE(p_1_in),
        .D(dst_reg[1]),
        .Q(\dst_reg_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0ACA0A0A0A0A0A0A)) 
    inc_i_1
       (.I0(inc_reg_n_0),
        .I1(IR),
        .I2(p_1_in),
        .I3(IRHOLD_valid_reg_0),
        .I4(I_reg_1),
        .I5(inc_i_2_n_0),
        .O(inc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8830)) 
    inc_i_2
       (.I0(\cond_code_reg[0]_0 ),
        .I1(write_back_reg_1),
        .I2(\op[2]_i_5_n_0 ),
        .I3(write_back_reg_0),
        .O(inc_i_2_n_0));
  FDRE inc_reg
       (.C(clk),
        .CE(1'b1),
        .D(inc_i_1_n_0),
        .Q(inc_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E2E2E2222222222)) 
    index_y_i_1
       (.I0(index_y_reg_n_0),
        .I1(p_1_in),
        .I2(IRHOLD_valid_reg_1),
        .I3(\src_reg[1]_i_5_n_0 ),
        .I4(index_y_reg_0),
        .I5(index_y_i_3_n_0),
        .O(index_y_i_1_n_0));
  LUT6 #(
    .INIT(64'h0C00555500005555)) 
    index_y_i_3
       (.I0(write_back_reg_0),
        .I1(load_only_reg_0),
        .I2(IRHOLD_valid_reg_0),
        .I3(IR),
        .I4(write_back_reg_1),
        .I5(index_y_reg_0),
        .O(index_y_i_3_n_0));
  FDRE index_y_reg
       (.C(clk),
        .CE(1'b1),
        .D(index_y_i_1_n_0),
        .Q(index_y_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    load_only_i_1
       (.I0(load_only_reg_n_0),
        .I1(load_only_reg_0),
        .I2(IR),
        .I3(\cond_code_reg[0]_0 ),
        .I4(p_1_in),
        .O(load_only_i_1_n_0));
  FDRE load_only_reg
       (.C(clk),
        .CE(1'b1),
        .D(load_only_i_1_n_0),
        .Q(load_only_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF3330AAAAAAAA)) 
    load_reg_i_1
       (.I0(load_reg_reg_n_0),
        .I1(load_reg_i_2_n_0),
        .I2(IRHOLD_valid_reg_2),
        .I3(\dst_reg[0]_i_4_n_0 ),
        .I4(load_reg_i_4_n_0),
        .I5(p_1_in),
        .O(load_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h3F3F3F3F0880FFFF)) 
    load_reg_i_2
       (.I0(IR),
        .I1(\cond_code_reg[0]_0 ),
        .I2(index_y_reg_0),
        .I3(write_back_reg_1),
        .I4(\src_reg[1]_i_5_n_0 ),
        .I5(write_back_reg_0),
        .O(load_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0F2200000F000F00)) 
    load_reg_i_4
       (.I0(load_only_reg_0),
        .I1(index_y_reg_0),
        .I2(write_back_reg_1),
        .I3(IRHOLD_valid_reg_0),
        .I4(\cond_code_reg[0]_0 ),
        .I5(IR),
        .O(load_reg_i_4_n_0));
  FDRE load_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(load_reg_i_1_n_0),
        .Q(load_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \op[0]_i_1 
       (.I0(IRHOLD_valid_reg_0),
        .I1(write_back_reg_1),
        .I2(\cond_code_reg[0]_0 ),
        .I3(IR),
        .O(op[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFFDFD)) 
    \op[1]_i_1 
       (.I0(\op[3]_i_4_n_0 ),
        .I1(index_y_reg_0),
        .I2(write_back_reg_1),
        .I3(load_only_reg_0),
        .I4(IRHOLD_valid_reg_0),
        .I5(\op[1]_i_3_n_0 ),
        .O(op[1]));
  LUT3 #(
    .INIT(8'h5C)) 
    \op[1]_i_2 
       (.I0(IRHOLD[6]),
        .I1(ram_reg_1_6),
        .I2(IRHOLD_valid),
        .O(load_only_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \op[1]_i_3 
       (.I0(IR),
        .I1(\cond_code_reg[0]_0 ),
        .I2(I_reg_1),
        .O(\op[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0044333333733033)) 
    \op[2]_i_2 
       (.I0(index_y_reg_0),
        .I1(\op[2]_i_4_n_0 ),
        .I2(I_reg_2),
        .I3(\cond_code_reg[0]_0 ),
        .I4(IR),
        .I5(load_only_reg_0),
        .O(\op[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0044004444444044)) 
    \op[2]_i_3 
       (.I0(IRHOLD_valid_reg_0),
        .I1(I_reg_1),
        .I2(write_back_reg_0),
        .I3(IR),
        .I4(\op[2]_i_5_n_0 ),
        .I5(\cond_code_reg[0]_0 ),
        .O(\op[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5455545554555454)) 
    \op[2]_i_4 
       (.I0(IRHOLD_valid_reg_0),
        .I1(index_y_reg_0),
        .I2(\op[2]_i_6_n_0 ),
        .I3(write_back_reg_0),
        .I4(\src_reg[0]_i_3_n_0 ),
        .I5(\src_reg[1]_i_5_n_0 ),
        .O(\op[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \op[2]_i_5 
       (.I0(\src_reg[1]_i_5_n_0 ),
        .I1(index_y_reg_0),
        .O(\op[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \op[2]_i_6 
       (.I0(IR),
        .I1(\cond_code_reg[0]_0 ),
        .O(\op[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \op[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[1] ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h000000000F0F00F4)) 
    \op[3]_i_2 
       (.I0(index_y_reg_0),
        .I1(\op[3]_i_4_n_0 ),
        .I2(IRHOLD_valid_reg_0),
        .I3(IRHOLD_valid_reg_3),
        .I4(write_back_reg_1),
        .I5(IR),
        .O(op[3]));
  LUT4 #(
    .INIT(16'h00D1)) 
    \op[3]_i_3 
       (.I0(ram_reg_1_4_0),
        .I1(IRHOLD_valid),
        .I2(IRHOLD[4]),
        .I3(I_reg_2),
        .O(index_y_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op[3]_i_4 
       (.I0(write_back_reg_0),
        .I1(\cond_code_reg[0]_0 ),
        .O(\op[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00D1)) 
    \op[3]_i_7 
       (.I0(ram_reg_1_1),
        .I1(IRHOLD_valid),
        .I2(IRHOLD[1]),
        .I3(I_reg_2),
        .O(write_back_reg_1));
  FDRE \op_reg[0] 
       (.C(clk),
        .CE(p_1_in),
        .D(op[0]),
        .Q(\op_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \op_reg[1] 
       (.C(clk),
        .CE(p_1_in),
        .D(op[1]),
        .Q(\op_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \op_reg[2] 
       (.C(clk),
        .CE(p_1_in),
        .D(op[2]),
        .Q(\op_reg_n_0_[2] ),
        .R(1'b0));
  MUXF7 \op_reg[2]_i_1 
       (.I0(\op[2]_i_2_n_0 ),
        .I1(\op[2]_i_3_n_0 ),
        .O(op[2]),
        .S(write_back_reg_1));
  FDRE \op_reg[3] 
       (.C(clk),
        .CE(p_1_in),
        .D(op[3]),
        .Q(\op_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h04)) 
    php_i_1
       (.I0(\cond_code_reg[0]_0 ),
        .I1(plp_i_2_n_0),
        .I2(index_y_reg_0),
        .O(php_i_1_n_0));
  FDRE php_reg
       (.C(clk),
        .CE(p_1_in),
        .D(php_i_1_n_0),
        .Q(php),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h08)) 
    plp_i_1
       (.I0(\cond_code_reg[0]_0 ),
        .I1(plp_i_2_n_0),
        .I2(index_y_reg_0),
        .O(plp_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    plp_i_2
       (.I0(IR),
        .I1(cli_i_2_n_0),
        .I2(write_back_reg_1),
        .I3(IRHOLD_valid_reg_0),
        .I4(I_reg_1),
        .O(plp_i_2_n_0));
  FDRE plp_reg
       (.C(clk),
        .CE(p_1_in),
        .D(plp_i_1_n_0),
        .Q(plp),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_1_7_i_4
       (.I0(\clk_div_counter_cycle_reg[1] [0]),
        .I1(\clk_div_counter_cycle_reg[1] [1]),
        .I2(we_debug_INST_0_i_1_n_0),
        .O(ram_reg_1_7_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    res_i_1
       (.I0(p_1_in),
        .I1(res_reg_n_0),
        .I2(SS),
        .I3(reset_cpu),
        .O(res_i_1_n_0));
  FDRE res_reg
       (.C(clk),
        .CE(1'b1),
        .D(res_i_1_n_0),
        .Q(res_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h444444444444F444)) 
    rotate_i_1
       (.I0(p_1_in),
        .I1(rotate_reg_n_0),
        .I2(\cond_code_reg[0]_0 ),
        .I3(rotate_i_2_n_0),
        .I4(shift_i_2_n_0),
        .I5(IR),
        .O(rotate_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h08)) 
    rotate_i_2
       (.I0(write_back_reg_1),
        .I1(p_1_in),
        .I2(IRHOLD_valid_reg_0),
        .O(rotate_i_2_n_0));
  FDRE rotate_reg
       (.C(clk),
        .CE(1'b1),
        .D(rotate_i_1_n_0),
        .Q(rotate_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF57)) 
    runmode_i_2
       (.I0(\reg_1_6510_reg[2] [2]),
        .I1(\reg_1_6510_reg[2] [0]),
        .I2(\reg_1_6510_reg[2] [1]),
        .I3(ram_reg_1_7_i_4_n_0),
        .O(runmode_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sec_i_1
       (.I0(index_y_reg_0),
        .I1(\cond_code_reg[0]_0 ),
        .I2(plp_i_2_n_0),
        .O(sec_i_1_n_0));
  FDRE sec_reg
       (.C(clk),
        .CE(p_1_in),
        .D(sec_i_1_n_0),
        .Q(sec),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sed_i_1
       (.I0(\cond_code_reg[0]_0 ),
        .I1(IR),
        .I2(cli_i_3_n_0),
        .I3(cli_i_2_n_0),
        .I4(write_back_reg_1),
        .I5(IRHOLD_valid_reg_0),
        .O(sed_i_1_n_0));
  FDRE sed_reg
       (.C(clk),
        .CE(p_1_in),
        .D(sed_i_1_n_0),
        .Q(sed),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    sei_i_1
       (.I0(\cond_code_reg[0]_0 ),
        .I1(IRHOLD_valid_reg_0),
        .I2(write_back_reg_1),
        .I3(cli_i_2_n_0),
        .I4(IR),
        .I5(cli_i_3_n_0),
        .O(sei_i_1_n_0));
  FDRE sei_reg
       (.C(clk),
        .CE(p_1_in),
        .D(sei_i_1_n_0),
        .Q(sei),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAA0300AAAA)) 
    shift_i_1
       (.I0(shift_reg_n_0),
        .I1(IR),
        .I2(shift_i_2_n_0),
        .I3(write_back_reg_1),
        .I4(p_1_in),
        .I5(IRHOLD_valid_reg_0),
        .O(shift_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h1)) 
    shift_i_2
       (.I0(write_back_reg_0),
        .I1(\src_reg[1]_i_5_n_0 ),
        .O(shift_i_2_n_0));
  FDRE shift_reg
       (.C(clk),
        .CE(1'b1),
        .D(shift_i_1_n_0),
        .Q(shift_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAA3000AAAA)) 
    shift_right_i_1
       (.I0(shift_right_reg_n_0),
        .I1(IR),
        .I2(I_reg_1),
        .I3(write_back_reg_1),
        .I4(p_1_in),
        .I5(IRHOLD_valid_reg_0),
        .O(shift_right_i_1_n_0));
  FDRE shift_right_reg
       (.C(clk),
        .CE(1'b1),
        .D(shift_right_i_1_n_0),
        .Q(shift_right_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \src_reg[0]_i_1 
       (.I0(\src_reg[1]_i_2_n_0 ),
        .I1(\src_reg[0]_i_2_n_0 ),
        .I2(index_y_reg_0),
        .I3(write_back_reg_1),
        .I4(\src_reg[0]_i_3_n_0 ),
        .I5(cli_i_2_n_0),
        .O(src_reg[0]));
  LUT6 #(
    .INIT(64'h0000000005000507)) 
    \src_reg[0]_i_2 
       (.I0(shift_i_2_n_0),
        .I1(I_reg_2),
        .I2(\cond_code_reg[0]_0 ),
        .I3(load_only_reg_0),
        .I4(index_y_reg_0),
        .I5(write_back_reg_1),
        .O(\src_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \src_reg[0]_i_3 
       (.I0(load_only_reg_0),
        .I1(\cond_code_reg[0]_0 ),
        .O(\src_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888A88888888)) 
    \src_reg[1]_i_1 
       (.I0(\src_reg[1]_i_2_n_0 ),
        .I1(\src_reg[1]_i_3_n_0 ),
        .I2(\cond_code_reg[0]_0 ),
        .I3(write_back_reg_0),
        .I4(cli_i_3_n_0),
        .I5(\src_reg[1]_i_5_n_0 ),
        .O(src_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \src_reg[1]_i_2 
       (.I0(IR),
        .I1(IRHOLD_valid_reg_0),
        .O(\src_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444440000000F)) 
    \src_reg[1]_i_3 
       (.I0(\cond_code_reg[0]_0 ),
        .I1(write_back_reg_0),
        .I2(index_y_reg_0),
        .I3(write_back_reg_1),
        .I4(I_reg_2),
        .I5(load_only_reg_0),
        .O(\src_reg[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00D1)) 
    \src_reg[1]_i_4 
       (.I0(ram_reg_1_2),
        .I1(IRHOLD_valid),
        .I2(IRHOLD[2]),
        .I3(I_reg_2),
        .O(write_back_reg_0));
  LUT4 #(
    .INIT(16'h00D1)) 
    \src_reg[1]_i_5 
       (.I0(ram_reg_1_3),
        .I1(IRHOLD_valid),
        .I2(IRHOLD[3]),
        .I3(I_reg_2),
        .O(\src_reg[1]_i_5_n_0 ));
  FDRE \src_reg_reg[0] 
       (.C(clk),
        .CE(p_1_in),
        .D(src_reg[0]),
        .Q(\src_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \src_reg_reg[1] 
       (.C(clk),
        .CE(p_1_in),
        .D(src_reg[1]),
        .Q(\src_reg_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FBBBFBFB)) 
    \state[0]_i_2__2 
       (.I0(\src_reg[1]_i_5_n_0 ),
        .I1(IRHOLD_valid_reg_1),
        .I2(bit_ins_i_3_n_0),
        .I3(\cond_code_reg[0]_0 ),
        .I4(I_reg_1),
        .I5(\state[0]_i_6__2_n_0 ),
        .O(\state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBFFBFA220A020)) 
    \state[0]_i_5__2 
       (.I0(\state_reg_n_0_[5] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[4] ),
        .O(\state[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0FFF0F0F1F0F)) 
    \state[0]_i_6__2 
       (.I0(\state[0]_i_9__2_n_0 ),
        .I1(write_back_reg_1),
        .I2(\PC[3]_i_13_n_0 ),
        .I3(\src_reg[1]_i_5_n_0 ),
        .I4(index_y_reg_0),
        .I5(write_back_reg_0),
        .O(\state[0]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \state[0]_i_9__2 
       (.I0(IRHOLD_valid_reg_0),
        .I1(\cond_code_reg[0]_0 ),
        .I2(IR),
        .O(\state[0]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hC80088508D50DD00)) 
    \state[1]_i_3 
       (.I0(\state_reg_n_0_[4] ),
        .I1(write_back_reg_n_0),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0007FFB7F0B70007)) 
    \state[1]_i_4 
       (.I0(\cond_code_reg[0]_0 ),
        .I1(\state[2]_i_14_n_0 ),
        .I2(write_back_reg_0),
        .I3(IRHOLD_valid_reg_0),
        .I4(index_y_reg_0),
        .I5(\src_reg[1]_i_5_n_0 ),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAEAAAAA)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state[2]_i_4_n_0 ),
        .I3(\state[2]_i_5_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_6_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \state[2]_i_10 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[2] ),
        .O(\state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \state[2]_i_11 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[2] ),
        .O(\state[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[2]_i_12 
       (.I0(write_back_reg_n_0),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \state[2]_i_13 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(write_back_reg_n_0),
        .I3(\state_reg_n_0_[5] ),
        .O(\state[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state[2]_i_14 
       (.I0(index_y_reg_0),
        .I1(IR),
        .I2(write_back_reg_1),
        .O(\state[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_15 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\state[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAAAAA)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_7_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state[2]_i_5_n_0 ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state_reg_n_0_[5] ),
        .O(\state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCDCCCCCF)) 
    \state[2]_i_3 
       (.I0(IR),
        .I1(\state[2]_i_8_n_0 ),
        .I2(index_y_reg_0),
        .I3(write_back_reg_0),
        .I4(\state[2]_i_9_n_0 ),
        .O(\state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[2]_i_4 
       (.I0(\state_reg_n_0_[3] ),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[2]_i_5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFAFFCA)) 
    \state[2]_i_6 
       (.I0(\state[2]_i_10_n_0 ),
        .I1(\state[2]_i_11_n_0 ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state[2]_i_12_n_0 ),
        .I5(\state[2]_i_13_n_0 ),
        .O(\state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3CFC0000FCFCFCD4)) 
    \state[2]_i_7 
       (.I0(write_back_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[3] ),
        .O(\state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000F1111)) 
    \state[2]_i_8 
       (.I0(\state[2]_i_14_n_0 ),
        .I1(IRHOLD_valid_reg_0),
        .I2(\src_reg[1]_i_5_n_0 ),
        .I3(index_y_reg_0),
        .I4(write_back_reg_0),
        .I5(\state[2]_i_15_n_0 ),
        .O(\state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h01011011)) 
    \state[2]_i_9 
       (.I0(write_back_reg_1),
        .I1(IRHOLD_valid_reg_0),
        .I2(\cond_code_reg[0]_0 ),
        .I3(I_reg_1),
        .I4(\src_reg[1]_i_5_n_0 ),
        .O(\state[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[3]_i_11 
       (.I0(IR),
        .I1(I_reg_1),
        .O(\state[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h47B8)) 
    \state[3]_i_12 
       (.I0(P[6]),
        .I1(cond_code[1]),
        .I2(P[7]),
        .I3(cond_code[0]),
        .O(\state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h14545155FEFE5155)) 
    \state[3]_i_3 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(write_back_reg_n_0),
        .O(\state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hF00EF000)) 
    \state[3]_i_4 
       (.I0(index_y_reg_0),
        .I1(\state[3]_i_8_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[2] ),
        .O(\state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0D5F0D500000005)) 
    \state[3]_i_8 
       (.I0(adc_bcd_i_2_n_0),
        .I1(load_only_reg_0),
        .I2(write_back_reg_0),
        .I3(IRHOLD_valid_reg_0),
        .I4(\state[3]_i_11_n_0 ),
        .I5(\src_reg[1]_i_5_n_0 ),
        .O(\state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h47B8FFFF47B80000)) 
    \state[3]_i_9 
       (.I0(P[1]),
        .I1(cond_code[1]),
        .I2(P[0]),
        .I3(cond_code[0]),
        .I4(cond_code[2]),
        .I5(\state[3]_i_12_n_0 ),
        .O(\state[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4040000040400400)) 
    \state[4]_i_2 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[4]_i_5_n_0 ),
        .O(\state[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[4]_i_3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .O(\state[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFEEFFEEFFEEF0)) 
    \state[4]_i_5 
       (.I0(\src_reg[1]_i_5_n_0 ),
        .I1(IRHOLD_valid_reg_1),
        .I2(\state[4]_i_6_n_0 ),
        .I3(index_y_reg_0),
        .I4(IR),
        .I5(write_back_reg_1),
        .O(\state[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1F0F1FFF1FFFF)) 
    \state[4]_i_6 
       (.I0(\src_reg[1]_i_5_n_0 ),
        .I1(I_reg_2),
        .I2(IRHOLD_valid_reg_0),
        .I3(load_only_reg_0),
        .I4(write_back_reg_0),
        .I5(\cond_code_reg[0]_0 ),
        .O(\state[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000007777777F)) 
    \state[5]_i_1 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[3] ),
        .I5(\state[5]_i_4_n_0 ),
        .O(\state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8FFF8FFF8FFF8)) 
    \state[5]_i_10 
       (.I0(\op[2]_i_5_n_0 ),
        .I1(adc_bcd_i_2_n_0),
        .I2(\state[5]_i_11_n_0 ),
        .I3(shift_i_2_n_0),
        .I4(IRHOLD_valid_reg_5),
        .I5(bit_ins_i_3_n_0),
        .O(\state[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFF7FFF7)) 
    \state[5]_i_11 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(IRHOLD_valid_reg_1),
        .I5(\src_reg[1]_i_5_n_0 ),
        .O(\state[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0D3D0131CDFD0131)) 
    \state[5]_i_2 
       (.I0(\state[5]_i_5_n_0 ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state[5]_i_6_n_0 ),
        .I4(\state[5]_i_7_n_0 ),
        .I5(\state[5]_i_8_n_0 ),
        .O(\state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002F05002A)) 
    \state[5]_i_4 
       (.I0(\src_reg[1]_i_5_n_0 ),
        .I1(index_y_reg_0),
        .I2(write_back_reg_0),
        .I3(IRHOLD_valid_reg_0),
        .I4(write_back_reg_1),
        .I5(\state[5]_i_9_n_0 ),
        .O(\state[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8AAAAAAAAAA)) 
    \state[5]_i_5 
       (.I0(\state[5]_i_10_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[3] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(write_back_reg_n_0),
        .O(\state[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \state[5]_i_6 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg_n_0_[0] ),
        .O(\state[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFFEEBBEEBBEE)) 
    \state[5]_i_7 
       (.I0(\state_reg_n_0_[4] ),
        .I1(\state_reg_n_0_[3] ),
        .I2(write_back_reg_n_0),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state_reg_n_0_[1] ),
        .O(\state[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[5]_i_8 
       (.I0(\state_reg_n_0_[0] ),
        .I1(write_back_reg_n_0),
        .O(\state[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0DFF0DFFFFFF0DFF)) 
    \state[5]_i_9 
       (.I0(bit_ins_i_2_n_0),
        .I1(\cond_code_reg[0]_0 ),
        .I2(write_back_reg_1),
        .I3(p_1_in),
        .I4(\src_reg[1]_i_2_n_0 ),
        .I5(index_y_reg_0),
        .O(\state[5]_i_9_n_0 ));
  FDCE \state_reg[0] 
       (.C(clk),
        .CE(\state[5]_i_1_n_0 ),
        .CLR(AR),
        .D(ALU_n_108),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(clk),
        .CE(\state[5]_i_1_n_0 ),
        .CLR(AR),
        .D(ALU_n_107),
        .Q(\state_reg_n_0_[1] ));
  FDCE \state_reg[2] 
       (.C(clk),
        .CE(\state[5]_i_1_n_0 ),
        .CLR(AR),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDPE \state_reg[3] 
       (.C(clk),
        .CE(\state[5]_i_1_n_0 ),
        .D(ALU_n_106),
        .PRE(AR),
        .Q(\state_reg_n_0_[3] ));
  FDCE \state_reg[4] 
       (.C(clk),
        .CE(\state[5]_i_1_n_0 ),
        .CLR(AR),
        .D(ALU_n_105),
        .Q(\state_reg_n_0_[4] ));
  FDCE \state_reg[5] 
       (.C(clk),
        .CE(\state[5]_i_1_n_0 ),
        .CLR(AR),
        .D(\state[5]_i_2_n_0 ),
        .Q(\state_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h22E2EEE222222222)) 
    store_i_1
       (.I0(store_reg_n_0),
        .I1(p_1_in),
        .I2(write_back_reg_0),
        .I3(IRHOLD_valid_reg_0),
        .I4(write_back_reg_1),
        .I5(store_i_2_n_0),
        .O(store_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h04)) 
    store_i_2
       (.I0(I_reg_1),
        .I1(IR),
        .I2(\cond_code_reg[0]_0 ),
        .O(store_i_2_n_0));
  FDRE store_reg
       (.C(clk),
        .CE(1'b1),
        .D(store_i_1_n_0),
        .Q(store_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    we_debug_INST_0
       (.I0(we_debug_INST_0_i_1_n_0),
        .O(we_debug));
  LUT6 #(
    .INIT(64'h00000000FFFFFFC5)) 
    we_debug_INST_0_i_1
       (.I0(store_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[5] ),
        .I3(\state_reg_n_0_[3] ),
        .I4(we_debug_INST_0_i_2_n_0),
        .I5(we_debug_INST_0_i_3_n_0),
        .O(we_debug_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hF5FFFF30F5FDFF3F)) 
    we_debug_INST_0_i_2
       (.I0(store_reg_n_0),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[4] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\state_reg_n_0_[2] ),
        .O(we_debug_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000823)) 
    we_debug_INST_0_i_3
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[5] ),
        .I2(\state_reg_n_0_[4] ),
        .I3(\state_reg_n_0_[2] ),
        .I4(we_debug_INST_0_i_4_n_0),
        .O(we_debug_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h00007000FFFFFFFF)) 
    we_debug_INST_0_i_4
       (.I0(store_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[4] ),
        .I5(\state_reg_n_0_[3] ),
        .O(we_debug_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000AAAA3000AAAA)) 
    write_back_i_1
       (.I0(write_back_reg_n_0),
        .I1(write_back_i_2_n_0),
        .I2(write_back_reg_0),
        .I3(write_back_reg_1),
        .I4(p_1_in),
        .I5(IRHOLD_valid_reg_0),
        .O(write_back_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    write_back_i_2
       (.I0(IR),
        .I1(load_only_reg_0),
        .O(write_back_i_2_n_0));
  FDRE write_back_reg
       (.C(clk),
        .CE(1'b1),
        .D(write_back_i_1_n_0),
        .Q(write_back_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module design_1_block_test_0_0_fifo
   (SR,
    \write_address_reg_reg[0]_0 ,
    full_reg_reg_0,
    ip2bus_mstwr_d,
    axi_clk_in,
    do_sample_reg,
    out,
    ip2bus_otputs,
    proc_rst,
    WEA,
    write_data_in);
  output [0:0]SR;
  output \write_address_reg_reg[0]_0 ;
  output full_reg_reg_0;
  output [31:0]ip2bus_mstwr_d;
  input axi_clk_in;
  input do_sample_reg;
  input [2:0]out;
  input [0:0]ip2bus_otputs;
  input proc_rst;
  input [0:0]WEA;
  input [23:0]write_data_in;

  wire [0:0]SR;
  wire [0:0]WEA;
  wire axi_clk_in;
  wire do_sample_reg;
  wire empty_next0;
  wire empty_next0_carry_i_1_n_0;
  wire empty_next0_carry_i_2_n_0;
  wire empty_next0_carry_i_3_n_0;
  wire empty_next0_carry_i_4_n_0;
  wire empty_next0_carry_n_1;
  wire empty_next0_carry_n_2;
  wire empty_next0_carry_n_3;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_n_0;
  wire full_next0;
  wire full_next0_carry_i_10_n_0;
  wire full_next0_carry_i_11_n_0;
  wire full_next0_carry_i_12_n_0;
  wire full_next0_carry_i_13_n_0;
  wire full_next0_carry_i_14_n_0;
  wire full_next0_carry_i_15_n_0;
  wire full_next0_carry_i_16_n_0;
  wire full_next0_carry_i_17_n_0;
  wire full_next0_carry_i_18_n_0;
  wire full_next0_carry_i_1_n_0;
  wire full_next0_carry_i_2_n_0;
  wire full_next0_carry_i_3_n_0;
  wire full_next0_carry_i_4_n_0;
  wire full_next0_carry_i_5_n_2;
  wire full_next0_carry_i_5_n_3;
  wire full_next0_carry_i_6_n_0;
  wire full_next0_carry_i_6_n_1;
  wire full_next0_carry_i_6_n_2;
  wire full_next0_carry_i_6_n_3;
  wire full_next0_carry_i_7_n_0;
  wire full_next0_carry_i_7_n_1;
  wire full_next0_carry_i_7_n_2;
  wire full_next0_carry_i_7_n_3;
  wire full_next0_carry_i_8_n_0;
  wire full_next0_carry_i_9_n_0;
  wire full_next0_carry_n_1;
  wire full_next0_carry_n_2;
  wire full_next0_carry_n_3;
  wire full_reg_i_1_n_0;
  wire full_reg_i_2_n_0;
  wire full_reg_reg_0;
  wire [31:0]ip2bus_mstwr_d;
  wire [0:0]ip2bus_otputs;
  wire [2:0]out;
  wire proc_rst;
  wire ram_n_11;
  wire ram_n_12;
  wire [11:1]read_address_next0;
  wire \read_address_reg[0]_i_2_n_0 ;
  wire \read_address_reg[0]_i_3_n_0 ;
  wire \read_address_reg[0]_i_4_n_0 ;
  wire \read_address_reg[0]_i_5_n_0 ;
  wire \read_address_reg[0]_i_6_n_0 ;
  wire \read_address_reg[4]_i_2_n_0 ;
  wire \read_address_reg[4]_i_3_n_0 ;
  wire \read_address_reg[4]_i_4_n_0 ;
  wire \read_address_reg[4]_i_5_n_0 ;
  wire \read_address_reg[8]_i_2_n_0 ;
  wire \read_address_reg[8]_i_3_n_0 ;
  wire \read_address_reg[8]_i_4_n_0 ;
  wire \read_address_reg[8]_i_5_n_0 ;
  wire [11:0]read_address_reg_reg;
  wire \read_address_reg_reg[0]_i_1_n_0 ;
  wire \read_address_reg_reg[0]_i_1_n_1 ;
  wire \read_address_reg_reg[0]_i_1_n_2 ;
  wire \read_address_reg_reg[0]_i_1_n_3 ;
  wire \read_address_reg_reg[0]_i_1_n_4 ;
  wire \read_address_reg_reg[0]_i_1_n_5 ;
  wire \read_address_reg_reg[0]_i_1_n_6 ;
  wire \read_address_reg_reg[0]_i_1_n_7 ;
  wire \read_address_reg_reg[4]_i_1_n_0 ;
  wire \read_address_reg_reg[4]_i_1_n_1 ;
  wire \read_address_reg_reg[4]_i_1_n_2 ;
  wire \read_address_reg_reg[4]_i_1_n_3 ;
  wire \read_address_reg_reg[4]_i_1_n_4 ;
  wire \read_address_reg_reg[4]_i_1_n_5 ;
  wire \read_address_reg_reg[4]_i_1_n_6 ;
  wire \read_address_reg_reg[4]_i_1_n_7 ;
  wire \read_address_reg_reg[8]_i_1_n_1 ;
  wire \read_address_reg_reg[8]_i_1_n_2 ;
  wire \read_address_reg_reg[8]_i_1_n_3 ;
  wire \read_address_reg_reg[8]_i_1_n_4 ;
  wire \read_address_reg_reg[8]_i_1_n_5 ;
  wire \read_address_reg_reg[8]_i_1_n_6 ;
  wire \read_address_reg_reg[8]_i_1_n_7 ;
  wire write_address_next;
  wire [11:1]write_address_reg0;
  wire \write_address_reg[0]_i_4_n_0 ;
  wire \write_address_reg[0]_i_5_n_0 ;
  wire \write_address_reg[0]_i_6_n_0 ;
  wire \write_address_reg[0]_i_7_n_0 ;
  wire \write_address_reg[4]_i_2_n_0 ;
  wire \write_address_reg[4]_i_3_n_0 ;
  wire \write_address_reg[4]_i_4_n_0 ;
  wire \write_address_reg[4]_i_5_n_0 ;
  wire \write_address_reg[8]_i_2_n_0 ;
  wire \write_address_reg[8]_i_3_n_0 ;
  wire \write_address_reg[8]_i_4_n_0 ;
  wire \write_address_reg[8]_i_5_n_0 ;
  wire [11:0]write_address_reg_reg;
  wire \write_address_reg_reg[0]_0 ;
  wire \write_address_reg_reg[0]_i_2_n_0 ;
  wire \write_address_reg_reg[0]_i_2_n_1 ;
  wire \write_address_reg_reg[0]_i_2_n_2 ;
  wire \write_address_reg_reg[0]_i_2_n_3 ;
  wire \write_address_reg_reg[0]_i_2_n_4 ;
  wire \write_address_reg_reg[0]_i_2_n_5 ;
  wire \write_address_reg_reg[0]_i_2_n_6 ;
  wire \write_address_reg_reg[0]_i_2_n_7 ;
  wire \write_address_reg_reg[4]_i_1_n_0 ;
  wire \write_address_reg_reg[4]_i_1_n_1 ;
  wire \write_address_reg_reg[4]_i_1_n_2 ;
  wire \write_address_reg_reg[4]_i_1_n_3 ;
  wire \write_address_reg_reg[4]_i_1_n_4 ;
  wire \write_address_reg_reg[4]_i_1_n_5 ;
  wire \write_address_reg_reg[4]_i_1_n_6 ;
  wire \write_address_reg_reg[4]_i_1_n_7 ;
  wire \write_address_reg_reg[8]_i_1_n_1 ;
  wire \write_address_reg_reg[8]_i_1_n_2 ;
  wire \write_address_reg_reg[8]_i_1_n_3 ;
  wire \write_address_reg_reg[8]_i_1_n_4 ;
  wire \write_address_reg_reg[8]_i_1_n_5 ;
  wire \write_address_reg_reg[8]_i_1_n_6 ;
  wire \write_address_reg_reg[8]_i_1_n_7 ;
  wire [23:0]write_data_in;
  wire [3:0]NLW_empty_next0_carry_O_UNCONNECTED;
  wire [3:0]NLW_full_next0_carry_O_UNCONNECTED;
  wire [3:2]NLW_full_next0_carry_i_5_CO_UNCONNECTED;
  wire [3:3]NLW_full_next0_carry_i_5_O_UNCONNECTED;
  wire [3:3]\NLW_read_address_reg_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_write_address_reg_reg[8]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAAAAFFFE)) 
    \count_in_buf[11]_i_2 
       (.I0(do_sample_reg),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(ip2bus_otputs),
        .O(full_reg_reg_0));
  CARRY4 empty_next0_carry
       (.CI(1'b0),
        .CO({empty_next0,empty_next0_carry_n_1,empty_next0_carry_n_2,empty_next0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_next0_carry_O_UNCONNECTED[3:0]),
        .S({empty_next0_carry_i_1_n_0,empty_next0_carry_i_2_n_0,empty_next0_carry_i_3_n_0,empty_next0_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_next0_carry_i_1
       (.I0(write_address_reg_reg[11]),
        .I1(read_address_next0[11]),
        .I2(write_address_reg_reg[10]),
        .I3(read_address_next0[10]),
        .I4(read_address_next0[9]),
        .I5(write_address_reg_reg[9]),
        .O(empty_next0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_next0_carry_i_2
       (.I0(write_address_reg_reg[8]),
        .I1(read_address_next0[8]),
        .I2(write_address_reg_reg[7]),
        .I3(read_address_next0[7]),
        .I4(read_address_next0[6]),
        .I5(write_address_reg_reg[6]),
        .O(empty_next0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_next0_carry_i_3
       (.I0(write_address_reg_reg[5]),
        .I1(read_address_next0[5]),
        .I2(write_address_reg_reg[4]),
        .I3(read_address_next0[4]),
        .I4(read_address_next0[3]),
        .I5(write_address_reg_reg[3]),
        .O(empty_next0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    empty_next0_carry_i_4
       (.I0(write_address_reg_reg[2]),
        .I1(read_address_next0[2]),
        .I2(write_address_reg_reg[1]),
        .I3(read_address_next0[1]),
        .I4(read_address_reg_reg[0]),
        .I5(write_address_reg_reg[0]),
        .O(empty_next0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hEFEE0F00)) 
    empty_reg_i_1
       (.I0(\write_address_reg_reg[0]_0 ),
        .I1(full_reg_reg_0),
        .I2(full_reg_i_2_n_0),
        .I3(empty_next0),
        .I4(empty_reg_reg_n_0),
        .O(empty_reg_i_1_n_0));
  FDPE empty_reg_reg
       (.C(axi_clk_in),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .PRE(SR),
        .Q(empty_reg_reg_n_0));
  CARRY4 full_next0_carry
       (.CI(1'b0),
        .CO({full_next0,full_next0_carry_n_1,full_next0_carry_n_2,full_next0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_next0_carry_O_UNCONNECTED[3:0]),
        .S({full_next0_carry_i_1_n_0,full_next0_carry_i_2_n_0,full_next0_carry_i_3_n_0,full_next0_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_next0_carry_i_1
       (.I0(read_address_reg_reg[11]),
        .I1(write_address_reg0[11]),
        .I2(read_address_reg_reg[10]),
        .I3(write_address_reg0[10]),
        .I4(write_address_reg0[9]),
        .I5(read_address_reg_reg[9]),
        .O(full_next0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_10
       (.I0(write_address_reg_reg[9]),
        .O(full_next0_carry_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_11
       (.I0(write_address_reg_reg[8]),
        .O(full_next0_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_12
       (.I0(write_address_reg_reg[7]),
        .O(full_next0_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_13
       (.I0(write_address_reg_reg[6]),
        .O(full_next0_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_14
       (.I0(write_address_reg_reg[5]),
        .O(full_next0_carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_15
       (.I0(write_address_reg_reg[4]),
        .O(full_next0_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_16
       (.I0(write_address_reg_reg[3]),
        .O(full_next0_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_17
       (.I0(write_address_reg_reg[2]),
        .O(full_next0_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_18
       (.I0(write_address_reg_reg[1]),
        .O(full_next0_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_next0_carry_i_2
       (.I0(read_address_reg_reg[8]),
        .I1(write_address_reg0[8]),
        .I2(read_address_reg_reg[7]),
        .I3(write_address_reg0[7]),
        .I4(write_address_reg0[6]),
        .I5(read_address_reg_reg[6]),
        .O(full_next0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    full_next0_carry_i_3
       (.I0(read_address_reg_reg[5]),
        .I1(write_address_reg0[5]),
        .I2(read_address_reg_reg[4]),
        .I3(write_address_reg0[4]),
        .I4(write_address_reg0[3]),
        .I5(read_address_reg_reg[3]),
        .O(full_next0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    full_next0_carry_i_4
       (.I0(read_address_reg_reg[2]),
        .I1(write_address_reg0[2]),
        .I2(read_address_reg_reg[1]),
        .I3(write_address_reg0[1]),
        .I4(write_address_reg_reg[0]),
        .I5(read_address_reg_reg[0]),
        .O(full_next0_carry_i_4_n_0));
  CARRY4 full_next0_carry_i_5
       (.CI(full_next0_carry_i_6_n_0),
        .CO({NLW_full_next0_carry_i_5_CO_UNCONNECTED[3:2],full_next0_carry_i_5_n_2,full_next0_carry_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_full_next0_carry_i_5_O_UNCONNECTED[3],write_address_reg0[11:9]}),
        .S({1'b0,full_next0_carry_i_8_n_0,full_next0_carry_i_9_n_0,full_next0_carry_i_10_n_0}));
  CARRY4 full_next0_carry_i_6
       (.CI(full_next0_carry_i_7_n_0),
        .CO({full_next0_carry_i_6_n_0,full_next0_carry_i_6_n_1,full_next0_carry_i_6_n_2,full_next0_carry_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(write_address_reg0[8:5]),
        .S({full_next0_carry_i_11_n_0,full_next0_carry_i_12_n_0,full_next0_carry_i_13_n_0,full_next0_carry_i_14_n_0}));
  CARRY4 full_next0_carry_i_7
       (.CI(1'b0),
        .CO({full_next0_carry_i_7_n_0,full_next0_carry_i_7_n_1,full_next0_carry_i_7_n_2,full_next0_carry_i_7_n_3}),
        .CYINIT(write_address_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(write_address_reg0[4:1]),
        .S({full_next0_carry_i_15_n_0,full_next0_carry_i_16_n_0,full_next0_carry_i_17_n_0,full_next0_carry_i_18_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_8
       (.I0(write_address_reg_reg[11]),
        .O(full_next0_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    full_next0_carry_i_9
       (.I0(write_address_reg_reg[10]),
        .O(full_next0_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF400)) 
    full_reg_i_1
       (.I0(full_reg_reg_0),
        .I1(full_next0),
        .I2(\write_address_reg_reg[0]_0 ),
        .I3(full_reg_i_2_n_0),
        .O(full_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEFFFFFFFFF)) 
    full_reg_i_2
       (.I0(empty_reg_reg_n_0),
        .I1(ip2bus_otputs),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(do_sample_reg),
        .O(full_reg_i_2_n_0));
  FDCE full_reg_reg
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(full_reg_i_1_n_0),
        .Q(\write_address_reg_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    proc_rst_neg_INST_0
       (.I0(proc_rst),
        .O(SR));
  design_1_block_test_0_0_sync_dual_port_ram ram
       (.WEA(WEA),
        .axi_clk_in(axi_clk_in),
        .do_sample_reg(do_sample_reg),
        .empty_reg_reg(empty_reg_reg_n_0),
        .ip2bus_mstwr_d(ip2bus_mstwr_d),
        .ip2bus_otputs(ip2bus_otputs),
        .out(out),
        .ram_reg_0_0(ram_n_12),
        .read_address_next0(read_address_next0),
        .read_address_reg_reg(read_address_reg_reg),
        .\write_address_reg_reg[0] (ram_n_11),
        .\write_address_reg_reg[11] (write_address_reg_reg),
        .write_data_in(write_data_in));
  LUT3 #(
    .INIT(8'hE1)) 
    \read_address_reg[0]_i_2 
       (.I0(do_sample_reg),
        .I1(ram_n_12),
        .I2(read_address_reg_reg[0]),
        .O(\read_address_reg[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[0]_i_3 
       (.I0(read_address_reg_reg[3]),
        .I1(ram_n_11),
        .I2(read_address_next0[3]),
        .O(\read_address_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[0]_i_4 
       (.I0(read_address_reg_reg[2]),
        .I1(ram_n_11),
        .I2(read_address_next0[2]),
        .O(\read_address_reg[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[0]_i_5 
       (.I0(read_address_reg_reg[1]),
        .I1(ram_n_11),
        .I2(read_address_next0[1]),
        .O(\read_address_reg[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA9A5)) 
    \read_address_reg[0]_i_6 
       (.I0(read_address_reg_reg[0]),
        .I1(do_sample_reg),
        .I2(ram_n_12),
        .I3(empty_reg_reg_n_0),
        .O(\read_address_reg[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[4]_i_2 
       (.I0(read_address_reg_reg[7]),
        .I1(ram_n_11),
        .I2(read_address_next0[7]),
        .O(\read_address_reg[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[4]_i_3 
       (.I0(read_address_reg_reg[6]),
        .I1(ram_n_11),
        .I2(read_address_next0[6]),
        .O(\read_address_reg[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[4]_i_4 
       (.I0(read_address_reg_reg[5]),
        .I1(ram_n_11),
        .I2(read_address_next0[5]),
        .O(\read_address_reg[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[4]_i_5 
       (.I0(read_address_reg_reg[4]),
        .I1(ram_n_11),
        .I2(read_address_next0[4]),
        .O(\read_address_reg[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[8]_i_2 
       (.I0(read_address_reg_reg[11]),
        .I1(ram_n_11),
        .I2(read_address_next0[11]),
        .O(\read_address_reg[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[8]_i_3 
       (.I0(read_address_reg_reg[10]),
        .I1(ram_n_11),
        .I2(read_address_next0[10]),
        .O(\read_address_reg[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[8]_i_4 
       (.I0(read_address_reg_reg[9]),
        .I1(ram_n_11),
        .I2(read_address_next0[9]),
        .O(\read_address_reg[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \read_address_reg[8]_i_5 
       (.I0(read_address_reg_reg[8]),
        .I1(ram_n_11),
        .I2(read_address_next0[8]),
        .O(\read_address_reg[8]_i_5_n_0 ));
  FDCE \read_address_reg_reg[0] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[0]_i_1_n_7 ),
        .Q(read_address_reg_reg[0]));
  CARRY4 \read_address_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\read_address_reg_reg[0]_i_1_n_0 ,\read_address_reg_reg[0]_i_1_n_1 ,\read_address_reg_reg[0]_i_1_n_2 ,\read_address_reg_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\read_address_reg[0]_i_2_n_0 }),
        .O({\read_address_reg_reg[0]_i_1_n_4 ,\read_address_reg_reg[0]_i_1_n_5 ,\read_address_reg_reg[0]_i_1_n_6 ,\read_address_reg_reg[0]_i_1_n_7 }),
        .S({\read_address_reg[0]_i_3_n_0 ,\read_address_reg[0]_i_4_n_0 ,\read_address_reg[0]_i_5_n_0 ,\read_address_reg[0]_i_6_n_0 }));
  FDCE \read_address_reg_reg[10] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[8]_i_1_n_5 ),
        .Q(read_address_reg_reg[10]));
  FDCE \read_address_reg_reg[11] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[8]_i_1_n_4 ),
        .Q(read_address_reg_reg[11]));
  FDCE \read_address_reg_reg[1] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[0]_i_1_n_6 ),
        .Q(read_address_reg_reg[1]));
  FDCE \read_address_reg_reg[2] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[0]_i_1_n_5 ),
        .Q(read_address_reg_reg[2]));
  FDCE \read_address_reg_reg[3] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[0]_i_1_n_4 ),
        .Q(read_address_reg_reg[3]));
  FDCE \read_address_reg_reg[4] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[4]_i_1_n_7 ),
        .Q(read_address_reg_reg[4]));
  CARRY4 \read_address_reg_reg[4]_i_1 
       (.CI(\read_address_reg_reg[0]_i_1_n_0 ),
        .CO({\read_address_reg_reg[4]_i_1_n_0 ,\read_address_reg_reg[4]_i_1_n_1 ,\read_address_reg_reg[4]_i_1_n_2 ,\read_address_reg_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_address_reg_reg[4]_i_1_n_4 ,\read_address_reg_reg[4]_i_1_n_5 ,\read_address_reg_reg[4]_i_1_n_6 ,\read_address_reg_reg[4]_i_1_n_7 }),
        .S({\read_address_reg[4]_i_2_n_0 ,\read_address_reg[4]_i_3_n_0 ,\read_address_reg[4]_i_4_n_0 ,\read_address_reg[4]_i_5_n_0 }));
  FDCE \read_address_reg_reg[5] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[4]_i_1_n_6 ),
        .Q(read_address_reg_reg[5]));
  FDCE \read_address_reg_reg[6] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[4]_i_1_n_5 ),
        .Q(read_address_reg_reg[6]));
  FDCE \read_address_reg_reg[7] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[4]_i_1_n_4 ),
        .Q(read_address_reg_reg[7]));
  FDCE \read_address_reg_reg[8] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[8]_i_1_n_7 ),
        .Q(read_address_reg_reg[8]));
  CARRY4 \read_address_reg_reg[8]_i_1 
       (.CI(\read_address_reg_reg[4]_i_1_n_0 ),
        .CO({\NLW_read_address_reg_reg[8]_i_1_CO_UNCONNECTED [3],\read_address_reg_reg[8]_i_1_n_1 ,\read_address_reg_reg[8]_i_1_n_2 ,\read_address_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\read_address_reg_reg[8]_i_1_n_4 ,\read_address_reg_reg[8]_i_1_n_5 ,\read_address_reg_reg[8]_i_1_n_6 ,\read_address_reg_reg[8]_i_1_n_7 }),
        .S({\read_address_reg[8]_i_2_n_0 ,\read_address_reg[8]_i_3_n_0 ,\read_address_reg[8]_i_4_n_0 ,\read_address_reg[8]_i_5_n_0 }));
  FDCE \read_address_reg_reg[9] 
       (.C(axi_clk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\read_address_reg_reg[8]_i_1_n_6 ),
        .Q(read_address_reg_reg[9]));
  LUT3 #(
    .INIT(8'h1F)) 
    \write_address_reg[0]_i_1 
       (.I0(do_sample_reg),
        .I1(\write_address_reg_reg[0]_0 ),
        .I2(ram_n_11),
        .O(write_address_next));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[0]_i_4 
       (.I0(write_address_reg_reg[3]),
        .O(\write_address_reg[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[0]_i_5 
       (.I0(write_address_reg_reg[2]),
        .O(\write_address_reg[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[0]_i_6 
       (.I0(write_address_reg_reg[1]),
        .O(\write_address_reg[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_address_reg[0]_i_7 
       (.I0(write_address_reg_reg[0]),
        .O(\write_address_reg[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[4]_i_2 
       (.I0(write_address_reg_reg[7]),
        .O(\write_address_reg[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[4]_i_3 
       (.I0(write_address_reg_reg[6]),
        .O(\write_address_reg[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[4]_i_4 
       (.I0(write_address_reg_reg[5]),
        .O(\write_address_reg[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[4]_i_5 
       (.I0(write_address_reg_reg[4]),
        .O(\write_address_reg[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[8]_i_2 
       (.I0(write_address_reg_reg[11]),
        .O(\write_address_reg[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[8]_i_3 
       (.I0(write_address_reg_reg[10]),
        .O(\write_address_reg[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[8]_i_4 
       (.I0(write_address_reg_reg[9]),
        .O(\write_address_reg[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \write_address_reg[8]_i_5 
       (.I0(write_address_reg_reg[8]),
        .O(\write_address_reg[8]_i_5_n_0 ));
  FDCE \write_address_reg_reg[0] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[0]_i_2_n_7 ),
        .Q(write_address_reg_reg[0]));
  CARRY4 \write_address_reg_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\write_address_reg_reg[0]_i_2_n_0 ,\write_address_reg_reg[0]_i_2_n_1 ,\write_address_reg_reg[0]_i_2_n_2 ,\write_address_reg_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\write_address_reg_reg[0]_i_2_n_4 ,\write_address_reg_reg[0]_i_2_n_5 ,\write_address_reg_reg[0]_i_2_n_6 ,\write_address_reg_reg[0]_i_2_n_7 }),
        .S({\write_address_reg[0]_i_4_n_0 ,\write_address_reg[0]_i_5_n_0 ,\write_address_reg[0]_i_6_n_0 ,\write_address_reg[0]_i_7_n_0 }));
  FDCE \write_address_reg_reg[10] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[8]_i_1_n_5 ),
        .Q(write_address_reg_reg[10]));
  FDCE \write_address_reg_reg[11] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[8]_i_1_n_4 ),
        .Q(write_address_reg_reg[11]));
  FDCE \write_address_reg_reg[1] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[0]_i_2_n_6 ),
        .Q(write_address_reg_reg[1]));
  FDCE \write_address_reg_reg[2] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[0]_i_2_n_5 ),
        .Q(write_address_reg_reg[2]));
  FDCE \write_address_reg_reg[3] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[0]_i_2_n_4 ),
        .Q(write_address_reg_reg[3]));
  FDCE \write_address_reg_reg[4] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[4]_i_1_n_7 ),
        .Q(write_address_reg_reg[4]));
  CARRY4 \write_address_reg_reg[4]_i_1 
       (.CI(\write_address_reg_reg[0]_i_2_n_0 ),
        .CO({\write_address_reg_reg[4]_i_1_n_0 ,\write_address_reg_reg[4]_i_1_n_1 ,\write_address_reg_reg[4]_i_1_n_2 ,\write_address_reg_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_address_reg_reg[4]_i_1_n_4 ,\write_address_reg_reg[4]_i_1_n_5 ,\write_address_reg_reg[4]_i_1_n_6 ,\write_address_reg_reg[4]_i_1_n_7 }),
        .S({\write_address_reg[4]_i_2_n_0 ,\write_address_reg[4]_i_3_n_0 ,\write_address_reg[4]_i_4_n_0 ,\write_address_reg[4]_i_5_n_0 }));
  FDCE \write_address_reg_reg[5] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[4]_i_1_n_6 ),
        .Q(write_address_reg_reg[5]));
  FDCE \write_address_reg_reg[6] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[4]_i_1_n_5 ),
        .Q(write_address_reg_reg[6]));
  FDCE \write_address_reg_reg[7] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[4]_i_1_n_4 ),
        .Q(write_address_reg_reg[7]));
  FDCE \write_address_reg_reg[8] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[8]_i_1_n_7 ),
        .Q(write_address_reg_reg[8]));
  CARRY4 \write_address_reg_reg[8]_i_1 
       (.CI(\write_address_reg_reg[4]_i_1_n_0 ),
        .CO({\NLW_write_address_reg_reg[8]_i_1_CO_UNCONNECTED [3],\write_address_reg_reg[8]_i_1_n_1 ,\write_address_reg_reg[8]_i_1_n_2 ,\write_address_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_address_reg_reg[8]_i_1_n_4 ,\write_address_reg_reg[8]_i_1_n_5 ,\write_address_reg_reg[8]_i_1_n_6 ,\write_address_reg_reg[8]_i_1_n_7 }),
        .S({\write_address_reg[8]_i_2_n_0 ,\write_address_reg[8]_i_3_n_0 ,\write_address_reg[8]_i_4_n_0 ,\write_address_reg[8]_i_5_n_0 }));
  FDCE \write_address_reg_reg[9] 
       (.C(axi_clk_in),
        .CE(write_address_next),
        .CLR(SR),
        .D(\write_address_reg_reg[8]_i_1_n_6 ),
        .Q(write_address_reg_reg[9]));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_block_test_0_0_rom
   (\IRHOLD_reg[1] ,
    \IRHOLD_reg[0] ,
    \IRHOLD_reg[3] ,
    \IRHOLD_reg[2] ,
    \IRHOLD_reg[4] ,
    \DIHOLD_reg[7] ,
    \IRHOLD_reg[6] ,
    \IRHOLD_reg[5] ,
    Q,
    \addr_delayed_reg[15] ,
    \addr_delayed_reg[8] ,
    ram_out,
    rom_out_reg_1_0,
    \data_out_reg_reg[7] ,
    rom_out_reg_1_1,
    \data_out_reg_reg[6] ,
    clk,
    D);
  output \IRHOLD_reg[1] ;
  output \IRHOLD_reg[0] ;
  output \IRHOLD_reg[3] ;
  output \IRHOLD_reg[2] ;
  output \IRHOLD_reg[4] ;
  output \DIHOLD_reg[7] ;
  output \IRHOLD_reg[6] ;
  output \IRHOLD_reg[5] ;
  input [2:0]Q;
  input [2:0]\addr_delayed_reg[15] ;
  input \addr_delayed_reg[8] ;
  input [6:0]ram_out;
  input rom_out_reg_1_0;
  input \data_out_reg_reg[7] ;
  input rom_out_reg_1_1;
  input \data_out_reg_reg[6] ;
  input clk;
  input [12:0]D;

  wire [12:0]D;
  wire \DIHOLD_reg[7] ;
  wire \IRHOLD_reg[0] ;
  wire \IRHOLD_reg[1] ;
  wire \IRHOLD_reg[2] ;
  wire \IRHOLD_reg[3] ;
  wire \IRHOLD_reg[4] ;
  wire \IRHOLD_reg[5] ;
  wire \IRHOLD_reg[6] ;
  wire [2:0]Q;
  wire [2:0]\addr_delayed_reg[15] ;
  wire \addr_delayed_reg[8] ;
  wire \c_data_debug[6]_INST_0_i_4_n_0 ;
  wire \c_data_debug[7]_INST_0_i_4_n_0 ;
  wire clk;
  wire \data_out_reg_reg[6] ;
  wire \data_out_reg_reg[7] ;
  wire [6:0]ram_out;
  wire [7:0]rom_out_reg;
  wire rom_out_reg_1_0;
  wire rom_out_reg_1_1;
  wire NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_rom_out_reg_0_DBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_rom_out_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_rom_out_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_rom_out_reg_1_DBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_rom_out_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_rom_out_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \addr_a[12]_INST_0_i_7 
       (.I0(ram_out[3]),
        .I1(Q[0]),
        .I2(rom_out_reg[4]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_delayed_reg[15] [2]),
        .I5(\addr_delayed_reg[15] [0]),
        .O(\IRHOLD_reg[4] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \addr_a[13]_INST_0_i_16 
       (.I0(ram_out[4]),
        .I1(Q[0]),
        .I2(rom_out_reg[5]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_delayed_reg[15] [2]),
        .I5(\addr_delayed_reg[15] [0]),
        .O(\IRHOLD_reg[5] ));
  LUT6 #(
    .INIT(64'h80000000AAAAAAAA)) 
    \addr_a[9]_INST_0_i_7 
       (.I0(Q[0]),
        .I1(rom_out_reg[1]),
        .I2(\addr_delayed_reg[15] [1]),
        .I3(\addr_delayed_reg[15] [2]),
        .I4(\addr_delayed_reg[15] [0]),
        .I5(\addr_delayed_reg[8] ),
        .O(\IRHOLD_reg[1] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \c_data_debug[0]_INST_0_i_7 
       (.I0(ram_out[0]),
        .I1(Q[0]),
        .I2(rom_out_reg[0]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_delayed_reg[15] [2]),
        .I5(\addr_delayed_reg[15] [0]),
        .O(\IRHOLD_reg[0] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \c_data_debug[2]_INST_0_i_5 
       (.I0(ram_out[1]),
        .I1(Q[0]),
        .I2(rom_out_reg[2]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_delayed_reg[15] [2]),
        .I5(\addr_delayed_reg[15] [0]),
        .O(\IRHOLD_reg[2] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \c_data_debug[3]_INST_0_i_7 
       (.I0(ram_out[2]),
        .I1(Q[0]),
        .I2(rom_out_reg[3]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_delayed_reg[15] [2]),
        .I5(\addr_delayed_reg[15] [0]),
        .O(\IRHOLD_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \c_data_debug[6]_INST_0_i_3 
       (.I0(\addr_delayed_reg[8] ),
        .I1(Q[1]),
        .I2(\c_data_debug[6]_INST_0_i_4_n_0 ),
        .I3(rom_out_reg_1_1),
        .I4(\data_out_reg_reg[6] ),
        .O(\IRHOLD_reg[6] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \c_data_debug[6]_INST_0_i_4 
       (.I0(ram_out[5]),
        .I1(Q[0]),
        .I2(rom_out_reg[6]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_delayed_reg[15] [2]),
        .I5(\addr_delayed_reg[15] [0]),
        .O(\c_data_debug[6]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \c_data_debug[7]_INST_0_i_3 
       (.I0(\addr_delayed_reg[8] ),
        .I1(Q[2]),
        .I2(\c_data_debug[7]_INST_0_i_4_n_0 ),
        .I3(rom_out_reg_1_0),
        .I4(\data_out_reg_reg[7] ),
        .O(\DIHOLD_reg[7] ));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \c_data_debug[7]_INST_0_i_4 
       (.I0(ram_out[6]),
        .I1(Q[0]),
        .I2(rom_out_reg[7]),
        .I3(\addr_delayed_reg[15] [1]),
        .I4(\addr_delayed_reg[15] [2]),
        .I5(\addr_delayed_reg[15] [0]),
        .O(\c_data_debug[7]_INST_0_i_4_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "kernel/rom_out" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08F509090F049F40830056550A941514955281983019875CC0A40308915CF065),
    .INIT_01(256'h4158105982415A802415262088147511B702415A8C00790D0A8079BA024150A9),
    .INIT_02(256'hB903C55218352180452182521403426F300070CB0061880A4580407600C98702),
    .INIT_03(256'h6847009B4C00B287015090515650946354536265525568700029A8000D9B2000),
    .INIT_04(256'h3DE3CD83FD869819770DA0000F40060F600C04D0020FF0080F2047CE220A63C7),
    .INIT_05(256'hC270A570F50C4B6A5140A509C19050F80B9E4D614003FD83EC3DE3CD804C83EC),
    .INIT_06(256'h9067C5306E05ACBE03069E4D6E029B547CD250F9F700BEC30497029A57009F70),
    .INIT_07(256'hFAC968A200260FA09600200260270260FA00012FD00909C30F30952900B0F002),
    .INIT_08(256'h0810309500A6200260FA00012A967E0210FD009F8C70090ED0088200907EC2E0),
    .INIT_09(256'h509CC0CC0B70E62059CC08702009FDC3426630DE02E0260FA095A68A200260FA),
    .INIT_0A(256'hE22B02509BA003C20F9F4030887020A9F4025F9259065890D086580020A9830F),
    .INIT_0B(256'h7198978B786BDA6450000F2AF932AF912DC8BFC00E92C0256509B20007906000),
    .INIT_0C(256'h6B0F4C30880020097019803030E9BF090C97019815F40308652AF9387D561F53),
    .INIT_0D(256'h09FC0000013AAAF71CCEA942EE803DA1A7DC044D1B3ECA7FCC00C3B564E93D33),
    .INIT_0E(256'h9827F00098098F009A0A9A0DB620A640AB24203F043044C4AC30A30C0286A035),
    .INIT_0F(256'h921CE1DE1285358509353980A3532DC2443510A96455301932C31D208930D45C),
    .INIT_10(256'h009DD0C585AB5875BE04039480C4B50C620B6B180044368476F908C4B6FC0866),
    .INIT_11(256'hF30AAAA0000D30D552603549203931200070A30D47DB2E6747A5C433B64CBE04),
    .INIT_12(256'hAAAAAAAAA0A108AF9081000D543930D120B460DDAAAA026039312046052F4FDD),
    .INIT_13(256'h090E172166C0D81A946907015408142903126D0B51995AAAAAAAAAAAAAAAAAAA),
    .INIT_14(256'hC92BD4926DE92CD29DA920DB92FD89F521D09500034665C0346670090820C002),
    .INIT_15(256'h990040A3589880943566643400A0A9F08295F930A0881089894A0980928DC5D5),
    .INIT_16(256'h827D28D0227C070AFFDC8DF29509A53956C500A06DC3094A4C55608898609487),
    .INIT_17(256'hD9F070A26DC6D668920039540A30F40027EE5C0F587022DC5657600888665064),
    .INIT_18(256'h75113430058A88B0A08535A5209451066B095443422C00848708300911045480),
    .INIT_19(256'h20E97588A875D97603030A6603096D90509708464036092040464009207476F9),
    .INIT_1A(256'h03555368300888A846208588660A3026E86208609207609029451945802908F9),
    .INIT_1B(256'h35098C06690C90A30955589855A9509958969666668A070906697C3022D20F9F),
    .INIT_1C(256'h0F920F94009000981C30D974C3075340509888A758034545C066AD0883660660),
    .INIT_1D(256'h46D03126D1109F0548318318118118A4034881073C710608E04967C308663C64),
    .INIT_1E(256'h66A0C0556688988D01968C34008C0669054834830870D9560303975202967C30),
    .INIT_1F(256'hF07034400911547049F04681C30D961C3009E920F9F9C4C8B068C8C080354089),
    .INIT_20(256'h9835667066601967C09508668C863126D1109F0348318318118118A405495040),
    .INIT_21(256'h6696CFC8B00968C540603968C71068C34881090820D975094029505C0A035408),
    .INIT_22(256'h0A89870357922066060A8987035092268C8C036467686025CC6640958A030908),
    .INIT_23(256'h825E9666F28F58E58D58C5BA987651EFECFC50026E080A408ADF206620906606),
    .INIT_24(256'hC1DC0DF925E663095150915F0808950920A4F995029F0C0980A5C5C1DC080900),
    .INIT_25(256'hAC66A25E8A0C0E08025EB0958660C58D58E58F586664908C0AA00B08C0DF98B9),
    .INIT_26(256'hEC0AA5092094F9A5F025C729F09098085C5CFDC0E025C900A928F58E58D58C56),
    .INIT_27(256'h002528D399515C0D0F58939D5E5C5A40050831E111C170900D528D3998C6A025),
    .INIT_28(256'hD54950D690C5FA00458939253515031A11348A40D5298A060811094A0A409007),
    .INIT_29(256'hDDA7015F91560058009150400A00915AC009E526E27D31A40E5F6101127EF634),
    .INIT_2A(256'h039C05951860A80C1DC1D882C0DE965B95519810F0C1EC0DB4002DD0908A888C),
    .INIT_2B(256'h04990F990602ACF9602CC007054A51B42FC8C0C0DA88F0AB01088B4202DD2DD8),
    .INIT_2C(256'h827D6029C66AE0F02EC2DC54B4C08642BC40602BEB02CE502CC501940D98009C),
    .INIT_2D(256'h8C3B2B1A0C65BAD55B9DA692089AB6C08D2908DD021DE02ED50392DD0C0DF966),
    .INIT_2E(256'h12024F1FED13BACC0AEDC0BEFBD0A996582879784636425153A417317658DD4C),
    .INIT_2F(256'h2024F1FED13D09CABEDC0BEFBD0A996582879784636425153A41731BA9CDD4F3),
    .INIT_30(256'h054F1FED13DF8C4BEC6F6A9170529E84FB57AD3BC9C2811ED70361BA9CDD4F31),
    .INIT_31(256'hFFFFFFFF68C21D21DF9E0999021D09708968C08DD908DB0E9902908D70E9F3B2),
    .INIT_32(256'h0000000FF1FF5F60FEFFFDFCF0BFFC0FEFBD2A926582E79F8463E42CF53AF17C),
    .INIT_33(256'h8080808080808080DE52D41FC7654321043216E000000F4080007B0000000000),
    .INIT_34(256'hE30E70EE08D0D89D0DE5030F9E7085583646D00368A044804009C09080808080),
    .INIT_35(256'hE50E7030E005056F0A80D0DD0D5589EE0B0E90B0E90B0E90A034E5040E90E708),
    .INIT_36(256'h0DD6055A088EC039C090840E90A029CDDCDDCFD99C7D494056D0D09F9D0DAAAA),
    .INIT_37(256'hF9CF9D0D89D0DEE0808558D00850468504408B0E90E50DE0E008D60550D0D79D),
    .INIT_38(256'h558040E907029CDDCDDE70CFD99C7D19B0E90E5055098E7CE50AD0AA2ADE0D10),
    .INIT_39(256'hE603004E00405650A80D0DD0D4650A80D0DD0D5589A056EC009E50E00D2C2950),
    .INIT_3A(256'h070450AD0A82A0A80D0DD0D0D0D09D0D0D0DF9D0D0D0D09D0D0D0DF9D0D08845),
    .INIT_3B(256'h6090A0D0D50046F0463023D46A10D540C04024C0905549A6046D5D5AA100266F),
    .INIT_3C(256'h1DDDD1927D27D09C0902DE6591302EC2DC4628E55D509E0D0D1C70A24DB0F246),
    .INIT_3D(256'h09F08519A23D7075860A676B5B575D0608630960AA20A1023C09920DDD21D092),
    .INIT_3E(256'hB575104024C0971808A409028EA582BCA02CC82BC43CA075FBC299521D21DDDD),
    .INIT_3F(256'h1DB0D1C902921D00D0D1C2990A24DA5C010A5FEC27D27D29C09C49C1960C9030),
    .INIT_40(256'h9D5D2ADD4D29DDED09E0A21D91E582EC402DC82EC0800827D099070D1CD1D29D),
    .INIT_41(256'h21DFBC8099049D1DD1DD9D1DA0A21D20D0D1C29408980A24D950DED19F60FB01),
    .INIT_42(256'hF9D0821D09DDD09903921D1021D800927D8902CE7127D79B02BC2CC27D083029),
    .INIT_43(256'hF091C006042F35203352050140EF091C0033520D02F607E9832153D302F2250F),
    .INIT_44(256'h95083088F20F980D9D0D4DBFD04E5F6D7E9969256D07E9613D7E941FCD50140E),
    .INIT_45(256'h6019076F0298062C855505903962C9565A535B095087406074802954C8F06580),
    .INIT_46(256'h009701E0E3C08D94005082100650910810B08D0076A8A087666EC00950D01908),
    .INIT_47(256'h888821E5648210029E0840E08D030888AE58ADDC84076C84039A58E0900927D2),
    .INIT_48(256'h06095D90A08957AC3000960DC302940203960A53F071C303F01CC07000920E5A),
    .INIT_49(256'h095DC0A08A5A00096F1C302910F0397DC30A53F071C303F077C6004AD7028CDC),
    .INIT_4A(256'h9810A581085E704302208D02970C03900A58A3F0082034077C7004AD9030DE05),
    .INIT_4B(256'h9D29984408486A862021C7A059B029950098408401D080970030F9954DCA5850),
    .INIT_4C(256'h3094DE030A43285090952DDA523D8529D08029D50A86A0509082DD2D923D2392),
    .INIT_4D(256'h0506039A023DA52DD95099529D85866BC30A0866EC303F07AC308609509A6DF0),
    .INIT_4E(256'h0497088040C0007C074C80807A0A0755F060870F0F99573C3070049C3029F035),
    .INIT_4F(256'hD0B100C07577C885005D900995DC0A505096074A09508658212900700094F97A),
    .INIT_50(256'h4AD4BC40CE0DE1C9026DAAC0F923D28EFA020408239B1A07427C43064C60748D),
    .INIT_51(256'h09896A4850A5768485085E702DD2ED2CD2BD0D030AD1D90A24DFE0A25D25D26C),
    .INIT_52(256'h670C3074B0903973C30A505093530C4436021C00D0DD0D49D1DD3D69DDDF9EDC),
    .INIT_53(256'h3C30F100505D9520F545E53580AF5E3000AA05E5E30D7095D90A535095095F09),
    .INIT_54(256'h3C3070073C30A74C90620DF0B004F620E6E1CEC00980E100C034A80AA05AE306),
    .INIT_55(256'h130F0954045218352110D0301010A08090530307C0A0A0B07A090755F0808707),
    .INIT_56(256'hF07050751F0C0E0D50F4E6848A052025451535F5458E535A8821202140A21102),
    .INIT_57(256'h749519F0903973C30A532C25151505AF4E61BC90203590060748F20B100C0741),
    .INIT_58(256'h050CB0080962070F10DD0C160C10DD0D5DD0C5BE000D9095DC0A56F035070C30),
    .INIT_59(256'h0870207A0A12201995326F050880D070073C30A08DE0D9009F995DC0A51094DE),
    .INIT_5A(256'hDC1D26160660F905A9151925806201660260251C1F010B0D50847A059602995D),
    .INIT_5B(256'h29C190865FC0870F9150804162580416258015208C0D80C1CC1EC0ED230A80C1),
    .INIT_5C(256'h9A059210020358810835088F2009881F0A0D400FC0899C89C79C69C59C49C39C),
    .INIT_5D(256'h9F08E58F5815825E0700E5088A4001560508F2021501F03070D4A10494039801),
    .INIT_5E(256'hB0B599770E0F6E621F4B1C074E4E400F4821F5821E58212582115821E5B08210),
    .INIT_5F(256'h1F4B10074E400F450D07C00F509258E509815A700020342608258158F58E5888),
    .INIT_60(256'h0E0908E008142014091FCA0808E08001F0B0A08E0000646670008C0E4F6E6702),
    .INIT_61(256'hCEDCDDCDCF082298C0880B54977010E209C5F5E50545A5098F0870770350509D),
    .INIT_62(256'h0D880AD08F0F20515F915B70E529CD020D35D2FD34D01DF901D04022D19CFD99),
    .INIT_63(256'h6DAA16A16A10040915158058AA0516020D09888C30B08F108EC6C080050835D2),
    .INIT_64(256'hC6CA1620C7CC6D8F0C7E08F3C8A98999009CDD24DCED22DC5DC7DAC4D159069C),
    .INIT_65(256'h701505698C015050902B036A0C30C6A015C980516A16A1615823DCDDCFD99C7C),
    .INIT_66(256'h45096024D501923D204576B04519452525153989620969085D045A0C301505C9),
    .INIT_67(256'h2045B5B5A50659009D09500AF074250906C06307025ECC90B582062F0003524D),
    .INIT_68(256'hD1965098560651045C6820AA05158391697C303570454065ECC820A2F6765036),
    .INIT_69(256'h9B0AE6C05570A4F97520E5820A2C5B70ECC659585D5F5CDD19450990556545CD),
    .INIT_6A(256'hA0A50900B509BE0A509D0A6A5F95088030D5A75106550558010ECCA50940EC08),
    .INIT_6B(256'h0DC511DD5E6E0E4D2B065651940C1D500C035D0A76B8C30C10BAC09EC049A055),
    .INIT_6C(256'h58503590EC009706564870C100D5B035F6F67011DD5E010DC550E4F6BACE6881),
    .INIT_6D(256'h20C10CB0B5B5C1B400BE0C3030E570E58076E620AE6CDECDE128A50930CB0C1D),
    .INIT_6E(256'h5CFD99CDDC7EC6D02092009AD5095B585450935890C515D525ECCEC00950D5B5),
    .INIT_6F(256'h9D5F045194540B609096D0BD09095C7C906586F0B1012092085C066808915891),
    .INIT_70(256'h0A0D575D610A0C1090D5092020E656760220558B7030A03536D6ECCB5B519D51),
    .INIT_71(256'hD0A280B6B70F07630BF089A0CD08827509CA030E6ECCD519B5B0CB07575D5C10),
    .INIT_72(256'hD3D70C300834D2FD35D9020DDD0CDDF9CA001D0901D8830665692BE000E5B68C),
    .INIT_73(256'hC8FB0D50D00D3006E00C30D208A8F20D620C60F5D5E5C580150915035DD4D34D),
    .INIT_74(256'h33202E213AE7E6A10108349313120349F044368D00208D23050A3003DDFD5200),
    .INIT_75(256'h801111AF0111159A112625398342630C24083092090298095D45E63F1E6D1A17),
    .INIT_76(256'h3E02DFDCFDDEDCED89C0DDDDCDDF99CA1BDCA028D4922D89ED0824A84080811A),
    .INIT_77(256'h0C4B675FECC5D29C4D59D3C09C4D59A026D05F91579D2DF9D0D79C2EA48ED3EC),
    .INIT_78(256'hC21E22C21E60024C23E24C23E60025D0050505D50827D09827DD029A5094A685),
    .INIT_79(256'hB9D0D8019A21D802C580D30D50C0F106C002C30D20C0DDCDDDF9888A838C8022),
    .INIT_7A(256'hA888DDD21DF703009AE6CE606029AE6CEB0F70EDCE606029D029ADDD21DD0D55),
    .INIT_7B(256'h6DF9DDD21DDFD19D7D2ADD7DD6D29DC9D6D7519D1D0108162065CDE415AE7108),
    .INIT_7C(256'h2AD09829D89A8A26DA08628ED7DD6DF921D21D29DFD19D7D26DD6D25DF9CD7DD),
    .INIT_7D(256'hEECCED1909CEDCDD19DDC26D1909DB002D58034C36C300914DA888A88F988AA0),
    .INIT_7E(256'hD9CE0CE7CD9CDCCDECDFCDDCE3CE1CA7CE4CE5CD7CD9CE8CDACD5CD0CD3CFBC3),
    .INIT_7F(256'hF8C2E3922250C5AC55C6BC3CC3AC38C6DC64C5DC4EC36C34C32C30C3EC3CC3AC),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    rom_out_reg_0
       (.ADDRARDADDR({1'b1,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rom_out_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_rom_out_reg_0_DOADO_UNCONNECTED[31:4],rom_out_reg[3:0]}),
        .DOBDO(NLW_rom_out_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rom_out_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rom_out_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "kernel/rom_out" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h26680AE52BACABB2B52785AF1C69696B6B0A40E3FF8610ABC2BD2098C6AB0258),
    .INIT_01(256'h878C090617A7AB227A787E0D9C7A687BBC27878B240A5AE52B225ABC278786BB),
    .INIT_02(256'h8AEE4682BC682B0A682BC682B0A2828FF22D33B2204B26074396ED6C0A5AB627),
    .INIT_03(256'h8380DFCBD40A8ABD2688A786A680A68686A6A68686A6AB62EA9AB22EA8ABA20A),
    .INIT_04(256'h00A00A400A44A4EABF2A826DBFE26DBFC26DBEA26EBFC26EBFD2A341A0DAA643),
    .INIT_05(256'h1A1F0A5BFD22A2A0AED2080A20A69BFD22A2A2AED2600860080080080016200A),
    .INIT_06(256'h12A74A32A82A24A12AA7A28280D0C7AA341A0FB2FB26A14AA6A0F0C7A1D12FB2),
    .INIT_07(256'hFB44AA8E02E02FB2480AE02E02E52E02FB20A0AFB20AEF4C9FC24AE1260BFC2E),
    .INIT_08(256'h28090E4A0A48E02E02FB20A0A848B92E12FB20AA04FD072AF26660D072B94E02),
    .INIT_09(256'h80ABC2B02B026AEAEAB02B62EAEAFB42A2ABA2A92E02E02FB24A4AA8E02E02FB),
    .INIT_0A(256'h4AE62180ABC2E44EAEABB2016B62EAEABB218F41A036AB420146AB52EAEAB526),
    .INIT_0B(256'h808698FF028121E8000007AD048AD048E944B040A4AED21A680ABA20A5AEF20A),
    .INIT_0C(256'h706BB4016B52EAEA098C6E42EA3AB02BABA098C46ABB20146AAD0482E5A8ED32),
    .INIT_0D(256'h0AFC2000081AAA7C9C47394977836775EB747617CC5D7C61071BF87FAF17DB8B),
    .INIT_0E(256'hA55C486DE33E3EF2C0B3CE6A7E0D7EED9FAE22EB2E52A74A340380068A5A7218),
    .INIT_0F(256'h1A0F80F80A1818680A580AF1C79EAB1A0808BAAA0808BA9A018018BA4A018584),
    .INIT_10(256'hA6ABC22E3AA2E33AA12EA7AA022A2A62E0D2E2990A38383838F9232828F92318),
    .INIT_11(256'h4422222222209004454254554244544206F1C009E4B0AA8AEA1A7A8E8A44A12E),
    .INIT_12(256'hAAAAAAAAA68096AFC24802244555524452433200222223524454423324544444),
    .INIT_13(256'h060A030D00070E1114216FDAC0DC9A066F908A6A80AA8AAAAAAAAAAAAAAAAAAA),
    .INIT_14(256'h0A0880A0880A0880880A098EA0884AC80980AEA26DADAE62D8D80B61A2A6DA0A),
    .INIT_15(256'hAEF2F1CD826103DBDADAD8D80AF1CEF21AD9FAFD1EEC09261D9A0AA8008AC8C8),
    .INIT_16(256'hE07907B0A07A6FDCCF9EBB2A980A980AE64EA2E6EE40FCEE24D8F1E26103DBE2),
    .INIT_17(256'h0CCFFDC079EEBC870A1D8CEB2E12C80A08ACA0FCA7FF098C8CAE126159CCFDCE),
    .INIT_18(256'hD8DBDA9FDA48492B09CCD8CA1DCEE92DA13CAD8D80980AC8CFD80D2CDBD8DACD),
    .INIT_19(256'h0DDCDAA6A6D80AE120F0E9A0F0E9A0AD80A1DCCE82DE40070DDA098001D2D032),
    .INIT_1A(256'hBDCDADEEB26516A6D40FDAA6EB2E1208ADC0FDA800FCA4062AD804DA0D2C61FA),
    .INIT_1B(256'hD80AE72DCEF4FDC03DBD8261DACD980DBED5D1DADCEE2091EDAE640F09A3F4C3),
    .INIT_1C(256'h2320DD2096C192CE940D0CED401DADAD80A4948D846D8DAE62D8C9D66D80DDA6),
    .INIT_1D(256'hDA41F908AD92AEDDCCF98FBCD98DBCE22D88EA2E74E020D92D1CE940FDAE94E8),
    .INIT_1E(256'hDCEFE9DCDEA26911D1CEA4D80AE72DC09DC8D8EB2C1D1CE620D1CC80D1CE940F),
    .INIT_1F(256'h4C0DDC0D2CDBDA3D1C3DDAE940D0CE94092C5A0D7C72E44EC2EA4E72FDD8092E),
    .INIT_20(256'hE3DADC3FDA1D1CE94400FDAEA4DEF908AD92AEDDC8F9CFB8D9CDB8E22DAE622F),
    .INIT_21(256'hDAC4E44EC280EA4E420D1CEA4E02EA4D88EA20F91D1CC80A0D1C2DE6221D8092),
    .INIT_22(256'hDC2610FDC2A0A6DC6FDC2610FDC0A0AEA4E72D8D8C8D80AE64D8F1DBEE20D1EE),
    .INIT_23(256'hE0ACCCDCFA4AA4AA4AA4AA999999989119910960886F1C0FEDD0A6DE0F1EDA6F),
    .INIT_24(256'hD0AD087A0AEDEC1DAF880FAED1EED98001DB72DB0AEF2E3EC2DBA8EFB0B1EEF2),
    .INIT_25(256'hD4DCC0AAEE2090F1E0A8F1DBEDA6A86A86A86A86DAC8FD8FDCE0A0D2D087A0FC),
    .INIT_26(256'hAEDCD98001DB72DB090AE1AEF2E3EC2DBA8EEB0F090AEEF2C1A4AA4AA4AA4AAE),
    .INIT_27(256'hA6D808002DBD8EFB6A8D002AAA8AAE226F18F9ABD9AB2AEE2A808002E54ED20A),
    .INIT_28(256'hC81A2DCC2DCAFE26F8D002DAF8DA6F98D9DA9E22C80AAE6F18D92AED2E22EF22),
    .INIT_29(256'h0AE8208120A0DCA0D200AC80A0F120AE1284CA08A088FBE22C8CE1BDB08AC4DA),
    .INIT_2A(256'hF0C0B0CFB41B4FDD0CD0A40AD08FAF8EAF88AA6FFED0AD08C84A0880A46A6A6D),
    .INIT_2B(256'hF1C2F7C4713082723D0881A0FCCAFBCA0866CDD08263DDC0B4CC6C8010880800),
    .INIT_2C(256'hE0790B08ECA80FFE08808AC8CA118CA0880A2D08C2D08C0F08A3D1C0F1C0F2C0),
    .INIT_2D(256'h7E0ECE8EE4F8E7BF8E7BA0A090C0E74D1804D1A1309AEF08C1D0C08A6D087AC8),
    .INIT_2E(256'h502305325301325243224524444344355443453554434530455345318888101E),
    .INIT_2F(256'h0A20523D3095CA3B53DCDDCCCC3CC2DDCC2CD2DDCC2CD20CDD2CD298888989F0),
    .INIT_30(256'hA90583D3095DA3A53DBAAABAA3BA2BBBB9AB9BABB9AB90BAA9BB998888989F8D),
    .INIT_31(256'hFFFFFFFFEA40980927AED0C030908A0D0CEA4D18F2D1A0D8C0D00D1A0D0CF8A0),
    .INIT_32(256'h0000000FF1FF0F09F11FF1F1F01FF01F000090011100901111001019F0119011),
    .INIT_33(256'h530EB9641FCA7520045504444000000000000000000000100000390000000000),
    .INIT_34(256'hEB2E92E827D0800D0AE820D3CE927986A494E42A6301924FA220240C9742FDA8),
    .INIT_35(256'hE82E920DEA20B96390FDD0CD0AA80AE82F9EA2FBEA2F9EA201A2E826BEA2E927),
    .INIT_36(256'h0AE32984915F120A28A65FBEA20D02D0AD0AD081AD080ADDACD0810D2D0AEEEE),
    .INIT_37(256'h3A25AD0800D0AE82761986E4240D963039265F3EA2E82EB2EA27E32986D08F2D),
    .INIT_38(256'hAA11F3EA20D02D0AD0AE92D081AD080AF1EA2E82A80A7E94E82AFDC0A8EB2E12),
    .INIT_39(256'hE020592EA2EDACF30FDD0CD0AA6F10FDD0CD0AA80ACDAEF124AE82EA2EB40A0F),
    .INIT_3A(256'h34FBA6AFDCBA860FDD0CD0A6D0820D0A6D08D2D0A6D0810D0A6D08E2D0A615AA),
    .INIT_3B(256'hE5E7EDEFBAFDBEDDBCE109ABCC0DBA17131F0922A6B80280FBCB8B48C090AB43),
    .INIT_3C(256'hA4D080A0980901A24A609EB8FB1F09C09AB809AB8B80A1511D0209409ACDFABE),
    .INIT_3D(256'h9AEDA60A009A6FAAAC6A6A4A8A4AA033FAC3DAA6CC05C0F0922A0A6D080A8800),
    .INIT_3E(256'hA4AAB3BF0922AF9FDE40F0E09AAA80982F09CC09AED4EDAAE340AA80A80A0D08),
    .INIT_3F(256'h0AF7D02FD020AA2D11D020A29409A98EFFDAAE740980900A28A20A20AA52A70F),
    .INIT_40(256'hAD0809AD0809AD081A1B40AAF99A8098FF09CC09AF22610984AF307D02D0800D),
    .INIT_41(256'h0AAE3419AFF02D0AD08F2D0AFB40AA2FA1D020A2F0229409A986D081AE02E328),
    .INIT_42(256'h240660A80AD081AFD020AA1F0AA460A09800609EFB098F20F09C09A09A61FF12),
    .INIT_43(256'h425445222454445255455C545244254452554550A544A4444454450A25455424),
    .INIT_44(256'h9A61F12CFD2720FBB01928440A445440C445445450A4445450C4444440C54524),
    .INIT_45(256'h1BF92983F0C3BE34C8DAD80D0CE34C8DAC8DA0D9A619AF82981D0CEB470FCA0D),
    .INIT_46(256'hD0CFBF42E14610A0F9A61BBFFA80A1BF420DF0269A86A669AACF124A0D0BF924),
    .INIT_47(256'h6A61B99AA8CB90A0A0BF620DF022949489864ED4609E1460D0C9A4EFED6209AF),
    .INIT_48(256'h201BAE02A6198F040F6EBAF440D0C1B1F0C1FBAF12F040FF02FF4F1260A099AA),
    .INIT_49(256'h1BAE02A6198EF6EBAEE40D0C1B0F0CF040DBAF12F040FF02F04E1928EC2F44EC),
    .INIT_4A(256'hAC0FFAC0FFAF22F82FF261D0C4B4F0C5FBA48F12610FF12F04E1928EB20DEB20),
    .INIT_4B(256'h5905B9A1F9E9CA6F42FF4F620A0D6CBA60A609F62FD230AFD22F02BAF74F8F80),
    .INIT_4C(256'h0B9EEF20B9E0A980A6B806BB806BB805B6FD05D13C9A8980A6106906B06906B0),
    .INIT_4D(256'h2095F0C5F069BA069B860BA059BA9EFF4090E9AFF40DF02F040DBA6980A98EE2),
    .INIT_4E(256'h20A1BF32FB092FF22F042F19FE20FBAFA23BF121D02BAF140BFD2F040D0C49FD),
    .INIT_4F(256'hD2BB0A0FBAF0466019AEB2F0BAE02BA980AFFBAF3BA61A89B90A0A0F6CBABAF6),
    .INIT_50(256'hEEBEEBF44FCBFCB0D0AAA01F0209A098E42FD0CC099BB0FBC098F82F54FDBCCE),
    .INIT_51(256'hFA3F8F880DFAF8F880DFAF2209809A09809AF020B0D0A09409AF22009A098098),
    .INIT_52(256'hAF140DBA79FF0CF140DBA980A98036C8C860A80AD08D000AD08D080AD087AF24),
    .INIT_53(256'h340DFE29892FAFD2A8CAA8CA0D8A8E125B449AA8E12EC2BAE02BAFD2B86AFA2B),
    .INIT_54(256'h140BFD2F140B4F0479F42EE2C592AE0DAEA92F121A0FAD0A0F9A8EB449AAE12F),
    .INIT_55(256'hB0AEDBA0BC8BBCC8BB0ADD0E1F0E4D3129ADB5FF22DB5F09FE20FBAFA26BF12F),
    .INIT_56(256'h221A1FBAF220A119A6AAAA12F42FD2C8CAC8CAA8C69A8C681ABF0ABB0AABF0AB),
    .INIT_57(256'hBAB86A59FF0CF140DBA036C80BC80BAA8A8F245A0F9A4A6FDBCCFD2BB0A0FBAF),
    .INIT_58(256'h2EDFD2630AF420DFE2ED2AB1BFD2ED2AAED2AAF820AEB2BAE02BAF82FD2F140D),
    .INIT_59(256'hBF621BF6280A0D02BA0AF822BF3289FD2F140B461EF2EB2E0E2BAE02BA13B2EF),
    .INIT_5A(256'hCD0AA8A8A8094EAA1EAA0EAA3AE0DAE0DAE0AFC4F225AF19A612F620A0F02BA0),
    .INIT_5B(256'h0A20A62C8FC200D7C9A65A8A8A87AAAAAA76980DED08FDD0ED0AD08BA13AFDD0),
    .INIT_5C(256'hC2F0CBB0A3B986F4249A636FD23046F2205920AFC240A20A20A20A20A20A20A2),
    .INIT_5D(256'hABA4AA4AA4CA4CA59FD298681EEE2AAFD1CCFD2BB0AF226A1192AED0C0F0C0F0),
    .INIT_5E(256'h62A86AFD2ED9E9EB99ABB0FBC9A980A98CB9AACB9AACB9CACB9CACB99AFD8B92),
    .INIT_5F(256'hD9ABB1FBC980A980A1BF226A806C89A8C61C88FD260CBABA69C86C86A86A86AF),
    .INIT_60(256'hD2AFFF2261020D021AF246AFDF22FD2F221A1FF226CCAAAEFD261ED9A9E9EEDB),
    .INIT_61(256'hD0AD08D087A0A8A76BF32A81AFD21D0A9A989898B8B8A80A71BF12FD298980AD),
    .INIT_62(256'hAA5FDCFD8FAFAC808120AF92B80AFB20A801A09801AD18E2D1AFA20A892D0810),
    .INIT_63(256'h0AA2B02B0203B20AB8B61B6100BAB860A80A663F920D1FE2FB4FB2FD21F101C0),
    .INIT_64(256'hD08AB8FDD0ED0E9FAD0A65F4442A4FA0F12D0A0A8D080AAD08D068D08B6F91CD),
    .INIT_65(256'h1BBCB626E1BBCB6360A13AAF640F9A4BBC361BAB64B64B8BE90A8D0AD081AD08),
    .INIT_66(256'hA80A1D0AA0D020AA2FBAD82FA804AA9896BE1E3AC0BAE1DA81FBAF1409BCB626),
    .INIT_67(256'hDFBA98948BB98B91CB3AAAD80DDE980ABE2BC030F9AFB4BD9AFE2AAB331AA0A8),
    .INIT_68(256'h88A980AA82F9A1DBA9EFE2A0B6BE39AB4F9403AA0FBA0F9AFB4FE2DAB6D4C3AC),
    .INIT_69(256'hA0DCBA0DBA11A20AA80FBAFE2DA98F92FB4B8A0AAB8BAD080AB80A0FB89AB8D0),
    .INIT_6A(256'hCDA88ADFA80AF82A84ADDACA8021B11903BA4AAFDBAFDBA1D37FB4A80A0DF120),
    .INIT_6B(256'h09AA009AA9A399E3A4FBAB80A0FADBA0A0F9A2FCAAF4409FD2F440AF120A0FBA),
    .INIT_6C(256'hAA0D9A0DF121A0FBAB8C1FAD0ABA0F9A9E9E2D00DAA2D00DAA3F9E9AF3498EE0),
    .INIT_6D(256'hF9FD2FD2A8A4ABA80AF82F922FB82D9A0FACB803CBAD0AD080A7A88A4DFD2A9B),
    .INIT_6E(256'hAD081AD0AD08D080ABA096A4BA6A898A8A80AA80A6A8CAA8CAFB4F122A0FB4AA),
    .INIT_6F(256'h4BA0FA804AA1DFA21DAE1DFA20DAAF5421BAAE2DFB20A1A1DAA33B6360208040),
    .INIT_70(256'hACBB8DAAE9D09FD2DDB8800D0EBAACD80A1FAA5F92F13FAAACB4FB4989402B80),
    .INIT_71(256'hB20AD1ACF92DDACEDFA27AEDFB270AA85AFC20DBCFB4B8049ABDFD2D8D4B8AB0),
    .INIT_72(256'hF9B9FF926201809A0180F0AAFD2D087AFC2D1810D1A708DB8A80AF823FBAAE5F),
    .INIT_73(256'h65F52F12F52FA2D188060DF02D97FA6AE0DAE6AEAAAEAA3608200A6018F9B018),
    .INIT_74(256'hF3F5F0F9F4F4F6E36F18019C9CB0B01B1AC8C81FA3A33CCC6FDC0D80DF0B0AA0),
    .INIT_75(256'h0DCDC920DCDC95AACBCEC80AAB8B80A3AFDC009009009A0AFEFAF6F2F3FEFCF5),
    .INIT_76(256'h080AD08D08D08D080AD08D08D087AF2E3FCF660880A0880AF221CAA9EFEDCC98),
    .INIT_77(256'h6B8B8B8F64D084AD089AFF44AD082A0F0AA082A08EAD083AD080AD08CD18D08D),
    .INIT_78(256'h808808A08A09608808808A08A096088698909A98660980A409A0D0CBA6B8B8B8),
    .INIT_79(256'hF2D0A2F02A0A29A06E12FA2F120DFE2FB28060DF0213D0AD087A494840167608),
    .INIT_7A(256'hA6A6D080AAF020F128FB4FD20F028FB4EB2F02F94FD20F020F128D080AAD08B0),
    .INIT_7B(256'h08FAD080AAD081AD08096D0AD080961ED0AA802D0A070B040F040E071C132C46),
    .INIT_7C(256'h098069098C68A209AA6A809AD08D08FA0A80A41AD081AD0809AD0809AE54D08D),
    .INIT_7D(256'hE84D081082D0AD088AFD40A802D1AFDD1AE120160160F1200BB494844E260EE6),
    .INIT_7E(256'hFF4F04F04E04E04EF4EE4ED4E14F24E84F34F24EC4EB4F14F14F14F54FA4F540),
    .INIT_7F(256'hF4FEF45455E04E04E04F94026026026FD4FE4FD4F94026026026026016016016),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    rom_out_reg_1
       (.ADDRARDADDR({1'b1,D,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rom_out_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_rom_out_reg_1_DOADO_UNCONNECTED[31:4],rom_out_reg[7:4]}),
        .DOBDO(NLW_rom_out_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rom_out_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rom_out_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_block_test_0_0_rom__parameterized0
   (c_data_debug,
    \IRHOLD_reg[1] ,
    \IRHOLD_reg[0] ,
    \IRHOLD_reg[3] ,
    \IRHOLD_reg[2] ,
    \IRHOLD_reg[4] ,
    \DIHOLD_reg[7] ,
    \IRHOLD_reg[6] ,
    \IRHOLD_reg[5] ,
    ram_reg_1_1,
    \data_out_reg_reg[1] ,
    \reg_1_6510_reg[1] ,
    \reg_1_6510_reg[1]_0 ,
    color_ram_reg,
    \addr_delayed_reg[14] ,
    Q,
    ram_out,
    \reg_1_6510_reg[0] ,
    \addr_delayed_reg[8] ,
    tape_button,
    clk,
    sel);
  output [0:0]c_data_debug;
  output \IRHOLD_reg[1] ;
  output \IRHOLD_reg[0] ;
  output \IRHOLD_reg[3] ;
  output \IRHOLD_reg[2] ;
  output \IRHOLD_reg[4] ;
  output \DIHOLD_reg[7] ;
  output \IRHOLD_reg[6] ;
  output \IRHOLD_reg[5] ;
  input ram_reg_1_1;
  input \data_out_reg_reg[1] ;
  input \reg_1_6510_reg[1] ;
  input \reg_1_6510_reg[1]_0 ;
  input color_ram_reg;
  input \addr_delayed_reg[14] ;
  input [3:0]Q;
  input [7:0]ram_out;
  input \reg_1_6510_reg[0] ;
  input \addr_delayed_reg[8] ;
  input tape_button;
  input clk;
  input [12:0]sel;

  wire \DIHOLD_reg[7] ;
  wire \IRHOLD_reg[0] ;
  wire \IRHOLD_reg[1] ;
  wire \IRHOLD_reg[2] ;
  wire \IRHOLD_reg[3] ;
  wire \IRHOLD_reg[4] ;
  wire \IRHOLD_reg[5] ;
  wire \IRHOLD_reg[6] ;
  wire [3:0]Q;
  wire \addr_a[9]_INST_0_i_5_n_0 ;
  wire \addr_delayed_reg[14] ;
  wire \addr_delayed_reg[8] ;
  wire [0:0]c_data_debug;
  wire clk;
  wire color_ram_reg;
  wire \data_out_reg_reg[1] ;
  wire [7:0]ram_out;
  wire ram_reg_1_1;
  wire \reg_1_6510_reg[0] ;
  wire \reg_1_6510_reg[1] ;
  wire \reg_1_6510_reg[1]_0 ;
  wire [7:0]rom_out_reg;
  wire [12:0]sel;
  wire tape_button;
  wire NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_rom_out_reg_0_DBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_rom_out_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_rom_out_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_rom_out_reg_1_DBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_rom_out_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_rom_out_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \addr_a[12]_INST_0_i_6 
       (.I0(ram_out[4]),
        .I1(\reg_1_6510_reg[0] ),
        .I2(rom_out_reg[4]),
        .I3(\addr_delayed_reg[14] ),
        .I4(\addr_delayed_reg[8] ),
        .I5(tape_button),
        .O(\IRHOLD_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \addr_a[13]_INST_0_i_10 
       (.I0(ram_out[5]),
        .I1(\reg_1_6510_reg[0] ),
        .I2(rom_out_reg[5]),
        .I3(\addr_delayed_reg[14] ),
        .I4(\addr_delayed_reg[8] ),
        .I5(Q[3]),
        .O(\IRHOLD_reg[5] ));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    \addr_a[9]_INST_0_i_1 
       (.I0(ram_reg_1_1),
        .I1(\addr_a[9]_INST_0_i_5_n_0 ),
        .I2(\data_out_reg_reg[1] ),
        .I3(\reg_1_6510_reg[1] ),
        .I4(\reg_1_6510_reg[1]_0 ),
        .I5(color_ram_reg),
        .O(\IRHOLD_reg[1] ));
  LUT5 #(
    .INIT(32'h8AAA8000)) 
    \addr_a[9]_INST_0_i_5 
       (.I0(\addr_delayed_reg[14] ),
        .I1(rom_out_reg[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_out[1]),
        .O(\addr_a[9]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8AAA8000)) 
    \c_data_debug[0]_INST_0_i_6 
       (.I0(\addr_delayed_reg[14] ),
        .I1(rom_out_reg[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_out[0]),
        .O(\IRHOLD_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[1]_INST_0 
       (.I0(\IRHOLD_reg[1] ),
        .O(c_data_debug));
  LUT5 #(
    .INIT(32'h8AAA8000)) 
    \c_data_debug[2]_INST_0_i_6 
       (.I0(\addr_delayed_reg[14] ),
        .I1(rom_out_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_out[2]),
        .O(\IRHOLD_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \c_data_debug[3]_INST_0_i_5 
       (.I0(ram_out[3]),
        .I1(\reg_1_6510_reg[0] ),
        .I2(rom_out_reg[3]),
        .I3(\addr_delayed_reg[14] ),
        .I4(\addr_delayed_reg[8] ),
        .I5(Q[2]),
        .O(\IRHOLD_reg[3] ));
  LUT5 #(
    .INIT(32'h8AAA8000)) 
    \c_data_debug[6]_INST_0_i_5 
       (.I0(\addr_delayed_reg[14] ),
        .I1(rom_out_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_out[6]),
        .O(\IRHOLD_reg[6] ));
  LUT5 #(
    .INIT(32'h8AAA8000)) 
    \c_data_debug[7]_INST_0_i_5 
       (.I0(\addr_delayed_reg[14] ),
        .I1(rom_out_reg[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ram_out[7]),
        .O(\DIHOLD_reg[7] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "basic/rom_out" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hAFAF83321415178C9A8E9A81828C97808F94C500BEB487DD718039312D233B34),
    .INIT_01(256'h777C706C7B7D457C8D3E242B24FD9A07F13E3D30C8CCC961BA161D19A56D6B86),
    .INIT_02(256'h5C4152D94450E93450E91414485E2F64E5054E3AF3DF56F80FAFB1BAAB829899),
    .INIT_03(256'h205BF0654969256561341FC4917EF0F43D52E25452253F752F435269E52F4F74),
    .INIT_04(256'h05434FEE5848303E6F4821475E45753FC3E50F3934D32C3439C4EF34E92034E9),
    .INIT_05(256'h43E5CB550E41E14E933F30857FC4E22133F05262353214E9E73CDE2F4E1EFADB),
    .INIT_06(256'h0F04FE05C96E50F05C9635C9609E1D0FF40F7449D4487924465C4283331C1642),
    .INIT_07(256'hD5C96045045F04FE5C960450E904FE4E5352004FE05396544E5F604FE05C96E5),
    .INIT_08(256'h25452814E932F6045F84970485E252D5E05396540C175CC95D1E05C9607E9339),
    .INIT_09(256'h592FD5D06F045F7FC6256F9494E1510C175CC9141406F045F253F7045F84970E),
    .INIT_0A(256'h175CC9F25A0920EF93969491221047D945240923325304124E5D54143047654E),
    .INIT_0B(256'h85C0DF30FF401C5D2F6141405C967EFC0FF407E92438341D39D050944352940C),
    .INIT_0C(256'h2B2525201F10121012151C1E41FC969256EF943E56047654E555E94EF3047E13),
    .INIT_0D(256'hADE94152AD00E9002F225000DBFD33343E3E302D2425282A2A2D202F222A2A2F),
    .INIT_0E(256'h82415480080A298A7012D957013DA513D9512DA0A5101911D8888A00B1522AD0),
    .INIT_0F(256'h50E9A020A96B681A190881A14096808525858B630A5258A53088A05B5825F5A5),
    .INIT_10(256'h36DAAA30C0201035506044888A0815872560A0A758892820354080440E024A25),
    .INIT_11(256'hF0009BE03069D20308A4BE030996A04088B70F982100B50A703509FC03537D25),
    .INIT_12(256'h5D58F18F5550525D535F11040630B45909B071C59060A6F200A030B4A650032C),
    .INIT_13(256'h5B5A5D588020D53069020A5636908412183630258568308D5F58A05E5F9E545D),
    .INIT_14(256'h211083425C4B540C530690808F11C98B4E4D524151FC1ED544538094810B4E48),
    .INIT_15(256'h40A634CAAC47C721090820DD0D9120020D0352621809352100A2588B021840D0),
    .INIT_16(256'h00E9820D88AA68B40014D0C94009509940F9D0F46029857009408E0F97020DF4),
    .INIT_17(256'h9A00D98B6A60081B98B085F020D85F0598F5209940A98601B91B98814B500095),
    .INIT_18(256'h70F18AF18A0C0F18459083080F15588F0F106F510C6B50A5F9B61D9E020D400E),
    .INIT_19(256'h8866928D0241504F5E4D544358475F70D0096E0E509C5D5298B5B18B1809D008),
    .INIT_1A(256'h54588609B0030E0B9C00906309B090B940600B5F9C5A5F9B58005E509888AA28),
    .INIT_1B(256'hF5F9F56029B70F99409DD094C020444055F18AF18A708C030F1F4105545F9605),
    .INIT_1C(256'hB70200E9850A00E9880AF094AF98F0F430F97036C36C5005F6F18AF1800F1108),
    .INIT_1D(256'h2525F965DA0DD0EF0498958A5809B58A5889603B09988AAF9A503A0950050950),
    .INIT_1E(256'h00E4D540A20B4A58C08198958A5E80CB0DA00306099090B2090C9E3C342570B9),
    .INIT_1F(256'h0C980D98A70391009C07EC7D003038CB620A5A58A5A1895A188BC308A12030A1),
    .INIT_20(256'h4D5C08A6B4A5C0810F1002415810C419B5880CEF04903090B9F8C60A995C03C8),
    .INIT_21(256'h60069C308F000980A495C4B5B4A5D547C30E4A27036C49C30301988C4B5A495E),
    .INIT_22(256'hC6B540870B6A588B055A5459589909B07EC8000908D98958A58A58B53B03987C),
    .INIT_23(256'h5A588960B58A58A589588F8C47C12CC2B0D9A3A0A5F9D00B50905A519F5E0670),
    .INIT_24(256'hB09905015EF0795099090DE09030298408580A18675768584007602CA20B620A),
    .INIT_25(256'h54099255575F97056460208E0C99B00307FC84056109940D987E07DC80C30090),
    .INIT_26(256'h0D00A8DE08D58E5EF029A4950B091C03056204575455646555525454526A26A4),
    .INIT_27(256'hACC0AD01416A20AD014641400D069660C0F0A48B0C0915589145001F0CB02088),
    .INIT_28(256'h454E0354187070454120DECF928C3000021FBC553446CB0A20F060814AD0A850),
    .INIT_29(256'h091018910189101006B0140500196A004F514054504100A8C544570D545D080E),
    .INIT_2A(256'h0DD0E0D4DE0E0B970C9B086900393050090B10A0C8180368EF0C9507E0B5CA60),
    .INIT_2B(256'h094F00886019F9C0A988F0080F9B70A95034B70D9003510F220D0930BB0B1047),
    .INIT_2C(256'h93035B8CA5030D98B7021C0A800A66047020BB0A2C03060A8A5095A60890997B),
    .INIT_2D(256'h393600B4A5E4D5BE0D0C947C825035F8CA49504F540F04010150F91C0F9CD9C0),
    .INIT_2E(256'h903602FC035BE01E036EF0C97E003036CF00921D0920121E036EF0C97E003000),
    .INIT_2F(256'hB5060358BC9603035E020D88CB506029F70D035B901FDC9360B10EF0B9ED0B02),
    .INIT_30(256'h010F220D140C01400090B4A64436C4B5B4A5A4950B044361509C89241650CBB0),
    .INIT_31(256'h4D081009B4A5858C975A9702975C07509A68901410D4030B4A6B90B50303550C),
    .INIT_32(256'h220A8960C5CED0D0090B4A5C4B54435B4A5BDC30C970090920E5C30C1C9A0720),
    .INIT_33(256'h485F0BECC0C97035B0310087C30164435C1CC030A0908B0058A18F5A18C0A18D),
    .INIT_34(256'h845698498AA47CA2503A0A4950B03000400D421430DF260F452F0D452FE79012),
    .INIT_35(256'h090AA19A7ECB511DA512DA510D951FD7019D8ACD010B00870A4956519DAB2010),
    .INIT_36(256'h70198090D509E303B0198A8402A6B620A647C62D003030D4848DE0D4003010C9),
    .INIT_37(256'hB48E008DD0700098825A25F96DC30D57079B0C0D6DBC030D510D5D519A193039),
    .INIT_38(256'h5826258800E65F8CD9CD5E3080198029908000970D5B0A6B620A6AAD6F060A70),
    .INIT_39(256'hF565E58D58C58B58A5895825A8B4DD03049308F002C815825835845855CB0883),
    .INIT_3A(256'h4A5F02910A980B9E0E91AF9203CB20E089F0F9F8C30130C3C30030D5093AC015),
    .INIT_3B(256'h0C9C89C99DE0EA0F7C304934C305931CF9458F9551F0B080308972C47081009B),
    .INIT_3C(256'hC0F40050960D5645654450B005539452980095509458DAC885047CB203C30A10),
    .INIT_3D(256'h28F405090B040D0F4031CA8418A4100D0E404FCE8040D460148E4F4040908040),
    .INIT_3E(256'h5A8DF0ED0DE0EA000F0030A8AB2C5445CCCF706040A03002400553446FE0CFC0),
    .INIT_3F(256'h0BC085B55575B5451F0B400CF0DDC04065FB955FA988E10F6C8A887E08A84585),
    .INIT_40(256'h4C5342615660D6D50901CACB00099A5A5F9E530D0031CB575B5458B585B5551F),
    .INIT_41(256'hD0CCCF92025AA81220F2F021C1C08F06670A88F065F916401980158AD4C66A0D),
    .INIT_42(256'hF9604960130B0030AB013050030E6D602F8C3013009055C609002040090000AE),
    .INIT_43(256'h0F15520F54004F506E6D5040011C308905866030A09A5555E5090005305900D5),
    .INIT_44(256'h04039F8C3090F090B04964550F03950A9880598B95019C081079F588D0F18658),
    .INIT_45(256'h8F18F18F1809F1658F1550004F5894853809485810798B4A5241504F504F5504),
    .INIT_46(256'h5D065DD0DE0030054451F0000000948581004F559AB50847581004298F5F18F1),
    .INIT_47(256'h1D5512D45811D812DA8865855812085586588008D58E5C5CBCA0CB0105990091),
    .INIT_48(256'h18AF58F1860F16560558F1009014402505F605F6C5F9E58D58E70B420C909081),
    .INIT_49(256'h516AA20F1658A10F1555224004801402AC70F140B514070C53247CE2C227005F),
    .INIT_4A(256'h24154802083085A895D095C0B62425163C0F1A8F18098A198880C409B2F1888B),
    .INIT_4B(256'hE0F155845A88251509B5F1820C5F105825F120F515896502696B081850142609),
    .INIT_4C(256'h5A3500986AA2065A10555225A0B61655248A45A3C0A081525845C25C70F1A860),
    .INIT_4D(256'h0D5030D6308958A85A8B02616408A8AAA0002D50995F1885F124075885958758),
    .INIT_4E(256'h0509EA036031047CB2C52008A6B009F008C4C023425D60225458153585606603),
    .INIT_4F(256'hE108E58F5310DDCF4E50200509EF0594FC8808A58B58758858EF029E70DD00B0),
    .INIT_50(256'h58E58DA0875885B5E18A5E18A58B5B4084A0887188590E18A75E120F58E58DD0),
    .INIT_51(256'h440140654462000F988DF000DD00E188E188E188E188E1800B58A58F8C30090F),
    .INIT_52(256'h8B0294005268100615F58148102930854075C0F18F0342504F58676220153426),
    .INIT_53(256'h1044358F98F606688876D480454460025351525051547C9250206668004F6450),
    .INIT_54(256'h029906F52615E4F40045368576008F50956060F50208A64554435B0154010248),
    .INIT_55(256'h62566C30157024968535399685305D050F540043625E6D535797057050653625),
    .INIT_56(256'h02130570A0854094363620252559A0021800A308959521885852188218A21003),
    .INIT_57(256'h62025258355535F6E5362505F600F4406005A034E06045218A218B0218002185),
    .INIT_58(256'h8555ACE189596AE1858543F096854635B50905A5F5E1558A495550E5F5000363),
    .INIT_59(256'h88F100D8C4A06A004F56C06A014056A045047C7250418F100058F58DF0E30845),
    .INIT_5A(256'h88218A2188210086B034255445DF006620555588808512188A08342688F18AF1),
    .INIT_5B(256'h4AC88210084D0198A7100007539658075C0840342684620353588B034F044308),
    .INIT_5C(256'h9909055F976CF90187104AC6C083620252588886A014054D08A88A0140801710),
    .INIT_5D(256'hC7200A0088855158058A88855888E70D0551055F960010288AAB07107E0ED060),
    .INIT_5E(256'h6262416B4A687C3072009C560046180DA003028C32C821008072008D60263032),
    .INIT_5F(256'h01915D0657ECED0770DA00B4A6241641008C300904188410056810B63645258A),
    .INIT_60(256'h00A67103009002967B004100A7B032C55845884100770845855055445445CB07),
    .INIT_61(256'h040158E0895926606BCC30AC0C09908AC15F5E565F965AC087CF01908095A541),
    .INIT_62(256'h03955450490565F989020901070F490016058709904004012640009F964E4142),
    .INIT_63(256'h650651509400989045606465636462636A026880097030251501935250294535),
    .INIT_64(256'h36262016E01519F9701582026364656061996C25A52535B53545C54555D55505),
    .INIT_65(256'hF202620366046A056E00605F90555F95545F94535F93525F92565F9650065646),
    .INIT_66(256'h000108C08A46362616161620164005889608089148424143424443404445247C),
    .INIT_67(256'h06915098F91528C3020CB0872100000043451434500BA82638604BB309B6EF30),
    .INIT_68(256'h0059585756509A70ABC30AC09059DE088709009030901980090C9BF090B98709),
    .INIT_69(256'h66665A56575B57585C58595D595890809A93C30BFCAE025A9035A9045A9055A9),
    .INIT_6A(256'h40158F09501595218A509E5F565E5218B5218C5218D521403425060A80696867),
    .INIT_6B(256'hC00000407016870F6022029800ACC09EC87C8850F965065F58BC30150940C8D0),
    .INIT_6C(256'h854D44044C4A034B40024A419C2A016A701515809CB060AC0B2CB20F602A099C),
    .INIT_6D(256'hAAE009BFC8A525A5B535B5C545C5D555D5820E060A6B6C6D6E0819402095890A),
    .INIT_6E(256'h82509652183521845218552140342587C559545853575256547C42BFC805AAAA),
    .INIT_6F(256'h65E5004211582125F965821358214582155403426CB0A496400072CC20041521),
    .INIT_70(256'h0925CB001920F9A65901598C209F07006B01500690A850562CB000690A058552),
    .INIT_71(256'h203541890250941101420654140A84100544506682C650516455509AF9258235),
    .INIT_72(256'h09658084990609912A9D085F9A9064098A015C1CF9206580554105F98B045418),
    .INIT_73(256'hD9F0B0AD4A200085545352582C75551509A09646504CB0000915084900252526),
    .INIT_74(256'h9CE5809E004C0030067040B980A9A0D9E0B9700300059E0E9B003050B9407640),
    .INIT_75(256'h08DACDE00988A20D620F48F4C0107590E6A207090E6AE09020E5D58E530F4F6D),
    .INIT_76(256'hBEED7BEEDFCEBD0CE5098A1008AE58AA9EC10044990A9E58AC16F565E5CC08CC),
    .INIT_77(256'h90200009F4C301609814650F9D920640910BECDF0C90802362596A5DA0301908),
    .INIT_78(256'hB990A98D512CB0890C0D6AE0E0D6A20E020CB0D03920E0CB0D089D579A80D0D9),
    .INIT_79(256'h35F793545F894555F998550200140F980960A0F98E9143020AD6E529829AF960),
    .INIT_7A(256'h4040A09F9A74140F98E960D60F9F9A814748888F9A9F940AA020E040825F6925),
    .INIT_7B(256'h909129A139A9B0A988F2A10959119D9AE580980E0E6B9810E9800980F91460C0),
    .INIT_7C(256'h300AFFFFFFA000CFFF830008FF06100D0F06800FAA0000001009109090F98014),
    .INIT_7D(256'h09500B20F019CC0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAACC0008DFF0E0003FF0B),
    .INIT_7E(256'h1065F9656015A0A8FD0A8000E99A088BE074830CB000E9CC0F0E5B4000E289C3),
    .INIT_7F(256'h00CC30300905A80F0F9000010821067D5EA893CAC4DA53EF7B3E646E84179BA8),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    rom_out_reg_0
       (.ADDRARDADDR({1'b1,sel,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rom_out_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_rom_out_reg_0_DOADO_UNCONNECTED[31:4],rom_out_reg[3:0]}),
        .DOBDO(NLW_rom_out_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rom_out_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rom_out_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "basic/rom_out" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hA9A7B2BBE6E5E6B2A4A2A3ADA8A1A2A7A9AAA0B8ABAAAFA1A4A344544444E7E9),
    .INIT_01(256'hB3B2B0BEB8BAB6B7B0E0EBE6E6BEBEE9B7B9B701B5BCB3A4A7ECEBE2A8A5A9A5),
    .INIT_02(256'h44C445C44D5544A55544C544D544D44C44B16AD5BB7AE4AE5B77B17B27B57B67),
    .INIT_03(256'h55C445C44D44545C545C444D445C4D455C45C55545C5544C545545C4C55C544D),
    .INIT_04(256'hD455D44C445A455C4C5A445D44D44C5444C454D55C44D44D544D444D4455A544),
    .INIT_05(256'h55C44C445C54C45C45D44D54C44C45D55D45C54D55D44D44C45BBBD4C44DAAAA),
    .INIT_06(256'h54254424444C45424444D44442544424450C4A444A54445A5444A544C54C45A5),
    .INIT_07(256'h4C44425555542544C4442555442544D44545525442444544C4544254424444C4),
    .INIT_08(256'h55545D45455D442554454525544D44454244454424444444C444244442444554),
    .INIT_09(256'h5D544442442554D4445454D545445524444444C5442442554C55442554454524),
    .INIT_0A(256'h444444C545254244454544D455424244445D545454552444D444454552424444),
    .INIT_0B(256'hD445444244524454544C54424444C44424452444555C454454424555D4454424),
    .INIT_0C(256'hA3A3A2A1AFAFAEADACABAAA9C444D44545C445445424244445C5445444252444),
    .INIT_0D(256'h0025444500024420545542200440A8A2A1A0A0AEAEADACABAAA9A9A7A7A6A5A4),
    .INIT_0E(256'h33838A026DDA16180F00D4A0D00D4800B4800B0D4A2D8C00BEEEEBA044454000),
    .INIT_0F(256'h3B3606FDC5C5C595BFD8595B095C0B582E5A35C0B582E35A2F9EA6E5AA285E5A),
    .INIT_10(256'hA2BA080061A60B3C0D093C6A6F3E696FAB22F1C5B490A4293C0D293C6292EB28),
    .INIT_11(256'hF928AA12AA7ABC20FC3AA12AA6AA72F16CA427242B0AA42AD2180AFC228A2B28),
    .INIT_12(256'h82615F85A286A282A285B0A49A1208A72A62AE4A720938FAFFA0727878A62006),
    .INIT_13(256'h806582A18F00AA32A52FDC2E2EFDC292B12C092612CE0BA2E5A3A6E28F62A282),
    .INIT_14(256'h2B0A128282A2AA84A32A52F18590FB80A28283A3A0F80F81A1AAB258C09582A5),
    .INIT_15(256'h0A7A006AC4A341AF95EE0090F0CE120A6D9282829C062A290AA269CFD2BC0A1F),
    .INIT_16(256'hFA9F300BECC788080A78193C093C2D9A0D3C27025F2C083F2CFDE3FFC0100B08),
    .INIT_17(256'hBF1A9BC0E7AFDE0F9CDF0CDF00B089D5E3080D4C0F3E33F0FB0F9CE7A003D8CF),
    .INIT_18(256'hDB5B8A5B80F095D81A0D80F195D1ACC1F5B68580A2A2A678FA7C0F9B100BBDA9),
    .INIT_19(256'hA6181AA12383838282A2A38383A3AFE22D0AA8228062A280612A29C29A0AFD61),
    .INIT_1A(256'h01A668DA620728DAC0F072A12A62EDAC0F09678F62A78F62A1618380A4949FA6),
    .INIT_1B(256'h08F40A0D2CA42724A2ABC2482B0F1E0D1C5BCA5BCAD2A224F5B080A1818FA0D1),
    .INIT_1C(256'hA42B3A9BCF3F1A9BC0FCFA48A7E3C302DFFCD1006E84BD68585BCA5BA1D5B1FC),
    .INIT_1D(256'h6862706AA82A82AF2AA43A43A4067A47691A02AF20A669A0680DA82AA2188AFD),
    .INIT_1E(256'h0A38380FE0C7A7AA2248A44A44AA32B22A820720DAC072BA2BABAA442828AA8A),
    .INIT_1F(256'hA0B4A0BA01B2C198E3FAA4AE20720067E0978769387BC387BCA440D17B0A4D7B),
    .INIT_20(256'h8380FE3A7A7A3D10BFE26484880B2A0E2A3AA4AF2AA072FD4CA04DF3CAA40744),
    .INIT_21(256'hA62A540D2F920A0638383A3A78783AA340D3A1A1DE84A6409AA8A6638383A3A3),
    .INIT_22(256'h2A2A0BE097A76390B1E3A1E3A3A02A62AA4AA207248A43A43A47A47AAF20AA94),
    .INIT_23(256'h87619A027867863863866A04A341A20A0F8C9A8248FAFD6780E6A780E5A19A12),
    .INIT_24(256'hBFA020D6AAF2AA0F8C072A92EFFD2CCEF0CEF7B08080A0A080A080A23A67E097),
    .INIT_25(256'hADB1C281A082EFB18180A66EF2CA62072AE460D6C9D8C0F8C4B92AE4AA40B072),
    .INIT_26(256'hDA9226A9240A40AAF2BA4848B82A740721E0918061A121018162A18162202201),
    .INIT_27(256'hAB02A127A7EBE2A127868680A3D0CBA24DBC4A6BD46496AC496A0ABB2B121161),
    .INIT_28(256'hC6A093C6B80D193C6B0AB742EB44090822BFD46A6A6AB92BE2DD0CC7ABE28E0F),
    .INIT_29(256'h6495BC495BC495B0ABD258580A6AB7278685A5AB726B0AA646A6A0B2C6A0D092),
    .INIT_2A(256'h2BD2D302A925F3C3F2C4F1AC5FAC4F3F072A22AA42E12180AF22A0FB92AB4A82),
    .INIT_2B(256'h208FF2301D06F4FB0E39FF236F4A420A0112A420A1D1A0AFA0090ADDA32A22B8),
    .INIT_2C(256'hA0F1AA24AE2FD0CCA422BBFCE0AABA2B82FDA32AA40720DCEA090E80925D2CB9),
    .INIT_2D(256'h2CBA2678783A3AA12AA0AA341A0F1AA0438384A3A0DFA031F1A6F2E023A21A22),
    .INIT_2E(256'hC6180AFC21AAC2E1218AF22AB9261D1AA024A0080A0A0AE1218AF22AB920721D),
    .INIT_2F(256'hA420D1AAF4A02ED1A1D00AAF4AB20F02FB20F1AAF20F82ABA2A22AF23AAB20D2),
    .INIT_30(256'hD0AFA008E2205122D07278784A4A48487A7A4848B824848180A29A4A4AA64A32),
    .INIT_31(256'hB82C09067A7A0812A083A0F2C080F080A78E051231020727878AF2A420D1A730),
    .INIT_32(256'hA1DACA02A14AF22F07278784A4A48487A7AA440F2C0F072AC20ABF2A94AD2BE2),
    .INIT_33(256'h55436A14AAFA0D1A0F4B0AA24011A4A4AA54DD8EA072AF248C7BC387BC6F7BC0),
    .INIT_34(256'h62806406189A340A0FA824848B820F0A0D005545524454244453004454444245),
    .INIT_35(256'h0729A168AA47801B7801B3801B3800B1F00F3BB520ABD2B624A4A6800BBBA20A),
    .INIT_36(256'h19BE3072480AA82AF20A48420A7C7C0D7AA341AFB60B0302321A92A22072FD2C),
    .INIT_37(256'h4A6A224A826BA8D6A26028F6B340D0679067B2D4AAB407248694C440420C1B0C),
    .INIT_38(256'h862E286AA8B6AA04AA44AA324A8B4A8BD94BA8DDD481A7C7C0D7A28045D5FA11),
    .INIT_39(256'h6864686686686686686686184648A820F6C2F6FA02646A46A46A46A46AB12492),
    .INIT_3A(256'hA7A0D2CDFAC5FACDF2CAD048074BA2AAAA0DFCA2409B12BF40B072080A00666A),
    .INIT_3B(256'hA2A22A22AA92AF2AA409BCBF40DACB94F46AAF46ABB23D1A1DACBE4B82C09067),
    .INIT_3C(256'h19A12780A2F0A4A4A6868B8266EEA6EAA09AE6A0E6A3AF4661AA340A0740D7D0),
    .INIT_3D(256'hA9A822D4C1D5E29A12B948A6BCA6B0A01026B64B622A580A78858A821DCC1D5E),
    .INIT_3E(256'hAA6A82AF2A92AF2298E072A40BA46A6AB34FB20D5C0D5E6680A686868FD2B44A),
    .INIT_3F(256'h2BF208046A08046ABB2080A2FAA84052589EB589EBA6AF2AD448A6B924846A46),
    .INIT_40(256'hA6A686868BA24C080AB64AB520A6A6862706A1BA92B940402046AA0402046ABB),
    .INIT_41(256'hF2B34FA0F1228E0A0BFAEF6D6B091036A0DCCEFA68FA6A090A0F6E3A6868BA26),
    .INIT_42(256'hFA0D2CFBB12F9072A09B120907208080AA040BB1207248080720A6FD072B92AA),
    .INIT_43(256'hD5D4A2F2C0D3E58682A2A180ABD40D2E10348072A8084840088ADD1A1D2C1D08),
    .INIT_44(256'hC0D5CA040D4CEFCC0D5C4A4A6BA1A0D2C466AE35E094CDDEE9065A187F5DC4A0),
    .INIT_45(256'hC59C59C59C0A594AC594A0A3828C5A5AAB25858C0906158583A3A68583A2AFF5),
    .INIT_46(256'hA036AA82A9207266A6ABB20008965858C096A560600A64848C096A0615A59C59),
    .INIT_47(256'h096A0096A400B400BBA6486486BB244A44A490A40A4000AB947DB52BAAA099C6),
    .INIT_48(256'hBCA5615BC1F5D4A0D4CC5B0A3F3E0D3C68583A2A0872086086AF208DF2C072C0),
    .INIT_49(256'hA78CC01594ACC01594A0A780AA02B92BE4ED5D0A0AB92FD0A1AA340A21AD9665),
    .INIT_4A(256'h3838A025FC09568A585B56DD0C2A7878B42598C59C066A061605020A0A59CCC0),
    .INIT_4B(256'h095D68668A6C78780A085BC6D0A596EC3A590A5E3A35EFD7C5CFD5980F7A7E0A),
    .INIT_4C(256'h68B520A28CC014AC014A0A78CD0C78662A9A668B420F1707ACA34B44095D8C0D),
    .INIT_4D(256'hF0A6ED5C9BA269A2681097270ABA29A080A0A581A285B8285B2864AA48569485),
    .INIT_4E(256'h188AAF2BA2BE2A341A21AADE3AEF0AFF23B449A6868080A3E3AA3E3A3B22BA20),
    .INIT_4F(256'hAF244A44ABE2A844848B921880AF2AAB44AF247A47A44A44A4AF2BAAF2A82B82),
    .INIT_50(256'h86486A8244A44A784BC784B47A47ABD24AF1844BC489F4BCA484B0A486486A82),
    .INIT_51(256'hBF258586A6A1F0AFA66BD20AA82649C649C649C649C64960A786786A040F0724),
    .INIT_52(256'h90D0C0F7A78E097A786696810F2CFD0C0F0C0F6BCFA6868786808082A6686868),
    .INIT_53(256'h0B3A363F4404618EEE180887868680A096A096A096AA341A0D2E1AB827A6AB72),
    .INIT_54(256'h0A1A68583A3A48480A38383A3ADD6088AB22B30A1A66A38383838093C0D193C8),
    .INIT_55(256'h828B040D3C0D3E5A5A580A5858FFBB20F2C0D3E28282A2A580AFFBC20F1C2828),
    .INIT_56(256'h32BFFBC2BF5C0D5E2A2E0928260600A2BCD38D1258562BC58562BC02BCA2B0A2),
    .INIT_57(256'hE09282615A585A48482A2A6858195E0D196C1B3E1D093C2BCA2BC2F2BC312BC3),
    .INIT_58(256'h46AB2449C5A5EA495AC5AAB258583A3A58066A58564B58A4025AFF404A60A2A2),
    .INIT_59(256'hC46B0AAB4BC2BA27A6AB82BA25A5AB72B72A341A096716B0A786686A82A8246A),
    .INIT_5A(256'h6A2BCA2BC42B0A0BD228286A6AA8263E09383616FD9392B840FA28286A6BCA6B),
    .INIT_5B(256'hBC466690A6B720A48BA260A180E180D1C0D1C6282863E093836140D3E0D3C1D2),
    .INIT_5C(256'h2C07268FAB04F45F1B62BC4B8292E09282616A6BA25A5AB724849A5B0995DB62),
    .INIT_5D(256'h4B82680A4945A586586A666586A6AF2AB6AB96CF4BB5F0A148C4FB62B92AF20F),
    .INIT_5E(256'h82A78787A7ABF40DB820746AFD6ABB2A82072B44BA4A2B0A0FB826A080ABA2BA),
    .INIT_5F(256'hB9C6A936AB94AF2BF2A82678787A7A290A6BF207229942B0A28E09782A282617),
    .INIT_60(256'h0A48BF20F0720A48BE26190A8BE2BA4186186A1B0ABF241A41A618186A6AB929),
    .INIT_61(256'h92F6E3CFA6A6A587ABF40DB8239B92B646A686468F46AB82B64BA1A6FF42441B),
    .INIT_62(256'h00B680F00B7856F436A0F6E6A5162BB2057AAC3FC780A0D6A580A06F4686A681),
    .INIT_63(256'h56668680AED2C0678687A686A686A686A4D6A190AB420B680F00B680F00B680F),
    .INIT_64(256'h66664F6E096806F4CB6E3F1626262627006B3468666A68666A68666A68666A78),
    .INIT_65(256'h0A66E0D6E0D6E0D6E0D7E78F47A68F46A68F46A68F46A68F46A68F46A6766666),
    .INIT_66(256'h000861EDC607070707070F09011B7AA0EEFE306096A090B090B090B780B2AA34),
    .INIT_67(256'hADA688A47E6AB44010FB22F1738000883F0383F03823A3819378609187C55700),
    .INIT_68(256'h27A282828280ABB2B840DB82BAEAB726B62BAEAE42BACAB52BABAB02BADAB62B),
    .INIT_69(256'h62628662A28662A28662A28662A119A804B840DB84B526AB526AB526AB526AB5),
    .INIT_6A(256'h096611F6A66A682B868806A6864682B8682B8682B8682B0A28286DD497626262),
    .INIT_6B(256'h02000286EF6EB72680AFB0611FAB02B74BF46603F46A6686ABF40D6886112113),
    .INIT_6C(256'h06C6A0D6C6A0D6C6A1D6C6A0AFABF6EBB2686E30AB127FB82B14BA2680ABAFAB),
    .INIT_6D(256'h00CD4AB449686E6A686E6A686E6A686E6AAE1C3EB626262600B20A313F29E092),
    .INIT_6E(256'h86880682B8682B8682B8682B0A2828BD4682A682A682A682AA341AB842780000),
    .INIT_6F(256'h686A678296A82962706A8296A8296A8296A0A2828B124A4A0F0A5A25A678682B),
    .INIT_70(256'h0A68B2260A0BFA26A0F6AB34FDB62F970FF6A678FDC696B0AB12678FDC696B0A),
    .INIT_71(256'h1D6C2BC1D6C802B2D6EC3642BCFAC2B0A2828664BD468786868680A2F46A8A68),
    .INIT_72(256'h826AA668B9201FC6A8B4268FAA0162AE34F6AB34F4096A2F6E2B7C7AC0D6C2BC),
    .INIT_73(256'h2C09F1C590A0A6A68686868BD4086A68AA284686A78B922BAC6A668BB2686064),
    .INIT_74(256'h445E30A016259072660D0F2C0FAC0F2C0FAC190723D4C2F2C590720D2C0F680D),
    .INIT_75(256'h24B04B723E36BE25E01524BB46036AFD5CBE20FFD5EBF2011F585E35AC55256B),
    .INIT_76(256'h669F2669F1B39B34583E3770A1056100B7413626A090C5AB646A68646AB326B0),
    .INIT_77(256'h0B0F8E0AB040D6A3AC78680F92A01622A0AA14BD2B4239A68683A3ABD2AA7A02),
    .INIT_78(256'h0C030615A0AB92B42DD5EBF2ED5CBE2010FB52BABA111FB52BABA58FAB22BABA),
    .INIT_79(256'h68B176A68B176A68B1716A8A0A780F9C3A0F80F9C2A7A110F858580E30AAF60B),
    .INIT_7A(256'h0F2CA82F484A780F9C2A0D5C0F972AC7A48CCCC2606F4098D303D10BE68B176A),
    .INIT_7B(256'h90A009800936FB0EE32A80094A0092AA5E30A012F5A2AC0F2CFF3C80FB7AAD3C),
    .INIT_7C(256'h0080DFFFFF00009FFFE000FDFFA800CBFF8990010F0000860A0A0090A0F90F00),
    .INIT_7D(256'hD6A7FBA2BA1AB02AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAE3000AFFF100067FFC4),
    .INIT_7E(256'h8668F46A0F6A0946BE2B220A4ABE249BF20A90DB520A4ABC2016ABD20A4ABF40),
    .INIT_7F(256'hE04B2209567AB22BABA0000811738CEF7705567218178EE271B71753537023A3),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    rom_out_reg_1
       (.ADDRARDADDR({1'b1,sel,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rom_out_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_rom_out_reg_1_DOADO_UNCONNECTED[31:4],rom_out_reg[7:4]}),
        .DOBDO(NLW_rom_out_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rom_out_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rom_out_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module design_1_block_test_0_0_rom__parameterized1
   (DOADO,
    clk_2_enable_reg,
    ADDRARDADDR);
  output [7:0]DOADO;
  input clk_2_enable_reg;
  input [11:0]ADDRARDADDR;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire clk_2_enable_reg;
  wire NLW_rom_out_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_rom_out_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_rom_out_reg_DBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_rom_out_reg_SBITERR_UNCONNECTED;
  wire [31:8]NLW_rom_out_reg_DOADO_UNCONNECTED;
  wire [31:0]NLW_rom_out_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_rom_out_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_rom_out_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_rom_out_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "chargen/rom_out" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h003C66606060663C007C66667C66667C006666667E663C18003C62606E6E663C),
    .INIT_01(256'h003C66666E60663C006060607860607E007E60607860607E00786C6666666C78),
    .INIT_02(256'h00666C7870786C6600386C0C0C0C0C1E003C18181818183C006666667E666666),
    .INIT_03(256'h003C66666666663C0066666E7E7E7666006363636B7F7763007E606060606060),
    .INIT_04(256'h003C66063C60663C00666C787C66667C000E3C666666663C006060607C66667C),
    .INIT_05(256'h0063777F6B63636300183C6666666666003C666666666666001818181818187E),
    .INIT_06(256'h003C30303030303C007E6030180C067E001818183C6666660066663C183C6666),
    .INIT_07(256'h0010307F7F301000181818187E3C1800003C0C0C0C0C0C3C00FC62307C30120C),
    .INIT_08(256'h006666FF66FF6666000000000066666600180000181818180000000000000000),
    .INIT_09(256'h0000000000180C06003F6667383C663C00466630180C666200187C063C603E18),
    .INIT_0A(256'h000018187E1818000000663CFF3C66000030180C0C0C1830000C18303030180C),
    .INIT_0B(256'h006030180C0603000018180000000000000000007E0000003018180000000000),
    .INIT_0C(256'h003C66061C06663C007E60300C06663C007E181818381818003C6666766E663C),
    .INIT_0D(256'h00181818180C667E003C66667C60663C003C6606067C607E0006067F661E0E06),
    .INIT_0E(256'h30181800001800000000180000180000003C66063E66663C003C66663C66663C),
    .INIT_0F(256'h001800180C06663C0070180C060C18700000007E007E0000000E18306030180E),
    .INIT_10(256'h000000FFFF0000001818181818181818003E1C7F7F3E1C08000000FFFF000000),
    .INIT_11(256'h30303030303030300000FFFF000000000000000000FFFF0000000000FFFF0000),
    .INIT_12(256'h000000E0F0381818000000070F1C1818181838F0E00000000C0C0C0C0C0C0C0C),
    .INIT_13(256'hC0C0C0C0C0C0FFFFC0E070381C0E070303070E1C3870E0C0FFFFC0C0C0C0C0C0),
    .INIT_14(256'h00081C3E7F7F7F3600FFFF0000000000003C7E7E7E7E3C00030303030303FFFF),
    .INIT_15(256'h003C7E66667E3C00C3E77E3C3C7EE7C318181C0F070000006060606060606060),
    .INIT_16(256'h181818FFFF18181800081C3E7F3E1C080606060606060606003C181866661818),
    .INIT_17(256'h0103070F1F3F7FFF003636763E03000018181818181818183030C0C03030C0C0),
    .INIT_18(256'h00000000000000FFFFFFFFFF00000000F0F0F0F0F0F0F0F00000000000000000),
    .INIT_19(256'h03030303030303033333CCCC3333CCCCC0C0C0C0C0C0C0C0FF00000000000000),
    .INIT_1A(256'h1818181F1F181818030303030303030380C0E0F0F8FCFEFF3333CCCC00000000),
    .INIT_1B(256'hFFFF000000000000181818F8F80000000000001F1F1818180F0F0F0F00000000),
    .INIT_1C(256'h181818F8F8181818181818FFFF000000000000FFFF1818181818181F1F000000),
    .INIT_1D(256'h000000000000FFFF0707070707070707E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0),
    .INIT_1E(256'hF0F0F0F000000000FFFF030303030303FFFFFF00000000000000000000FFFFFF),
    .INIT_1F(256'h0F0F0F0FF0F0F0F000000000F0F0F0F0000000F8F8181818000000000F0F0F0F),
    .INIT_20(256'hFFC3999F9F9F99C3FF83999983999983FF9999998199C3E7FFC3999F919199C3),
    .INIT_21(256'hFFC39999919F99C3FF9F9F9F879F9F81FF819F9F879F9F81FF87939999999387),
    .INIT_22(256'hFF9993878F879399FFC793F3F3F3F3E1FFC3E7E7E7E7E7C3FF99999981999999),
    .INIT_23(256'hFFC39999999999C3FF99999181818999FF9C9C9C9480889CFF819F9F9F9F9F9F),
    .INIT_24(256'hFFC399F9C39F99C3FF99938783999983FFF1C399999999C3FF9F9F9F83999983),
    .INIT_25(256'hFF9C8880949C9C9CFFE7C39999999999FFC3999999999999FFE7E7E7E7E7E781),
    .INIT_26(256'hFFC3CFCFCFCFCFC3FF819FCFE7F3F981FFE7E7E7C3999999FF9999C3E7C39999),
    .INIT_27(256'hFFEFCF8080CFEFFFE7E7E7E781C3E7FFFFC3F3F3F3F3F3C3FF039DCF83CFEDF3),
    .INIT_28(256'hFF99990099009999FFFFFFFFFF999999FFE7FFFFE7E7E7E7FFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFFFFFFFFE7F3F9FFC09998C7C399C3FFB999CFE7F3999DFFE783F9C39FC1E7),
    .INIT_2A(256'hFFFFE7E781E7E7FFFFFF99C300C399FFFFCFE7F3F3F3E7CFFFF3E7CFCFCFE7F3),
    .INIT_2B(256'hFF9FCFE7F3F9FCFFFFE7E7FFFFFFFFFFFFFFFFFF81FFFFFFCFE7E7FFFFFFFFFF),
    .INIT_2C(256'hFFC399F9E3F999C3FF819FCFF3F999C3FF81E7E7E7C7E7E7FFC39999899199C3),
    .INIT_2D(256'hFFE7E7E7E7F39981FFC39999839F99C3FFC399F9F9839F81FFF9F98099E1F1F9),
    .INIT_2E(256'hCFE7E7FFFFE7FFFFFFFFE7FFFFE7FFFFFFC399F9C19999C3FFC39999C39999C3),
    .INIT_2F(256'hFFE7FFE7F3F999C3FF8FE7F3F9F3E78FFFFFFF81FF81FFFFFFF1E7CF9FCFE7F1),
    .INIT_30(256'hFFFFFF0000FFFFFFE7E7E7E7E7E7E7E7FFC1E38080C1E3F7FFFFFF0000FFFFFF),
    .INIT_31(256'hCFCFCFCFCFCFCFCFFFFF0000FFFFFFFFFFFFFFFFFF0000FFFFFFFFFF0000FFFF),
    .INIT_32(256'hFFFFFF1F0FC7E7E7FFFFFFF8F0E3E7E7E7E7C70F1FFFFFFFF3F3F3F3F3F3F3F3),
    .INIT_33(256'h3F3F3F3F3F3F00003F1F8FC7E3F1F8FCFCF8F1E3C78F1F3F00003F3F3F3F3F3F),
    .INIT_34(256'hFFF7E3C1808080C9FF0000FFFFFFFFFFFFC381818181C3FFFCFCFCFCFCFC0000),
    .INIT_35(256'hFFC381999981C3FF3C1881C3C381183CE7E7E3F0F8FFFFFF9F9F9F9F9F9F9F9F),
    .INIT_36(256'hE7E7E70000E7E7E7FFF7E3C180C1E3F7F9F9F9F9F9F9F9F9FFC3E7E79999E7E7),
    .INIT_37(256'hFEFCF8F0E0C08000FFC9C989C1FCFFFFE7E7E7E7E7E7E7E7CFCF3F3FCFCF3F3F),
    .INIT_38(256'hFFFFFFFFFFFFFF0000000000FFFFFFFF0F0F0F0F0F0F0F0FFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFCFCFCFCFCFCFCFCCCCC3333CCCC33333F3F3F3F3F3F3F3F00FFFFFFFFFFFFFF),
    .INIT_3A(256'hE7E7E7E0E0E7E7E7FCFCFCFCFCFCFCFC7F3F1F0F07030100CCCC3333FFFFFFFF),
    .INIT_3B(256'h0000FFFFFFFFFFFFE7E7E70707FFFFFFFFFFFFE0E0E7E7E7F0F0F0F0FFFFFFFF),
    .INIT_3C(256'hE7E7E70707E7E7E7E7E7E70000FFFFFFFFFFFF0000E7E7E7E7E7E7E0E0FFFFFF),
    .INIT_3D(256'hFFFFFFFFFFFF0000F8F8F8F8F8F8F8F81F1F1F1F1F1F1F1F3F3F3F3F3F3F3F3F),
    .INIT_3E(256'h0F0F0F0FFFFFFFFF0000FCFCFCFCFCFC000000FFFFFFFFFFFFFFFFFFFF000000),
    .INIT_3F(256'hF0F0F0F00F0F0F0FFFFFFFFF0F0F0F0FFFFFFF0707E7E7E7FFFFFFFFF0F0F0F0),
    .INIT_40(256'h003C6060603C0000007C66667C606000003E663E063C0000003C62606E6E663C),
    .INIT_41(256'h7C063E66663E0000001818183E180E00003C607E663C0000003E66663E060600),
    .INIT_42(256'h00666C786C6060003C06060606000600003C181838001800006666667C606000),
    .INIT_43(256'h003C6666663C000000666666667C000000636B7F7F660000003C181818183800),
    .INIT_44(256'h007C063C603E000000606060667C000006063E66663E000060607C66667C0000),
    .INIT_45(256'h00363E7F6B63000000183C6666660000003E666666660000000E1818187E1800),
    .INIT_46(256'h003C30303030303C007E30180C7E0000780C3E666666000000663C183C660000),
    .INIT_47(256'h0010307F7F301000181818187E3C1800003C0C0C0C0C0C3C00FC62307C30120C),
    .INIT_48(256'h006666FF66FF6666000000000066666600180000181818180000000000000000),
    .INIT_49(256'h0000000000180C06003F6667383C663C00466630180C666200187C063C603E18),
    .INIT_4A(256'h000018187E1818000000663CFF3C66000030180C0C0C1830000C18303030180C),
    .INIT_4B(256'h006030180C0603000018180000000000000000007E0000003018180000000000),
    .INIT_4C(256'h003C66061C06663C007E60300C06663C007E181818381818003C6666766E663C),
    .INIT_4D(256'h00181818180C667E003C66667C60663C003C6606067C607E0006067F661E0E06),
    .INIT_4E(256'h30181800001800000000180000180000003C66063E66663C003C66663C66663C),
    .INIT_4F(256'h001800180C06663C0070180C060C18700000007E007E0000000E18306030180E),
    .INIT_50(256'h003C66606060663C007C66667C66667C006666667E663C18000000FFFF000000),
    .INIT_51(256'h003C66666E60663C006060607860607E007E60607860607E00786C6666666C78),
    .INIT_52(256'h00666C7870786C6600386C0C0C0C0C1E003C18181818183C006666667E666666),
    .INIT_53(256'h003C66666666663C0066666E7E7E7666006363636B7F7763007E606060606060),
    .INIT_54(256'h003C66063C60663C00666C787C66667C000E3C666666663C006060607C66667C),
    .INIT_55(256'h0063777F6B63636300183C6666666666003C666666666666001818181818187E),
    .INIT_56(256'h181818FFFF181818007E6030180C067E001818183C6666660066663C183C6666),
    .INIT_57(256'h66CC993366CC9933CCCC3333CCCC333318181818181818183030C0C03030C0C0),
    .INIT_58(256'h00000000000000FFFFFFFFFF00000000F0F0F0F0F0F0F0F00000000000000000),
    .INIT_59(256'h03030303030303033333CCCC3333CCCCC0C0C0C0C0C0C0C0FF00000000000000),
    .INIT_5A(256'h1818181F1F1818180303030303030303663399CC663399CC3333CCCC00000000),
    .INIT_5B(256'hFFFF000000000000181818F8F80000000000001F1F1818180F0F0F0F00000000),
    .INIT_5C(256'h181818F8F8181818181818FFFF000000000000FFFF1818181818181F1F000000),
    .INIT_5D(256'h000000000000FFFF0707070707070707E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0),
    .INIT_5E(256'hF0F0F0F000000000006070786C060301FFFFFF00000000000000000000FFFFFF),
    .INIT_5F(256'h0F0F0F0FF0F0F0F000000000F0F0F0F0000000F8F8181818000000000F0F0F0F),
    .INIT_60(256'hFFC39F9F9FC3FFFFFF839999839F9FFFFFC199C1F9C3FFFFFFC3999F919199C3),
    .INIT_61(256'h83F9C19999C1FFFFFFE7E7E7C1E7F1FFFFC39F8199C3FFFFFFC19999C1F9F9FF),
    .INIT_62(256'hFF999387939F9FFFC3F9F9F9F9FFF9FFFFC3E7E7C7FFE7FFFF999999839F9FFF),
    .INIT_63(256'hFFC3999999C3FFFFFF9999999983FFFFFF9C94808099FFFFFFC3E7E7E7E7C7FF),
    .INIT_64(256'hFF83F9C39FC1FFFFFF9F9F9F9983FFFFF9F9C19999C1FFFF9F9F83999983FFFF),
    .INIT_65(256'hFFC9C180949CFFFFFFE7C3999999FFFFFFC199999999FFFFFFF1E7E7E781E7FF),
    .INIT_66(256'hFFC3CFCFCFCFCFC3FF81CFE7F381FFFF87F3C1999999FFFFFF99C3E7C399FFFF),
    .INIT_67(256'hFFEFCF8080CFEFFFE7E7E7E781C3E7FFFFC3F3F3F3F3F3C3FF039DCF83CFEDF3),
    .INIT_68(256'hFF99990099009999FFFFFFFFFF999999FFE7FFFFE7E7E7E7FFFFFFFFFFFFFFFF),
    .INIT_69(256'hFFFFFFFFFFE7F3F9FFC09998C7C399C3FFB999CFE7F3999DFFE783F9C39FC1E7),
    .INIT_6A(256'hFFFFE7E781E7E7FFFFFF99C300C399FFFFCFE7F3F3F3E7CFFFF3E7CFCFCFE7F3),
    .INIT_6B(256'hFF9FCFE7F3F9FCFFFFE7E7FFFFFFFFFFFFFFFFFF81FFFFFFCFE7E7FFFFFFFFFF),
    .INIT_6C(256'hFFC399F9E3F999C3FF819FCFF3F999C3FF81E7E7E7C7E7E7FFC39999899199C3),
    .INIT_6D(256'hFFE7E7E7E7F39981FFC39999839F99C3FFC399F9F9839F81FFF9F98099E1F1F9),
    .INIT_6E(256'hCFE7E7FFFFE7FFFFFFFFE7FFFFE7FFFFFFC399F9C19999C3FFC39999C39999C3),
    .INIT_6F(256'hFFE7FFE7F3F999C3FF8FE7F3F9F3E78FFFFFFF81FF81FFFFFFF1E7CF9FCFE7F1),
    .INIT_70(256'hFFC3999F9F9F99C3FF83999983999983FF9999998199C3E7FFFFFF0000FFFFFF),
    .INIT_71(256'hFFC39999919F99C3FF9F9F9F879F9F81FF819F9F879F9F81FF87939999999387),
    .INIT_72(256'hFF9993878F879399FFC793F3F3F3F3E1FFC3E7E7E7E7E7C3FF99999981999999),
    .INIT_73(256'hFFC39999999999C3FF99999181818999FF9C9C9C9480889CFF819F9F9F9F9F9F),
    .INIT_74(256'hFFC399F9C39F99C3FF99938783999983FFF1C399999999C3FF9F9F9F83999983),
    .INIT_75(256'hFF9C8880949C9C9CFFE7C39999999999FFC3999999999999FFE7E7E7E7E7E781),
    .INIT_76(256'hE7E7E70000E7E7E7FF819FCFE7F3F981FFE7E7E7C3999999FF9999C3E7C39999),
    .INIT_77(256'h993366CC993366CC3333CCCC3333CCCCE7E7E7E7E7E7E7E7CFCF3F3FCFCF3F3F),
    .INIT_78(256'hFFFFFFFFFFFFFF0000000000FFFFFFFF0F0F0F0F0F0F0F0FFFFFFFFFFFFFFFFF),
    .INIT_79(256'hFCFCFCFCFCFCFCFCCCCC3333CCCC33333F3F3F3F3F3F3F3F00FFFFFFFFFFFFFF),
    .INIT_7A(256'hE7E7E7E0E0E7E7E7FCFCFCFCFCFCFCFC99CC663399CC6633CCCC3333FFFFFFFF),
    .INIT_7B(256'h0000FFFFFFFFFFFFE7E7E70707FFFFFFFFFFFFE0E0E7E7E7F0F0F0F0FFFFFFFF),
    .INIT_7C(256'hE7E7E70707E7E7E7E7E7E70000FFFFFFFFFFFF0000E7E7E7E7E7E7E0E0FFFFFF),
    .INIT_7D(256'hFFFFFFFFFFFF0000F8F8F8F8F8F8F8F81F1F1F1F1F1F1F1F3F3F3F3F3F3F3F3F),
    .INIT_7E(256'h0F0F0F0FFFFFFFFFFF9F8F8793F9FCFE000000FFFFFFFFFFFFFFFFFFFF000000),
    .INIT_7F(256'hF0F0F0F00F0F0F0FFFFFFFFF0F0F0F0FFFFFFF0707E7E7E7FFFFFFFFF0F0F0F0),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    rom_out_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_rom_out_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_rom_out_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk_2_enable_reg),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_rom_out_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_rom_out_reg_DOADO_UNCONNECTED[31:8],DOADO}),
        .DOBDO(NLW_rom_out_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_rom_out_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_rom_out_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_rom_out_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_rom_out_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_rom_out_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_rom_out_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_rom_out_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sid_acc" *) 
module design_1_block_test_0_0_sid_acc
   (\lfsr_reg[0]_0 ,
    \lfsr_reg[9]_0 ,
    out1,
    \acc_reg[0]_0 ,
    acc_next1,
    \acc_reg[1]_0 ,
    \acc_reg[2]_0 ,
    \acc_reg[3]_0 ,
    \acc_reg[4]_0 ,
    \acc_reg[5]_0 ,
    \acc_reg[6]_0 ,
    \acc_reg[7]_0 ,
    \acc_reg[8]_0 ,
    \acc_reg[9]_0 ,
    \acc_reg[10]_0 ,
    \acc_reg[11]_0 ,
    \acc_reg[12]_0 ,
    \acc_reg[13]_0 ,
    \acc_reg[14]_0 ,
    \acc_reg[15]_0 ,
    \acc_reg[16]_0 ,
    \acc_reg[17]_0 ,
    \acc_reg[18]_0 ,
    \lfsr_reg[0]_1 ,
    \acc_reg[19]_0 ,
    \acc_reg[20]_0 ,
    \acc_reg[21]_0 ,
    \acc_reg[22]_0 ,
    \acc_reg[23]_0 ,
    A,
    CO,
    out1_0,
    clk,
    SS,
    \lfsr_reg[8]_inst_sid_voice_s_1_0 ,
    \v_reg[0][sync] ,
    sync_2_delay,
    \v_reg[0][test] ,
    acc_next0,
    \v_reg[1][test] ,
    \v[1][acc] ,
    \v_reg[1][sync] ,
    \v_reg[0][ring] ,
    \v_reg[0][triangle] ,
    \v_reg[0][saw] ,
    out0_in,
    \v_reg[0][ring]_0 ,
    acc_23_delay,
    Q,
    \v_reg[0][pulse] ,
    \v_reg[0][noise] ,
    \v_reg[1][ring] ,
    \v_reg[0][freq][15] );
  output \lfsr_reg[0]_0 ;
  output \lfsr_reg[9]_0 ;
  output [0:0]out1;
  output \acc_reg[0]_0 ;
  output acc_next1;
  output \acc_reg[1]_0 ;
  output \acc_reg[2]_0 ;
  output \acc_reg[3]_0 ;
  output \acc_reg[4]_0 ;
  output \acc_reg[5]_0 ;
  output \acc_reg[6]_0 ;
  output \acc_reg[7]_0 ;
  output \acc_reg[8]_0 ;
  output \acc_reg[9]_0 ;
  output \acc_reg[10]_0 ;
  output \acc_reg[11]_0 ;
  output \acc_reg[12]_0 ;
  output \acc_reg[13]_0 ;
  output \acc_reg[14]_0 ;
  output \acc_reg[15]_0 ;
  output \acc_reg[16]_0 ;
  output \acc_reg[17]_0 ;
  output \acc_reg[18]_0 ;
  output \lfsr_reg[0]_1 ;
  output \acc_reg[19]_0 ;
  output \acc_reg[20]_0 ;
  output \acc_reg[21]_0 ;
  output \acc_reg[22]_0 ;
  output \acc_reg[23]_0 ;
  output [11:0]A;
  output [0:0]CO;
  output out1_0;
  input clk;
  input [0:0]SS;
  input \lfsr_reg[8]_inst_sid_voice_s_1_0 ;
  input \v_reg[0][sync] ;
  input sync_2_delay;
  input \v_reg[0][test] ;
  input [23:0]acc_next0;
  input \v_reg[1][test] ;
  input [0:0]\v[1][acc] ;
  input \v_reg[1][sync] ;
  input \v_reg[0][ring] ;
  input \v_reg[0][triangle] ;
  input \v_reg[0][saw] ;
  input [0:0]out0_in;
  input \v_reg[0][ring]_0 ;
  input acc_23_delay;
  input [11:0]Q;
  input \v_reg[0][pulse] ;
  input \v_reg[0][noise] ;
  input \v_reg[1][ring] ;
  input [15:0]\v_reg[0][freq][15] ;

  wire [11:0]A;
  wire [0:0]CO;
  wire [11:0]Q;
  wire [0:0]SS;
  wire \acc[0]_i_1_n_0 ;
  wire \acc[10]_i_1_n_0 ;
  wire \acc[11]_i_1_n_0 ;
  wire \acc[11]_i_3_n_0 ;
  wire \acc[11]_i_4_n_0 ;
  wire \acc[11]_i_5_n_0 ;
  wire \acc[11]_i_6_n_0 ;
  wire \acc[12]_i_1_n_0 ;
  wire \acc[13]_i_1_n_0 ;
  wire \acc[14]_i_1_n_0 ;
  wire \acc[15]_i_1_n_0 ;
  wire \acc[15]_i_3_n_0 ;
  wire \acc[15]_i_4_n_0 ;
  wire \acc[15]_i_5_n_0 ;
  wire \acc[15]_i_6_n_0 ;
  wire \acc[16]_i_1_n_0 ;
  wire \acc[17]_i_1_n_0 ;
  wire \acc[18]_i_1_n_0 ;
  wire \acc[19]_i_1_n_0 ;
  wire \acc[19]_i_3_n_0 ;
  wire \acc[19]_i_4_n_0 ;
  wire \acc[19]_i_5_n_0 ;
  wire \acc[19]_i_6_n_0 ;
  wire \acc[1]_i_1_n_0 ;
  wire \acc[20]_i_1_n_0 ;
  wire \acc[21]_i_1_n_0 ;
  wire \acc[22]_i_1_n_0 ;
  wire \acc[23]_i_1__1_n_0 ;
  wire \acc[23]_i_3_n_0 ;
  wire \acc[23]_i_4_n_0 ;
  wire \acc[23]_i_5_n_0 ;
  wire \acc[23]_i_6_n_0 ;
  wire \acc[2]_i_1_n_0 ;
  wire \acc[3]_i_1_n_0 ;
  wire \acc[3]_i_3_n_0 ;
  wire \acc[3]_i_4_n_0 ;
  wire \acc[3]_i_5_n_0 ;
  wire \acc[3]_i_6_n_0 ;
  wire \acc[4]_i_1_n_0 ;
  wire \acc[5]_i_1_n_0 ;
  wire \acc[6]_i_1_n_0 ;
  wire \acc[7]_i_1_n_0 ;
  wire \acc[7]_i_3_n_0 ;
  wire \acc[7]_i_4_n_0 ;
  wire \acc[7]_i_5_n_0 ;
  wire \acc[7]_i_6_n_0 ;
  wire \acc[8]_i_1_n_0 ;
  wire \acc[9]_i_1_n_0 ;
  wire acc_23_delay;
  wire [23:0]acc_next0;
  wire [23:0]acc_next0_0;
  wire acc_next1;
  wire \acc_reg[0]_0 ;
  wire \acc_reg[10]_0 ;
  wire \acc_reg[11]_0 ;
  wire \acc_reg[11]_i_2_n_0 ;
  wire \acc_reg[11]_i_2_n_1 ;
  wire \acc_reg[11]_i_2_n_2 ;
  wire \acc_reg[11]_i_2_n_3 ;
  wire \acc_reg[12]_0 ;
  wire \acc_reg[13]_0 ;
  wire \acc_reg[14]_0 ;
  wire \acc_reg[15]_0 ;
  wire \acc_reg[15]_i_2_n_0 ;
  wire \acc_reg[15]_i_2_n_1 ;
  wire \acc_reg[15]_i_2_n_2 ;
  wire \acc_reg[15]_i_2_n_3 ;
  wire \acc_reg[16]_0 ;
  wire \acc_reg[17]_0 ;
  wire \acc_reg[18]_0 ;
  wire \acc_reg[19]_0 ;
  wire \acc_reg[19]_i_2_n_0 ;
  wire \acc_reg[19]_i_2_n_1 ;
  wire \acc_reg[19]_i_2_n_2 ;
  wire \acc_reg[19]_i_2_n_3 ;
  wire \acc_reg[1]_0 ;
  wire \acc_reg[20]_0 ;
  wire \acc_reg[21]_0 ;
  wire \acc_reg[22]_0 ;
  wire \acc_reg[23]_0 ;
  wire \acc_reg[23]_i_2_n_1 ;
  wire \acc_reg[23]_i_2_n_2 ;
  wire \acc_reg[23]_i_2_n_3 ;
  wire \acc_reg[2]_0 ;
  wire \acc_reg[3]_0 ;
  wire \acc_reg[3]_i_2_n_0 ;
  wire \acc_reg[3]_i_2_n_1 ;
  wire \acc_reg[3]_i_2_n_2 ;
  wire \acc_reg[3]_i_2_n_3 ;
  wire \acc_reg[4]_0 ;
  wire \acc_reg[5]_0 ;
  wire \acc_reg[6]_0 ;
  wire \acc_reg[7]_0 ;
  wire \acc_reg[7]_i_2_n_0 ;
  wire \acc_reg[7]_i_2_n_1 ;
  wire \acc_reg[7]_i_2_n_2 ;
  wire \acc_reg[7]_i_2_n_3 ;
  wire \acc_reg[8]_0 ;
  wire \acc_reg[9]_0 ;
  wire \acc_reg_n_0_[0] ;
  wire \acc_reg_n_0_[10] ;
  wire \acc_reg_n_0_[11] ;
  wire \acc_reg_n_0_[1] ;
  wire \acc_reg_n_0_[2] ;
  wire \acc_reg_n_0_[3] ;
  wire \acc_reg_n_0_[4] ;
  wire \acc_reg_n_0_[5] ;
  wire \acc_reg_n_0_[6] ;
  wire \acc_reg_n_0_[7] ;
  wire \acc_reg_n_0_[8] ;
  wire \acc_reg_n_0_[9] ;
  wire clk;
  wire \lfsr_reg[0]_0 ;
  wire \lfsr_reg[0]_1 ;
  wire \lfsr_reg[7]_srl2____inst_sid_voice_s_0_n_0 ;
  wire \lfsr_reg[8]_inst_sid_voice_s_1_0 ;
  wire \lfsr_reg[9]_0 ;
  wire \lfsr_reg_n_0_[10] ;
  wire \lfsr_reg_n_0_[12] ;
  wire \lfsr_reg_n_0_[13] ;
  wire \lfsr_reg_n_0_[15] ;
  wire \lfsr_reg_n_0_[16] ;
  wire \lfsr_reg_n_0_[17] ;
  wire \lfsr_reg_n_0_[19] ;
  wire \lfsr_reg_n_0_[1] ;
  wire \lfsr_reg_n_0_[21] ;
  wire \lfsr_reg_n_0_[22] ;
  wire \lfsr_reg_n_0_[3] ;
  wire \lfsr_reg_n_0_[4] ;
  wire [0:0]out0_in;
  wire [0:0]out1;
  wire out1_0;
  wire out1_i_26_n_3;
  wire out1_i_27_n_0;
  wire out1_i_27_n_1;
  wire out1_i_27_n_2;
  wire out1_i_27_n_3;
  wire out1_i_28_n_0;
  wire out1_i_29_n_0;
  wire out1_i_30_n_0;
  wire out1_i_31_n_0;
  wire out1_i_32_n_0;
  wire out1_i_33_n_0;
  wire out1_i_34_n_0;
  wire out1_i_35_n_0;
  wire out1_i_36_n_0;
  wire out1_i_37_n_0;
  wire out1_i_38_n_0;
  wire out1_i_39_n_0;
  wire [0:0]p_0_out;
  wire sync_2_delay;
  wire [22:12]\v[0][acc] ;
  wire [20:0]\v[0][lfsr] ;
  wire [0:0]\v[1][acc] ;
  wire [15:0]\v_reg[0][freq][15] ;
  wire \v_reg[0][noise] ;
  wire \v_reg[0][pulse] ;
  wire \v_reg[0][ring] ;
  wire \v_reg[0][ring]_0 ;
  wire \v_reg[0][saw] ;
  wire \v_reg[0][sync] ;
  wire \v_reg[0][test] ;
  wire \v_reg[0][triangle] ;
  wire \v_reg[1][ring] ;
  wire \v_reg[1][sync] ;
  wire \v_reg[1][test] ;
  wire [11:1]\voice[0].wave/out2_in ;
  wire [3:3]\NLW_acc_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:2]NLW_out1_i_26_CO_UNCONNECTED;
  wire [3:0]NLW_out1_i_26_O_UNCONNECTED;
  wire [3:0]NLW_out1_i_27_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[0]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[0]),
        .I3(\v_reg[0][test] ),
        .O(\acc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[0]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[0]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[10]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[10]),
        .I3(\v_reg[0][test] ),
        .O(\acc[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[10]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[10]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[11]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[11]),
        .I3(\v_reg[0][test] ),
        .O(\acc[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \acc[11]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[11]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_3 
       (.I0(\acc_reg_n_0_[11] ),
        .I1(\v_reg[0][freq][15] [11]),
        .O(\acc[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_4 
       (.I0(\acc_reg_n_0_[10] ),
        .I1(\v_reg[0][freq][15] [10]),
        .O(\acc[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_5 
       (.I0(\acc_reg_n_0_[9] ),
        .I1(\v_reg[0][freq][15] [9]),
        .O(\acc[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_6 
       (.I0(\acc_reg_n_0_[8] ),
        .I1(\v_reg[0][freq][15] [8]),
        .O(\acc[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[12]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[12]),
        .I3(\v_reg[0][test] ),
        .O(\acc[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[12]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[12]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[13]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[13]),
        .I3(\v_reg[0][test] ),
        .O(\acc[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[13]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[13]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[14]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[14]),
        .I3(\v_reg[0][test] ),
        .O(\acc[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[14]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[14]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[15]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[15]),
        .I3(\v_reg[0][test] ),
        .O(\acc[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[15]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[15]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_3 
       (.I0(\v[0][acc] [15]),
        .I1(\v_reg[0][freq][15] [15]),
        .O(\acc[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_4 
       (.I0(\v[0][acc] [14]),
        .I1(\v_reg[0][freq][15] [14]),
        .O(\acc[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_5 
       (.I0(\v[0][acc] [13]),
        .I1(\v_reg[0][freq][15] [13]),
        .O(\acc[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_6 
       (.I0(\v[0][acc] [12]),
        .I1(\v_reg[0][freq][15] [12]),
        .O(\acc[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[16]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[16]),
        .I3(\v_reg[0][test] ),
        .O(\acc[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[16]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[16]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[17]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[17]),
        .I3(\v_reg[0][test] ),
        .O(\acc[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[17]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[17]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[18]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[18]),
        .I3(\v_reg[0][test] ),
        .O(\acc[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[18]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[18]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[19]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[19]),
        .I3(\v_reg[0][test] ),
        .O(\acc[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[19]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[19]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[19]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_3 
       (.I0(\v[0][acc] [19]),
        .O(\acc[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_4 
       (.I0(\v[0][acc] [18]),
        .O(\acc[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_5 
       (.I0(\v[0][acc] [17]),
        .O(\acc[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_6 
       (.I0(\v[0][acc] [16]),
        .O(\acc[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[1]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[1]),
        .I3(\v_reg[0][test] ),
        .O(\acc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[1]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[1]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[20]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[20]),
        .I3(\v_reg[0][test] ),
        .O(\acc[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[20]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[20]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[21]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[21]),
        .I3(\v_reg[0][test] ),
        .O(\acc[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[21]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[21]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[22]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[22]),
        .I3(\v_reg[0][test] ),
        .O(\acc[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[22]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[22]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[23]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[23]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[23]_i_1__1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[23]),
        .I3(\v_reg[0][test] ),
        .O(\acc[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002220000)) 
    \acc[23]_i_2 
       (.I0(\v_reg[1][sync] ),
        .I1(out1),
        .I2(\v_reg[0][sync] ),
        .I3(sync_2_delay),
        .I4(acc_next0_0[23]),
        .I5(\v_reg[0][test] ),
        .O(acc_next1));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_3 
       (.I0(out1),
        .O(\acc[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_4 
       (.I0(\v[0][acc] [22]),
        .O(\acc[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_5 
       (.I0(\v[0][acc] [21]),
        .O(\acc[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_6 
       (.I0(\v[0][acc] [20]),
        .O(\acc[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[2]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[2]),
        .I3(\v_reg[0][test] ),
        .O(\acc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[2]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[2]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[3]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[3]),
        .I3(\v_reg[0][test] ),
        .O(\acc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[3]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[3]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_3 
       (.I0(\acc_reg_n_0_[3] ),
        .I1(\v_reg[0][freq][15] [3]),
        .O(\acc[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_4 
       (.I0(\acc_reg_n_0_[2] ),
        .I1(\v_reg[0][freq][15] [2]),
        .O(\acc[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_5 
       (.I0(\acc_reg_n_0_[1] ),
        .I1(\v_reg[0][freq][15] [1]),
        .O(\acc[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_6 
       (.I0(\acc_reg_n_0_[0] ),
        .I1(\v_reg[0][freq][15] [0]),
        .O(\acc[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[4]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[4]),
        .I3(\v_reg[0][test] ),
        .O(\acc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[4]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[4]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[5]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[5]),
        .I3(\v_reg[0][test] ),
        .O(\acc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[5]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[5]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[6]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[6]),
        .I3(\v_reg[0][test] ),
        .O(\acc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[6]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[6]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[7]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[7]),
        .I3(\v_reg[0][test] ),
        .O(\acc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[7]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[7]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_3 
       (.I0(\acc_reg_n_0_[7] ),
        .I1(\v_reg[0][freq][15] [7]),
        .O(\acc[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_4 
       (.I0(\acc_reg_n_0_[6] ),
        .I1(\v_reg[0][freq][15] [6]),
        .O(\acc[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_5 
       (.I0(\acc_reg_n_0_[5] ),
        .I1(\v_reg[0][freq][15] [5]),
        .O(\acc[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_6 
       (.I0(\acc_reg_n_0_[4] ),
        .I1(\v_reg[0][freq][15] [4]),
        .O(\acc[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[8]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[8]),
        .I3(\v_reg[0][test] ),
        .O(\acc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[8]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[8]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \acc[9]_i_1 
       (.I0(\v_reg[0][sync] ),
        .I1(sync_2_delay),
        .I2(acc_next0_0[9]),
        .I3(\v_reg[0][test] ),
        .O(\acc[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[9]_i_1__0 
       (.I0(acc_next1),
        .I1(acc_next0[9]),
        .I2(\v_reg[1][test] ),
        .O(\acc_reg[9]_0 ));
  FDRE \acc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[0]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[0] ),
        .R(SS));
  FDRE \acc_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[10]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[10] ),
        .R(SS));
  FDRE \acc_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[11]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[11] ),
        .R(SS));
  CARRY4 \acc_reg[11]_i_2 
       (.CI(\acc_reg[7]_i_2_n_0 ),
        .CO({\acc_reg[11]_i_2_n_0 ,\acc_reg[11]_i_2_n_1 ,\acc_reg[11]_i_2_n_2 ,\acc_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[11] ,\acc_reg_n_0_[10] ,\acc_reg_n_0_[9] ,\acc_reg_n_0_[8] }),
        .O(acc_next0_0[11:8]),
        .S({\acc[11]_i_3_n_0 ,\acc[11]_i_4_n_0 ,\acc[11]_i_5_n_0 ,\acc[11]_i_6_n_0 }));
  FDRE \acc_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[12]_i_1_n_0 ),
        .Q(\v[0][acc] [12]),
        .R(SS));
  FDRE \acc_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[13]_i_1_n_0 ),
        .Q(\v[0][acc] [13]),
        .R(SS));
  FDRE \acc_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[14]_i_1_n_0 ),
        .Q(\v[0][acc] [14]),
        .R(SS));
  FDRE \acc_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[15]_i_1_n_0 ),
        .Q(\v[0][acc] [15]),
        .R(SS));
  CARRY4 \acc_reg[15]_i_2 
       (.CI(\acc_reg[11]_i_2_n_0 ),
        .CO({\acc_reg[15]_i_2_n_0 ,\acc_reg[15]_i_2_n_1 ,\acc_reg[15]_i_2_n_2 ,\acc_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\v[0][acc] [15:12]),
        .O(acc_next0_0[15:12]),
        .S({\acc[15]_i_3_n_0 ,\acc[15]_i_4_n_0 ,\acc[15]_i_5_n_0 ,\acc[15]_i_6_n_0 }));
  FDRE \acc_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[16]_i_1_n_0 ),
        .Q(\v[0][acc] [16]),
        .R(SS));
  FDRE \acc_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[17]_i_1_n_0 ),
        .Q(\v[0][acc] [17]),
        .R(SS));
  FDRE \acc_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[18]_i_1_n_0 ),
        .Q(\v[0][acc] [18]),
        .R(SS));
  FDRE \acc_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[19]_i_1_n_0 ),
        .Q(\v[0][acc] [19]),
        .R(SS));
  CARRY4 \acc_reg[19]_i_2 
       (.CI(\acc_reg[15]_i_2_n_0 ),
        .CO({\acc_reg[19]_i_2_n_0 ,\acc_reg[19]_i_2_n_1 ,\acc_reg[19]_i_2_n_2 ,\acc_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_next0_0[19:16]),
        .S({\acc[19]_i_3_n_0 ,\acc[19]_i_4_n_0 ,\acc[19]_i_5_n_0 ,\acc[19]_i_6_n_0 }));
  FDRE \acc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[1]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[1] ),
        .R(SS));
  FDRE \acc_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[20]_i_1_n_0 ),
        .Q(\v[0][acc] [20]),
        .R(SS));
  FDRE \acc_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[21]_i_1_n_0 ),
        .Q(\v[0][acc] [21]),
        .R(SS));
  FDRE \acc_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[22]_i_1_n_0 ),
        .Q(\v[0][acc] [22]),
        .R(SS));
  FDRE \acc_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[23]_i_1__1_n_0 ),
        .Q(out1),
        .R(SS));
  CARRY4 \acc_reg[23]_i_2 
       (.CI(\acc_reg[19]_i_2_n_0 ),
        .CO({\NLW_acc_reg[23]_i_2_CO_UNCONNECTED [3],\acc_reg[23]_i_2_n_1 ,\acc_reg[23]_i_2_n_2 ,\acc_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_next0_0[23:20]),
        .S({\acc[23]_i_3_n_0 ,\acc[23]_i_4_n_0 ,\acc[23]_i_5_n_0 ,\acc[23]_i_6_n_0 }));
  FDRE \acc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[2]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[2] ),
        .R(SS));
  FDRE \acc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[3]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[3] ),
        .R(SS));
  CARRY4 \acc_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\acc_reg[3]_i_2_n_0 ,\acc_reg[3]_i_2_n_1 ,\acc_reg[3]_i_2_n_2 ,\acc_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[3] ,\acc_reg_n_0_[2] ,\acc_reg_n_0_[1] ,\acc_reg_n_0_[0] }),
        .O(acc_next0_0[3:0]),
        .S({\acc[3]_i_3_n_0 ,\acc[3]_i_4_n_0 ,\acc[3]_i_5_n_0 ,\acc[3]_i_6_n_0 }));
  FDRE \acc_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[4]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[4] ),
        .R(SS));
  FDRE \acc_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[5]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[5] ),
        .R(SS));
  FDRE \acc_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[6]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[6] ),
        .R(SS));
  FDRE \acc_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[7]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[7] ),
        .R(SS));
  CARRY4 \acc_reg[7]_i_2 
       (.CI(\acc_reg[3]_i_2_n_0 ),
        .CO({\acc_reg[7]_i_2_n_0 ,\acc_reg[7]_i_2_n_1 ,\acc_reg[7]_i_2_n_2 ,\acc_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[7] ,\acc_reg_n_0_[6] ,\acc_reg_n_0_[5] ,\acc_reg_n_0_[4] }),
        .O(acc_next0_0[7:4]),
        .S({\acc[7]_i_3_n_0 ,\acc[7]_i_4_n_0 ,\acc[7]_i_5_n_0 ,\acc[7]_i_6_n_0 }));
  FDRE \acc_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[8]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[8] ),
        .R(SS));
  FDRE \acc_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\acc[9]_i_1_n_0 ),
        .Q(\acc_reg_n_0_[9] ),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr[0]_i_1 
       (.I0(\lfsr_reg_n_0_[17] ),
        .I1(\lfsr_reg_n_0_[22] ),
        .O(p_0_out));
  LUT5 #(
    .INIT(32'h00000444)) 
    \lfsr[22]_i_1 
       (.I0(\v_reg[0][test] ),
        .I1(acc_next0_0[19]),
        .I2(sync_2_delay),
        .I3(\v_reg[0][sync] ),
        .I4(\v[0][acc] [19]),
        .O(\lfsr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \lfsr[22]_i_1__0 
       (.I0(\v_reg[1][test] ),
        .I1(acc_next0[19]),
        .I2(acc_next1),
        .I3(\v[1][acc] ),
        .O(\lfsr_reg[0]_1 ));
  FDSE \lfsr_reg[0] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(p_0_out),
        .Q(\v[0][lfsr] [0]),
        .S(SS));
  FDSE \lfsr_reg[10] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[0][lfsr] [9]),
        .Q(\lfsr_reg_n_0_[10] ),
        .S(SS));
  FDSE \lfsr_reg[11] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[10] ),
        .Q(\v[0][lfsr] [11]),
        .S(SS));
  FDSE \lfsr_reg[12] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[0][lfsr] [11]),
        .Q(\lfsr_reg_n_0_[12] ),
        .S(SS));
  FDSE \lfsr_reg[13] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[12] ),
        .Q(\lfsr_reg_n_0_[13] ),
        .S(SS));
  FDSE \lfsr_reg[14] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[13] ),
        .Q(\v[0][lfsr] [14]),
        .S(SS));
  FDSE \lfsr_reg[15] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[0][lfsr] [14]),
        .Q(\lfsr_reg_n_0_[15] ),
        .S(SS));
  FDSE \lfsr_reg[16] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[15] ),
        .Q(\lfsr_reg_n_0_[16] ),
        .S(SS));
  FDSE \lfsr_reg[17] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[16] ),
        .Q(\lfsr_reg_n_0_[17] ),
        .S(SS));
  FDSE \lfsr_reg[18] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[17] ),
        .Q(\v[0][lfsr] [18]),
        .S(SS));
  FDSE \lfsr_reg[19] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[0][lfsr] [18]),
        .Q(\lfsr_reg_n_0_[19] ),
        .S(SS));
  FDSE \lfsr_reg[1] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[0][lfsr] [0]),
        .Q(\lfsr_reg_n_0_[1] ),
        .S(SS));
  FDSE \lfsr_reg[20] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[19] ),
        .Q(\v[0][lfsr] [20]),
        .S(SS));
  FDSE \lfsr_reg[21] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[0][lfsr] [20]),
        .Q(\lfsr_reg_n_0_[21] ),
        .S(SS));
  FDSE \lfsr_reg[22] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[21] ),
        .Q(\lfsr_reg_n_0_[22] ),
        .S(SS));
  FDSE \lfsr_reg[2] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[1] ),
        .Q(\v[0][lfsr] [2]),
        .S(SS));
  FDSE \lfsr_reg[3] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[0][lfsr] [2]),
        .Q(\lfsr_reg_n_0_[3] ),
        .S(SS));
  FDSE \lfsr_reg[4] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[3] ),
        .Q(\lfsr_reg_n_0_[4] ),
        .S(SS));
  FDSE \lfsr_reg[5] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[4] ),
        .Q(\v[0][lfsr] [5]),
        .S(SS));
  (* srl_bus_name = "\inst/sid/voice[0].acc/lfsr_reg " *) 
  (* srl_name = "\inst/sid/voice[0].acc/lfsr_reg[7]_srl2____inst_sid_voice_s_0 " *) 
  SRL16E \lfsr_reg[7]_srl2____inst_sid_voice_s_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\lfsr_reg[0]_0 ),
        .CLK(clk),
        .D(\v[0][lfsr] [5]),
        .Q(\lfsr_reg[7]_srl2____inst_sid_voice_s_0_n_0 ));
  FDRE \lfsr_reg[8]_inst_sid_voice_s_1 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg[7]_srl2____inst_sid_voice_s_0_n_0 ),
        .Q(\lfsr_reg[9]_0 ),
        .R(1'b0));
  FDSE \lfsr_reg[9] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg[8]_inst_sid_voice_s_1_0 ),
        .Q(\v[0][lfsr] [9]),
        .S(SS));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_1
       (.I0(out1),
        .I1(\v[0][acc] [22]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [11]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_10
       (.I0(out1),
        .I1(\v[0][acc] [13]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_11
       (.I0(out1),
        .I1(\v[0][acc] [12]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h6F006F6F00000000)) 
    out1_i_12
       (.I0(out1),
        .I1(\v_reg[0][ring] ),
        .I2(\v_reg[0][triangle] ),
        .I3(\v[0][acc] [12]),
        .I4(\v_reg[0][saw] ),
        .I5(out0_in),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_13
       (.I0(out1),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [20]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [11]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_14
       (.I0(\v[0][acc] [22]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [18]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [10]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_15
       (.I0(\v[0][acc] [21]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [14]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [9]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_16
       (.I0(\v[0][acc] [20]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [11]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [8]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_17
       (.I0(\v[0][acc] [19]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [9]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [7]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_18
       (.I0(\v[0][acc] [18]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [5]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [6]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_19
       (.I0(\v[0][acc] [17]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [2]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [5]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_2
       (.I0(out1),
        .I1(\v[0][acc] [21]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [10]),
        .O(A[10]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_20
       (.I0(\v[0][acc] [16]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v[0][lfsr] [0]),
        .I5(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [4]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_21
       (.I0(\v[0][acc] [15]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [3]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_22
       (.I0(\v[0][acc] [14]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [2]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_23
       (.I0(\v[0][acc] [13]),
        .I1(\v_reg[0][saw] ),
        .I2(CO),
        .I3(\v_reg[0][pulse] ),
        .I4(\v_reg[0][noise] ),
        .O(\voice[0].wave/out2_in [1]));
  LUT2 #(
    .INIT(4'h8)) 
    out1_i_24__0
       (.I0(\v_reg[1][ring] ),
        .I1(out1),
        .O(out1_0));
  CARRY4 out1_i_26
       (.CI(out1_i_27_n_0),
        .CO({NLW_out1_i_26_CO_UNCONNECTED[3:2],CO,out1_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out1_i_28_n_0,out1_i_29_n_0}),
        .O(NLW_out1_i_26_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,out1_i_30_n_0,out1_i_31_n_0}));
  CARRY4 out1_i_27
       (.CI(1'b0),
        .CO({out1_i_27_n_0,out1_i_27_n_1,out1_i_27_n_2,out1_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({out1_i_32_n_0,out1_i_33_n_0,out1_i_34_n_0,out1_i_35_n_0}),
        .O(NLW_out1_i_27_O_UNCONNECTED[3:0]),
        .S({out1_i_36_n_0,out1_i_37_n_0,out1_i_38_n_0,out1_i_39_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_28
       (.I0(Q[10]),
        .I1(\v[0][acc] [22]),
        .I2(out1),
        .I3(Q[11]),
        .O(out1_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_29
       (.I0(Q[8]),
        .I1(\v[0][acc] [20]),
        .I2(\v[0][acc] [21]),
        .I3(Q[9]),
        .O(out1_i_29_n_0));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_3
       (.I0(out1),
        .I1(\v[0][acc] [20]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [9]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_30
       (.I0(Q[10]),
        .I1(\v[0][acc] [22]),
        .I2(Q[11]),
        .I3(out1),
        .O(out1_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_31
       (.I0(Q[8]),
        .I1(\v[0][acc] [20]),
        .I2(Q[9]),
        .I3(\v[0][acc] [21]),
        .O(out1_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_32
       (.I0(Q[6]),
        .I1(\v[0][acc] [18]),
        .I2(\v[0][acc] [19]),
        .I3(Q[7]),
        .O(out1_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_33
       (.I0(Q[4]),
        .I1(\v[0][acc] [16]),
        .I2(\v[0][acc] [17]),
        .I3(Q[5]),
        .O(out1_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_34
       (.I0(Q[2]),
        .I1(\v[0][acc] [14]),
        .I2(\v[0][acc] [15]),
        .I3(Q[3]),
        .O(out1_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_35
       (.I0(Q[0]),
        .I1(\v[0][acc] [12]),
        .I2(\v[0][acc] [13]),
        .I3(Q[1]),
        .O(out1_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_36
       (.I0(Q[6]),
        .I1(\v[0][acc] [18]),
        .I2(Q[7]),
        .I3(\v[0][acc] [19]),
        .O(out1_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_37
       (.I0(Q[4]),
        .I1(\v[0][acc] [16]),
        .I2(Q[5]),
        .I3(\v[0][acc] [17]),
        .O(out1_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_38
       (.I0(Q[2]),
        .I1(\v[0][acc] [14]),
        .I2(Q[3]),
        .I3(\v[0][acc] [15]),
        .O(out1_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_39
       (.I0(Q[0]),
        .I1(\v[0][acc] [12]),
        .I2(Q[1]),
        .I3(\v[0][acc] [13]),
        .O(out1_i_39_n_0));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_4
       (.I0(out1),
        .I1(\v[0][acc] [19]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_5
       (.I0(out1),
        .I1(\v[0][acc] [18]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_6
       (.I0(out1),
        .I1(\v[0][acc] [17]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_7
       (.I0(out1),
        .I1(\v[0][acc] [16]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_8
       (.I0(out1),
        .I1(\v[0][acc] [15]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_9
       (.I0(out1),
        .I1(\v[0][acc] [14]),
        .I2(\v_reg[0][ring]_0 ),
        .I3(acc_23_delay),
        .I4(\v_reg[0][triangle] ),
        .I5(\voice[0].wave/out2_in [3]),
        .O(A[3]));
endmodule

(* ORIG_REF_NAME = "sid_acc" *) 
module design_1_block_test_0_0_sid_acc_11
   (\lfsr_reg[0]_0 ,
    \lfsr_reg[9]_0 ,
    acc_next0,
    acc_23_delay_reg,
    sync_2_delay_reg,
    A,
    CO,
    clk,
    SS,
    \lfsr_reg[8]_inst_sid_voice_s_7_0 ,
    \v_reg[2][test] ,
    acc_next1,
    \v_reg[2][ring] ,
    \v_reg[2][triangle] ,
    \v_reg[2][saw] ,
    out0_in,
    \v_reg[2][ring]_0 ,
    \acc_reg[23]_0 ,
    Q,
    \v_reg[2][pulse] ,
    \v_reg[2][noise] ,
    \v_reg[2][test]_0 ,
    \v_reg[2][test]_1 ,
    \v_reg[2][test]_2 ,
    \v_reg[2][test]_3 ,
    \v_reg[2][test]_4 ,
    \v_reg[2][test]_5 ,
    \v_reg[2][test]_6 ,
    \v_reg[2][test]_7 ,
    \v_reg[2][test]_8 ,
    \v_reg[2][test]_9 ,
    \v_reg[2][test]_10 ,
    \v_reg[2][test]_11 ,
    \v_reg[2][test]_12 ,
    \v_reg[2][test]_13 ,
    \v_reg[2][test]_14 ,
    \v_reg[2][test]_15 ,
    \v_reg[2][test]_16 ,
    \v_reg[2][test]_17 ,
    \v_reg[2][test]_18 ,
    \v_reg[2][test]_19 ,
    \v_reg[2][test]_20 ,
    \v_reg[2][test]_21 ,
    \v_reg[2][test]_22 ,
    \v_reg[2][test]_23 ,
    \v_reg[2][freq][15] );
  output \lfsr_reg[0]_0 ;
  output \lfsr_reg[9]_0 ;
  output [23:0]acc_next0;
  output [0:0]acc_23_delay_reg;
  output sync_2_delay_reg;
  output [11:0]A;
  output [0:0]CO;
  input clk;
  input [0:0]SS;
  input \lfsr_reg[8]_inst_sid_voice_s_7_0 ;
  input \v_reg[2][test] ;
  input acc_next1;
  input \v_reg[2][ring] ;
  input \v_reg[2][triangle] ;
  input \v_reg[2][saw] ;
  input [0:0]out0_in;
  input \v_reg[2][ring]_0 ;
  input [0:0]\acc_reg[23]_0 ;
  input [11:0]Q;
  input \v_reg[2][pulse] ;
  input \v_reg[2][noise] ;
  input \v_reg[2][test]_0 ;
  input \v_reg[2][test]_1 ;
  input \v_reg[2][test]_2 ;
  input \v_reg[2][test]_3 ;
  input \v_reg[2][test]_4 ;
  input \v_reg[2][test]_5 ;
  input \v_reg[2][test]_6 ;
  input \v_reg[2][test]_7 ;
  input \v_reg[2][test]_8 ;
  input \v_reg[2][test]_9 ;
  input \v_reg[2][test]_10 ;
  input \v_reg[2][test]_11 ;
  input \v_reg[2][test]_12 ;
  input \v_reg[2][test]_13 ;
  input \v_reg[2][test]_14 ;
  input \v_reg[2][test]_15 ;
  input \v_reg[2][test]_16 ;
  input \v_reg[2][test]_17 ;
  input \v_reg[2][test]_18 ;
  input \v_reg[2][test]_19 ;
  input \v_reg[2][test]_20 ;
  input \v_reg[2][test]_21 ;
  input \v_reg[2][test]_22 ;
  input \v_reg[2][test]_23 ;
  input [15:0]\v_reg[2][freq][15] ;

  wire [11:0]A;
  wire [0:0]CO;
  wire [11:0]Q;
  wire [0:0]SS;
  wire \acc[11]_i_3__1_n_0 ;
  wire \acc[11]_i_4__1_n_0 ;
  wire \acc[11]_i_5__1_n_0 ;
  wire \acc[11]_i_6__1_n_0 ;
  wire \acc[15]_i_3__1_n_0 ;
  wire \acc[15]_i_4__1_n_0 ;
  wire \acc[15]_i_5__1_n_0 ;
  wire \acc[15]_i_6__1_n_0 ;
  wire \acc[19]_i_3__1_n_0 ;
  wire \acc[19]_i_4__1_n_0 ;
  wire \acc[19]_i_5__1_n_0 ;
  wire \acc[19]_i_6__1_n_0 ;
  wire \acc[23]_i_4__1_n_0 ;
  wire \acc[23]_i_5__1_n_0 ;
  wire \acc[23]_i_6__1_n_0 ;
  wire \acc[23]_i_7__0_n_0 ;
  wire \acc[3]_i_3__1_n_0 ;
  wire \acc[3]_i_4__1_n_0 ;
  wire \acc[3]_i_5__1_n_0 ;
  wire \acc[3]_i_6__1_n_0 ;
  wire \acc[7]_i_3__1_n_0 ;
  wire \acc[7]_i_4__1_n_0 ;
  wire \acc[7]_i_5__1_n_0 ;
  wire \acc[7]_i_6__1_n_0 ;
  wire [0:0]acc_23_delay_reg;
  wire [23:0]acc_next0;
  wire acc_next1;
  wire \acc_reg[11]_i_2__1_n_0 ;
  wire \acc_reg[11]_i_2__1_n_1 ;
  wire \acc_reg[11]_i_2__1_n_2 ;
  wire \acc_reg[11]_i_2__1_n_3 ;
  wire \acc_reg[15]_i_2__1_n_0 ;
  wire \acc_reg[15]_i_2__1_n_1 ;
  wire \acc_reg[15]_i_2__1_n_2 ;
  wire \acc_reg[15]_i_2__1_n_3 ;
  wire \acc_reg[19]_i_2__1_n_0 ;
  wire \acc_reg[19]_i_2__1_n_1 ;
  wire \acc_reg[19]_i_2__1_n_2 ;
  wire \acc_reg[19]_i_2__1_n_3 ;
  wire [0:0]\acc_reg[23]_0 ;
  wire \acc_reg[23]_i_3__0_n_1 ;
  wire \acc_reg[23]_i_3__0_n_2 ;
  wire \acc_reg[23]_i_3__0_n_3 ;
  wire \acc_reg[3]_i_2__1_n_0 ;
  wire \acc_reg[3]_i_2__1_n_1 ;
  wire \acc_reg[3]_i_2__1_n_2 ;
  wire \acc_reg[3]_i_2__1_n_3 ;
  wire \acc_reg[7]_i_2__1_n_0 ;
  wire \acc_reg[7]_i_2__1_n_1 ;
  wire \acc_reg[7]_i_2__1_n_2 ;
  wire \acc_reg[7]_i_2__1_n_3 ;
  wire \acc_reg_n_0_[0] ;
  wire \acc_reg_n_0_[10] ;
  wire \acc_reg_n_0_[11] ;
  wire \acc_reg_n_0_[1] ;
  wire \acc_reg_n_0_[2] ;
  wire \acc_reg_n_0_[3] ;
  wire \acc_reg_n_0_[4] ;
  wire \acc_reg_n_0_[5] ;
  wire \acc_reg_n_0_[6] ;
  wire \acc_reg_n_0_[7] ;
  wire \acc_reg_n_0_[8] ;
  wire \acc_reg_n_0_[9] ;
  wire clk;
  wire \lfsr_reg[0]_0 ;
  wire \lfsr_reg[7]_srl2____inst_sid_voice_s_6_n_0 ;
  wire \lfsr_reg[8]_inst_sid_voice_s_7_0 ;
  wire \lfsr_reg[9]_0 ;
  wire \lfsr_reg_n_0_[10] ;
  wire \lfsr_reg_n_0_[12] ;
  wire \lfsr_reg_n_0_[13] ;
  wire \lfsr_reg_n_0_[15] ;
  wire \lfsr_reg_n_0_[16] ;
  wire \lfsr_reg_n_0_[17] ;
  wire \lfsr_reg_n_0_[19] ;
  wire \lfsr_reg_n_0_[1] ;
  wire \lfsr_reg_n_0_[21] ;
  wire \lfsr_reg_n_0_[22] ;
  wire \lfsr_reg_n_0_[3] ;
  wire \lfsr_reg_n_0_[4] ;
  wire [0:0]out0_in;
  wire out1_i_26__1_n_3;
  wire out1_i_27__1_n_0;
  wire out1_i_27__1_n_1;
  wire out1_i_27__1_n_2;
  wire out1_i_27__1_n_3;
  wire out1_i_28__1_n_0;
  wire out1_i_29__1_n_0;
  wire out1_i_30__1_n_0;
  wire out1_i_31__1_n_0;
  wire out1_i_32__1_n_0;
  wire out1_i_33__1_n_0;
  wire out1_i_34__1_n_0;
  wire out1_i_35__1_n_0;
  wire out1_i_36__1_n_0;
  wire out1_i_37__1_n_0;
  wire out1_i_38__1_n_0;
  wire out1_i_39__1_n_0;
  wire [0:0]p_0_out;
  wire sync_2_delay_reg;
  wire [22:12]\v[2][acc] ;
  wire [20:0]\v[2][lfsr] ;
  wire [15:0]\v_reg[2][freq][15] ;
  wire \v_reg[2][noise] ;
  wire \v_reg[2][pulse] ;
  wire \v_reg[2][ring] ;
  wire \v_reg[2][ring]_0 ;
  wire \v_reg[2][saw] ;
  wire \v_reg[2][test] ;
  wire \v_reg[2][test]_0 ;
  wire \v_reg[2][test]_1 ;
  wire \v_reg[2][test]_10 ;
  wire \v_reg[2][test]_11 ;
  wire \v_reg[2][test]_12 ;
  wire \v_reg[2][test]_13 ;
  wire \v_reg[2][test]_14 ;
  wire \v_reg[2][test]_15 ;
  wire \v_reg[2][test]_16 ;
  wire \v_reg[2][test]_17 ;
  wire \v_reg[2][test]_18 ;
  wire \v_reg[2][test]_19 ;
  wire \v_reg[2][test]_2 ;
  wire \v_reg[2][test]_20 ;
  wire \v_reg[2][test]_21 ;
  wire \v_reg[2][test]_22 ;
  wire \v_reg[2][test]_23 ;
  wire \v_reg[2][test]_3 ;
  wire \v_reg[2][test]_4 ;
  wire \v_reg[2][test]_5 ;
  wire \v_reg[2][test]_6 ;
  wire \v_reg[2][test]_7 ;
  wire \v_reg[2][test]_8 ;
  wire \v_reg[2][test]_9 ;
  wire \v_reg[2][triangle] ;
  wire [11:1]\voice[2].wave/out2_in ;
  wire [3:3]\NLW_acc_reg[23]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]NLW_out1_i_26__1_CO_UNCONNECTED;
  wire [3:0]NLW_out1_i_26__1_O_UNCONNECTED;
  wire [3:0]NLW_out1_i_27__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_3__1 
       (.I0(\acc_reg_n_0_[11] ),
        .I1(\v_reg[2][freq][15] [11]),
        .O(\acc[11]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_4__1 
       (.I0(\acc_reg_n_0_[10] ),
        .I1(\v_reg[2][freq][15] [10]),
        .O(\acc[11]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_5__1 
       (.I0(\acc_reg_n_0_[9] ),
        .I1(\v_reg[2][freq][15] [9]),
        .O(\acc[11]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_6__1 
       (.I0(\acc_reg_n_0_[8] ),
        .I1(\v_reg[2][freq][15] [8]),
        .O(\acc[11]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_3__1 
       (.I0(\v[2][acc] [15]),
        .I1(\v_reg[2][freq][15] [15]),
        .O(\acc[15]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_4__1 
       (.I0(\v[2][acc] [14]),
        .I1(\v_reg[2][freq][15] [14]),
        .O(\acc[15]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_5__1 
       (.I0(\v[2][acc] [13]),
        .I1(\v_reg[2][freq][15] [13]),
        .O(\acc[15]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_6__1 
       (.I0(\v[2][acc] [12]),
        .I1(\v_reg[2][freq][15] [12]),
        .O(\acc[15]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_3__1 
       (.I0(\v[2][acc] [19]),
        .O(\acc[19]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_4__1 
       (.I0(\v[2][acc] [18]),
        .O(\acc[19]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_5__1 
       (.I0(\v[2][acc] [17]),
        .O(\acc[19]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_6__1 
       (.I0(\v[2][acc] [16]),
        .O(\acc[19]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_4__1 
       (.I0(acc_23_delay_reg),
        .O(\acc[23]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_5__1 
       (.I0(\v[2][acc] [22]),
        .O(\acc[23]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_6__1 
       (.I0(\v[2][acc] [21]),
        .O(\acc[23]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_7__0 
       (.I0(\v[2][acc] [20]),
        .O(\acc[23]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_3__1 
       (.I0(\acc_reg_n_0_[3] ),
        .I1(\v_reg[2][freq][15] [3]),
        .O(\acc[3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_4__1 
       (.I0(\acc_reg_n_0_[2] ),
        .I1(\v_reg[2][freq][15] [2]),
        .O(\acc[3]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_5__1 
       (.I0(\acc_reg_n_0_[1] ),
        .I1(\v_reg[2][freq][15] [1]),
        .O(\acc[3]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_6__1 
       (.I0(\acc_reg_n_0_[0] ),
        .I1(\v_reg[2][freq][15] [0]),
        .O(\acc[3]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_3__1 
       (.I0(\acc_reg_n_0_[7] ),
        .I1(\v_reg[2][freq][15] [7]),
        .O(\acc[7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_4__1 
       (.I0(\acc_reg_n_0_[6] ),
        .I1(\v_reg[2][freq][15] [6]),
        .O(\acc[7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_5__1 
       (.I0(\acc_reg_n_0_[5] ),
        .I1(\v_reg[2][freq][15] [5]),
        .O(\acc[7]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_6__1 
       (.I0(\acc_reg_n_0_[4] ),
        .I1(\v_reg[2][freq][15] [4]),
        .O(\acc[7]_i_6__1_n_0 ));
  FDRE \acc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_23 ),
        .Q(\acc_reg_n_0_[0] ),
        .R(SS));
  FDRE \acc_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_13 ),
        .Q(\acc_reg_n_0_[10] ),
        .R(SS));
  FDRE \acc_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_12 ),
        .Q(\acc_reg_n_0_[11] ),
        .R(SS));
  CARRY4 \acc_reg[11]_i_2__1 
       (.CI(\acc_reg[7]_i_2__1_n_0 ),
        .CO({\acc_reg[11]_i_2__1_n_0 ,\acc_reg[11]_i_2__1_n_1 ,\acc_reg[11]_i_2__1_n_2 ,\acc_reg[11]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[11] ,\acc_reg_n_0_[10] ,\acc_reg_n_0_[9] ,\acc_reg_n_0_[8] }),
        .O(acc_next0[11:8]),
        .S({\acc[11]_i_3__1_n_0 ,\acc[11]_i_4__1_n_0 ,\acc[11]_i_5__1_n_0 ,\acc[11]_i_6__1_n_0 }));
  FDRE \acc_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_11 ),
        .Q(\v[2][acc] [12]),
        .R(SS));
  FDRE \acc_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_10 ),
        .Q(\v[2][acc] [13]),
        .R(SS));
  FDRE \acc_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_9 ),
        .Q(\v[2][acc] [14]),
        .R(SS));
  FDRE \acc_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_8 ),
        .Q(\v[2][acc] [15]),
        .R(SS));
  CARRY4 \acc_reg[15]_i_2__1 
       (.CI(\acc_reg[11]_i_2__1_n_0 ),
        .CO({\acc_reg[15]_i_2__1_n_0 ,\acc_reg[15]_i_2__1_n_1 ,\acc_reg[15]_i_2__1_n_2 ,\acc_reg[15]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\v[2][acc] [15:12]),
        .O(acc_next0[15:12]),
        .S({\acc[15]_i_3__1_n_0 ,\acc[15]_i_4__1_n_0 ,\acc[15]_i_5__1_n_0 ,\acc[15]_i_6__1_n_0 }));
  FDRE \acc_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_7 ),
        .Q(\v[2][acc] [16]),
        .R(SS));
  FDRE \acc_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_6 ),
        .Q(\v[2][acc] [17]),
        .R(SS));
  FDRE \acc_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_5 ),
        .Q(\v[2][acc] [18]),
        .R(SS));
  FDRE \acc_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_4 ),
        .Q(\v[2][acc] [19]),
        .R(SS));
  CARRY4 \acc_reg[19]_i_2__1 
       (.CI(\acc_reg[15]_i_2__1_n_0 ),
        .CO({\acc_reg[19]_i_2__1_n_0 ,\acc_reg[19]_i_2__1_n_1 ,\acc_reg[19]_i_2__1_n_2 ,\acc_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_next0[19:16]),
        .S({\acc[19]_i_3__1_n_0 ,\acc[19]_i_4__1_n_0 ,\acc[19]_i_5__1_n_0 ,\acc[19]_i_6__1_n_0 }));
  FDRE \acc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_22 ),
        .Q(\acc_reg_n_0_[1] ),
        .R(SS));
  FDRE \acc_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_3 ),
        .Q(\v[2][acc] [20]),
        .R(SS));
  FDRE \acc_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_2 ),
        .Q(\v[2][acc] [21]),
        .R(SS));
  FDRE \acc_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_1 ),
        .Q(\v[2][acc] [22]),
        .R(SS));
  FDRE \acc_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_0 ),
        .Q(acc_23_delay_reg),
        .R(SS));
  CARRY4 \acc_reg[23]_i_3__0 
       (.CI(\acc_reg[19]_i_2__1_n_0 ),
        .CO({\NLW_acc_reg[23]_i_3__0_CO_UNCONNECTED [3],\acc_reg[23]_i_3__0_n_1 ,\acc_reg[23]_i_3__0_n_2 ,\acc_reg[23]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_next0[23:20]),
        .S({\acc[23]_i_4__1_n_0 ,\acc[23]_i_5__1_n_0 ,\acc[23]_i_6__1_n_0 ,\acc[23]_i_7__0_n_0 }));
  FDRE \acc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_21 ),
        .Q(\acc_reg_n_0_[2] ),
        .R(SS));
  FDRE \acc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_20 ),
        .Q(\acc_reg_n_0_[3] ),
        .R(SS));
  CARRY4 \acc_reg[3]_i_2__1 
       (.CI(1'b0),
        .CO({\acc_reg[3]_i_2__1_n_0 ,\acc_reg[3]_i_2__1_n_1 ,\acc_reg[3]_i_2__1_n_2 ,\acc_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[3] ,\acc_reg_n_0_[2] ,\acc_reg_n_0_[1] ,\acc_reg_n_0_[0] }),
        .O(acc_next0[3:0]),
        .S({\acc[3]_i_3__1_n_0 ,\acc[3]_i_4__1_n_0 ,\acc[3]_i_5__1_n_0 ,\acc[3]_i_6__1_n_0 }));
  FDRE \acc_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_19 ),
        .Q(\acc_reg_n_0_[4] ),
        .R(SS));
  FDRE \acc_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_18 ),
        .Q(\acc_reg_n_0_[5] ),
        .R(SS));
  FDRE \acc_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_17 ),
        .Q(\acc_reg_n_0_[6] ),
        .R(SS));
  FDRE \acc_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_16 ),
        .Q(\acc_reg_n_0_[7] ),
        .R(SS));
  CARRY4 \acc_reg[7]_i_2__1 
       (.CI(\acc_reg[3]_i_2__1_n_0 ),
        .CO({\acc_reg[7]_i_2__1_n_0 ,\acc_reg[7]_i_2__1_n_1 ,\acc_reg[7]_i_2__1_n_2 ,\acc_reg[7]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[7] ,\acc_reg_n_0_[6] ,\acc_reg_n_0_[5] ,\acc_reg_n_0_[4] }),
        .O(acc_next0[7:4]),
        .S({\acc[7]_i_3__1_n_0 ,\acc[7]_i_4__1_n_0 ,\acc[7]_i_5__1_n_0 ,\acc[7]_i_6__1_n_0 }));
  FDRE \acc_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_15 ),
        .Q(\acc_reg_n_0_[8] ),
        .R(SS));
  FDRE \acc_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[2][test]_14 ),
        .Q(\acc_reg_n_0_[9] ),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr[0]_i_1__3 
       (.I0(\lfsr_reg_n_0_[17] ),
        .I1(\lfsr_reg_n_0_[22] ),
        .O(p_0_out));
  LUT4 #(
    .INIT(16'h0004)) 
    \lfsr[22]_i_1__1 
       (.I0(\v_reg[2][test] ),
        .I1(acc_next0[19]),
        .I2(acc_next1),
        .I3(\v[2][acc] [19]),
        .O(\lfsr_reg[0]_0 ));
  FDSE \lfsr_reg[0] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(p_0_out),
        .Q(\v[2][lfsr] [0]),
        .S(SS));
  FDSE \lfsr_reg[10] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[2][lfsr] [9]),
        .Q(\lfsr_reg_n_0_[10] ),
        .S(SS));
  FDSE \lfsr_reg[11] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[10] ),
        .Q(\v[2][lfsr] [11]),
        .S(SS));
  FDSE \lfsr_reg[12] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[2][lfsr] [11]),
        .Q(\lfsr_reg_n_0_[12] ),
        .S(SS));
  FDSE \lfsr_reg[13] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[12] ),
        .Q(\lfsr_reg_n_0_[13] ),
        .S(SS));
  FDSE \lfsr_reg[14] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[13] ),
        .Q(\v[2][lfsr] [14]),
        .S(SS));
  FDSE \lfsr_reg[15] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[2][lfsr] [14]),
        .Q(\lfsr_reg_n_0_[15] ),
        .S(SS));
  FDSE \lfsr_reg[16] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[15] ),
        .Q(\lfsr_reg_n_0_[16] ),
        .S(SS));
  FDSE \lfsr_reg[17] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[16] ),
        .Q(\lfsr_reg_n_0_[17] ),
        .S(SS));
  FDSE \lfsr_reg[18] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[17] ),
        .Q(\v[2][lfsr] [18]),
        .S(SS));
  FDSE \lfsr_reg[19] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[2][lfsr] [18]),
        .Q(\lfsr_reg_n_0_[19] ),
        .S(SS));
  FDSE \lfsr_reg[1] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[2][lfsr] [0]),
        .Q(\lfsr_reg_n_0_[1] ),
        .S(SS));
  FDSE \lfsr_reg[20] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[19] ),
        .Q(\v[2][lfsr] [20]),
        .S(SS));
  FDSE \lfsr_reg[21] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[2][lfsr] [20]),
        .Q(\lfsr_reg_n_0_[21] ),
        .S(SS));
  FDSE \lfsr_reg[22] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[21] ),
        .Q(\lfsr_reg_n_0_[22] ),
        .S(SS));
  FDSE \lfsr_reg[2] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[1] ),
        .Q(\v[2][lfsr] [2]),
        .S(SS));
  FDSE \lfsr_reg[3] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\v[2][lfsr] [2]),
        .Q(\lfsr_reg_n_0_[3] ),
        .S(SS));
  FDSE \lfsr_reg[4] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[3] ),
        .Q(\lfsr_reg_n_0_[4] ),
        .S(SS));
  FDSE \lfsr_reg[5] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg_n_0_[4] ),
        .Q(\v[2][lfsr] [5]),
        .S(SS));
  (* srl_bus_name = "\inst/sid/voice[2].acc/lfsr_reg " *) 
  (* srl_name = "\inst/sid/voice[2].acc/lfsr_reg[7]_srl2____inst_sid_voice_s_6 " *) 
  SRL16E \lfsr_reg[7]_srl2____inst_sid_voice_s_6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\lfsr_reg[0]_0 ),
        .CLK(clk),
        .D(\v[2][lfsr] [5]),
        .Q(\lfsr_reg[7]_srl2____inst_sid_voice_s_6_n_0 ));
  FDRE \lfsr_reg[8]_inst_sid_voice_s_7 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg[7]_srl2____inst_sid_voice_s_6_n_0 ),
        .Q(\lfsr_reg[9]_0 ),
        .R(1'b0));
  FDSE \lfsr_reg[9] 
       (.C(clk),
        .CE(\lfsr_reg[0]_0 ),
        .D(\lfsr_reg[8]_inst_sid_voice_s_7_0 ),
        .Q(\v[2][lfsr] [9]),
        .S(SS));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_10__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [13]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_11__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [12]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h6F006F6F00000000)) 
    out1_i_12__1
       (.I0(acc_23_delay_reg),
        .I1(\v_reg[2][ring] ),
        .I2(\v_reg[2][triangle] ),
        .I3(\v[2][acc] [12]),
        .I4(\v_reg[2][saw] ),
        .I5(out0_in),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_13__1
       (.I0(acc_23_delay_reg),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [20]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [11]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_14__1
       (.I0(\v[2][acc] [22]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [18]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [10]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_15__1
       (.I0(\v[2][acc] [21]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [14]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [9]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_16__1
       (.I0(\v[2][acc] [20]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [11]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [8]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_17__1
       (.I0(\v[2][acc] [19]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [9]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [7]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_18__1
       (.I0(\v[2][acc] [18]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [5]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [6]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_19__1
       (.I0(\v[2][acc] [17]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [2]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [5]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_1__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [22]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [11]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_20__1
       (.I0(\v[2][acc] [16]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v[2][lfsr] [0]),
        .I5(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [4]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_21__1
       (.I0(\v[2][acc] [15]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [3]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_22__1
       (.I0(\v[2][acc] [14]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [2]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_23__1
       (.I0(\v[2][acc] [13]),
        .I1(\v_reg[2][saw] ),
        .I2(CO),
        .I3(\v_reg[2][pulse] ),
        .I4(\v_reg[2][noise] ),
        .O(\voice[2].wave/out2_in [1]));
  CARRY4 out1_i_26__1
       (.CI(out1_i_27__1_n_0),
        .CO({NLW_out1_i_26__1_CO_UNCONNECTED[3:2],CO,out1_i_26__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out1_i_28__1_n_0,out1_i_29__1_n_0}),
        .O(NLW_out1_i_26__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,out1_i_30__1_n_0,out1_i_31__1_n_0}));
  CARRY4 out1_i_27__1
       (.CI(1'b0),
        .CO({out1_i_27__1_n_0,out1_i_27__1_n_1,out1_i_27__1_n_2,out1_i_27__1_n_3}),
        .CYINIT(1'b0),
        .DI({out1_i_32__1_n_0,out1_i_33__1_n_0,out1_i_34__1_n_0,out1_i_35__1_n_0}),
        .O(NLW_out1_i_27__1_O_UNCONNECTED[3:0]),
        .S({out1_i_36__1_n_0,out1_i_37__1_n_0,out1_i_38__1_n_0,out1_i_39__1_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_28__1
       (.I0(Q[10]),
        .I1(\v[2][acc] [22]),
        .I2(acc_23_delay_reg),
        .I3(Q[11]),
        .O(out1_i_28__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_29__1
       (.I0(Q[8]),
        .I1(\v[2][acc] [20]),
        .I2(\v[2][acc] [21]),
        .I3(Q[9]),
        .O(out1_i_29__1_n_0));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_2__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [21]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [10]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_30__1
       (.I0(Q[10]),
        .I1(\v[2][acc] [22]),
        .I2(Q[11]),
        .I3(acc_23_delay_reg),
        .O(out1_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_31__1
       (.I0(Q[8]),
        .I1(\v[2][acc] [20]),
        .I2(Q[9]),
        .I3(\v[2][acc] [21]),
        .O(out1_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_32__1
       (.I0(Q[6]),
        .I1(\v[2][acc] [18]),
        .I2(\v[2][acc] [19]),
        .I3(Q[7]),
        .O(out1_i_32__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_33__1
       (.I0(Q[4]),
        .I1(\v[2][acc] [16]),
        .I2(\v[2][acc] [17]),
        .I3(Q[5]),
        .O(out1_i_33__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_34__1
       (.I0(Q[2]),
        .I1(\v[2][acc] [14]),
        .I2(\v[2][acc] [15]),
        .I3(Q[3]),
        .O(out1_i_34__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_35__1
       (.I0(Q[0]),
        .I1(\v[2][acc] [12]),
        .I2(\v[2][acc] [13]),
        .I3(Q[1]),
        .O(out1_i_35__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_36__1
       (.I0(Q[6]),
        .I1(\v[2][acc] [18]),
        .I2(Q[7]),
        .I3(\v[2][acc] [19]),
        .O(out1_i_36__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_37__1
       (.I0(Q[4]),
        .I1(\v[2][acc] [16]),
        .I2(Q[5]),
        .I3(\v[2][acc] [17]),
        .O(out1_i_37__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_38__1
       (.I0(Q[2]),
        .I1(\v[2][acc] [14]),
        .I2(Q[3]),
        .I3(\v[2][acc] [15]),
        .O(out1_i_38__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_39__1
       (.I0(Q[0]),
        .I1(\v[2][acc] [12]),
        .I2(Q[1]),
        .I3(\v[2][acc] [13]),
        .O(out1_i_39__1_n_0));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_3__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [20]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [9]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_4__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [19]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_5__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [18]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_6__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [17]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_7__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [16]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_8__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [15]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_9__1
       (.I0(acc_23_delay_reg),
        .I1(\v[2][acc] [14]),
        .I2(\v_reg[2][ring]_0 ),
        .I3(\acc_reg[23]_0 ),
        .I4(\v_reg[2][triangle] ),
        .I5(\voice[2].wave/out2_in [3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h0004)) 
    sync_2_delay_i_1
       (.I0(\v_reg[2][test] ),
        .I1(acc_next0[23]),
        .I2(acc_next1),
        .I3(acc_23_delay_reg),
        .O(sync_2_delay_reg));
endmodule

(* ORIG_REF_NAME = "sid_acc" *) 
module design_1_block_test_0_0_sid_acc_8
   (\lfsr_reg[9]_0 ,
    \acc_reg[0]_0 ,
    acc_next1,
    \acc_reg[1]_0 ,
    \acc_reg[2]_0 ,
    \acc_reg[3]_0 ,
    \acc_reg[4]_0 ,
    \acc_reg[5]_0 ,
    \acc_reg[6]_0 ,
    \acc_reg[7]_0 ,
    \acc_reg[8]_0 ,
    \acc_reg[9]_0 ,
    \acc_reg[10]_0 ,
    \acc_reg[11]_0 ,
    \acc_reg[12]_0 ,
    \acc_reg[13]_0 ,
    \acc_reg[14]_0 ,
    \acc_reg[15]_0 ,
    \acc_reg[16]_0 ,
    \acc_reg[17]_0 ,
    \acc_reg[18]_0 ,
    \acc_reg[19]_0 ,
    \acc_reg[20]_0 ,
    \acc_reg[21]_0 ,
    \acc_reg[22]_0 ,
    \acc_reg[23]_0 ,
    out1,
    acc_next0,
    A,
    CO,
    out1_0,
    \v_reg[1][test] ,
    clk,
    SS,
    \lfsr_reg[8]_inst_sid_voice_s_4_0 ,
    acc_next0_0,
    \v_reg[2][test] ,
    \v_reg[2][sync] ,
    acc_next1_1,
    \v_reg[1][test]_0 ,
    \v_reg[1][ring] ,
    \v_reg[1][triangle] ,
    \v_reg[1][saw] ,
    out0_in,
    \v_reg[1][ring]_0 ,
    \acc_reg[23]_1 ,
    Q,
    \v_reg[1][pulse] ,
    \v_reg[1][noise] ,
    \v_reg[2][ring] ,
    \v_reg[1][test]_1 ,
    \v_reg[1][test]_2 ,
    \v_reg[1][test]_3 ,
    \v_reg[1][test]_4 ,
    \v_reg[1][test]_5 ,
    \v_reg[1][test]_6 ,
    \v_reg[1][test]_7 ,
    \v_reg[1][test]_8 ,
    \v_reg[1][test]_9 ,
    \v_reg[1][test]_10 ,
    \v_reg[1][test]_11 ,
    \v_reg[1][test]_12 ,
    \v_reg[1][test]_13 ,
    \v_reg[1][test]_14 ,
    \v_reg[1][test]_15 ,
    \v_reg[1][test]_16 ,
    \v_reg[1][test]_17 ,
    \v_reg[1][test]_18 ,
    \v_reg[1][test]_19 ,
    \v_reg[1][test]_20 ,
    \v_reg[1][test]_21 ,
    \v_reg[1][test]_22 ,
    \v_reg[1][test]_23 ,
    \v_reg[1][test]_24 ,
    \v_reg[1][freq][15] );
  output \lfsr_reg[9]_0 ;
  output \acc_reg[0]_0 ;
  output acc_next1;
  output \acc_reg[1]_0 ;
  output \acc_reg[2]_0 ;
  output \acc_reg[3]_0 ;
  output \acc_reg[4]_0 ;
  output \acc_reg[5]_0 ;
  output \acc_reg[6]_0 ;
  output \acc_reg[7]_0 ;
  output \acc_reg[8]_0 ;
  output \acc_reg[9]_0 ;
  output \acc_reg[10]_0 ;
  output \acc_reg[11]_0 ;
  output \acc_reg[12]_0 ;
  output \acc_reg[13]_0 ;
  output \acc_reg[14]_0 ;
  output \acc_reg[15]_0 ;
  output \acc_reg[16]_0 ;
  output \acc_reg[17]_0 ;
  output \acc_reg[18]_0 ;
  output \acc_reg[19]_0 ;
  output \acc_reg[20]_0 ;
  output \acc_reg[21]_0 ;
  output \acc_reg[22]_0 ;
  output \acc_reg[23]_0 ;
  output [1:0]out1;
  output [23:0]acc_next0;
  output [11:0]A;
  output [0:0]CO;
  output out1_0;
  input \v_reg[1][test] ;
  input clk;
  input [0:0]SS;
  input \lfsr_reg[8]_inst_sid_voice_s_4_0 ;
  input [23:0]acc_next0_0;
  input \v_reg[2][test] ;
  input \v_reg[2][sync] ;
  input acc_next1_1;
  input \v_reg[1][test]_0 ;
  input \v_reg[1][ring] ;
  input \v_reg[1][triangle] ;
  input \v_reg[1][saw] ;
  input [0:0]out0_in;
  input \v_reg[1][ring]_0 ;
  input [0:0]\acc_reg[23]_1 ;
  input [11:0]Q;
  input \v_reg[1][pulse] ;
  input \v_reg[1][noise] ;
  input \v_reg[2][ring] ;
  input \v_reg[1][test]_1 ;
  input \v_reg[1][test]_2 ;
  input \v_reg[1][test]_3 ;
  input \v_reg[1][test]_4 ;
  input \v_reg[1][test]_5 ;
  input \v_reg[1][test]_6 ;
  input \v_reg[1][test]_7 ;
  input \v_reg[1][test]_8 ;
  input \v_reg[1][test]_9 ;
  input \v_reg[1][test]_10 ;
  input \v_reg[1][test]_11 ;
  input \v_reg[1][test]_12 ;
  input \v_reg[1][test]_13 ;
  input \v_reg[1][test]_14 ;
  input \v_reg[1][test]_15 ;
  input \v_reg[1][test]_16 ;
  input \v_reg[1][test]_17 ;
  input \v_reg[1][test]_18 ;
  input \v_reg[1][test]_19 ;
  input \v_reg[1][test]_20 ;
  input \v_reg[1][test]_21 ;
  input \v_reg[1][test]_22 ;
  input \v_reg[1][test]_23 ;
  input \v_reg[1][test]_24 ;
  input [15:0]\v_reg[1][freq][15] ;

  wire [11:0]A;
  wire [0:0]CO;
  wire [11:0]Q;
  wire [0:0]SS;
  wire \acc[11]_i_3__0_n_0 ;
  wire \acc[11]_i_4__0_n_0 ;
  wire \acc[11]_i_5__0_n_0 ;
  wire \acc[11]_i_6__0_n_0 ;
  wire \acc[15]_i_3__0_n_0 ;
  wire \acc[15]_i_4__0_n_0 ;
  wire \acc[15]_i_5__0_n_0 ;
  wire \acc[15]_i_6__0_n_0 ;
  wire \acc[19]_i_3__0_n_0 ;
  wire \acc[19]_i_4__0_n_0 ;
  wire \acc[19]_i_5__0_n_0 ;
  wire \acc[19]_i_6__0_n_0 ;
  wire \acc[23]_i_4__0_n_0 ;
  wire \acc[23]_i_5__0_n_0 ;
  wire \acc[23]_i_6__0_n_0 ;
  wire \acc[23]_i_7_n_0 ;
  wire \acc[3]_i_3__0_n_0 ;
  wire \acc[3]_i_4__0_n_0 ;
  wire \acc[3]_i_5__0_n_0 ;
  wire \acc[3]_i_6__0_n_0 ;
  wire \acc[7]_i_3__0_n_0 ;
  wire \acc[7]_i_4__0_n_0 ;
  wire \acc[7]_i_5__0_n_0 ;
  wire \acc[7]_i_6__0_n_0 ;
  wire [23:0]acc_next0;
  wire [23:0]acc_next0_0;
  wire acc_next1;
  wire acc_next1_1;
  wire \acc_reg[0]_0 ;
  wire \acc_reg[10]_0 ;
  wire \acc_reg[11]_0 ;
  wire \acc_reg[11]_i_2__0_n_0 ;
  wire \acc_reg[11]_i_2__0_n_1 ;
  wire \acc_reg[11]_i_2__0_n_2 ;
  wire \acc_reg[11]_i_2__0_n_3 ;
  wire \acc_reg[12]_0 ;
  wire \acc_reg[13]_0 ;
  wire \acc_reg[14]_0 ;
  wire \acc_reg[15]_0 ;
  wire \acc_reg[15]_i_2__0_n_0 ;
  wire \acc_reg[15]_i_2__0_n_1 ;
  wire \acc_reg[15]_i_2__0_n_2 ;
  wire \acc_reg[15]_i_2__0_n_3 ;
  wire \acc_reg[16]_0 ;
  wire \acc_reg[17]_0 ;
  wire \acc_reg[18]_0 ;
  wire \acc_reg[19]_0 ;
  wire \acc_reg[19]_i_2__0_n_0 ;
  wire \acc_reg[19]_i_2__0_n_1 ;
  wire \acc_reg[19]_i_2__0_n_2 ;
  wire \acc_reg[19]_i_2__0_n_3 ;
  wire \acc_reg[1]_0 ;
  wire \acc_reg[20]_0 ;
  wire \acc_reg[21]_0 ;
  wire \acc_reg[22]_0 ;
  wire \acc_reg[23]_0 ;
  wire [0:0]\acc_reg[23]_1 ;
  wire \acc_reg[23]_i_3_n_1 ;
  wire \acc_reg[23]_i_3_n_2 ;
  wire \acc_reg[23]_i_3_n_3 ;
  wire \acc_reg[2]_0 ;
  wire \acc_reg[3]_0 ;
  wire \acc_reg[3]_i_2__0_n_0 ;
  wire \acc_reg[3]_i_2__0_n_1 ;
  wire \acc_reg[3]_i_2__0_n_2 ;
  wire \acc_reg[3]_i_2__0_n_3 ;
  wire \acc_reg[4]_0 ;
  wire \acc_reg[5]_0 ;
  wire \acc_reg[6]_0 ;
  wire \acc_reg[7]_0 ;
  wire \acc_reg[7]_i_2__0_n_0 ;
  wire \acc_reg[7]_i_2__0_n_1 ;
  wire \acc_reg[7]_i_2__0_n_2 ;
  wire \acc_reg[7]_i_2__0_n_3 ;
  wire \acc_reg[8]_0 ;
  wire \acc_reg[9]_0 ;
  wire \acc_reg_n_0_[0] ;
  wire \acc_reg_n_0_[10] ;
  wire \acc_reg_n_0_[11] ;
  wire \acc_reg_n_0_[1] ;
  wire \acc_reg_n_0_[2] ;
  wire \acc_reg_n_0_[3] ;
  wire \acc_reg_n_0_[4] ;
  wire \acc_reg_n_0_[5] ;
  wire \acc_reg_n_0_[6] ;
  wire \acc_reg_n_0_[7] ;
  wire \acc_reg_n_0_[8] ;
  wire \acc_reg_n_0_[9] ;
  wire clk;
  wire \lfsr_reg[7]_srl2____inst_sid_voice_s_3_n_0 ;
  wire \lfsr_reg[8]_inst_sid_voice_s_4_0 ;
  wire \lfsr_reg[9]_0 ;
  wire \lfsr_reg_n_0_[10] ;
  wire \lfsr_reg_n_0_[12] ;
  wire \lfsr_reg_n_0_[13] ;
  wire \lfsr_reg_n_0_[15] ;
  wire \lfsr_reg_n_0_[16] ;
  wire \lfsr_reg_n_0_[17] ;
  wire \lfsr_reg_n_0_[19] ;
  wire \lfsr_reg_n_0_[1] ;
  wire \lfsr_reg_n_0_[21] ;
  wire \lfsr_reg_n_0_[22] ;
  wire \lfsr_reg_n_0_[3] ;
  wire \lfsr_reg_n_0_[4] ;
  wire [0:0]out0_in;
  wire [1:0]out1;
  wire out1_0;
  wire out1_i_26__0_n_3;
  wire out1_i_27__0_n_0;
  wire out1_i_27__0_n_1;
  wire out1_i_27__0_n_2;
  wire out1_i_27__0_n_3;
  wire out1_i_28__0_n_0;
  wire out1_i_29__0_n_0;
  wire out1_i_30__0_n_0;
  wire out1_i_31__0_n_0;
  wire out1_i_32__0_n_0;
  wire out1_i_33__0_n_0;
  wire out1_i_34__0_n_0;
  wire out1_i_35__0_n_0;
  wire out1_i_36__0_n_0;
  wire out1_i_37__0_n_0;
  wire out1_i_38__0_n_0;
  wire out1_i_39__0_n_0;
  wire [0:0]p_0_out;
  wire [22:12]\v[1][acc] ;
  wire [20:0]\v[1][lfsr] ;
  wire [15:0]\v_reg[1][freq][15] ;
  wire \v_reg[1][noise] ;
  wire \v_reg[1][pulse] ;
  wire \v_reg[1][ring] ;
  wire \v_reg[1][ring]_0 ;
  wire \v_reg[1][saw] ;
  wire \v_reg[1][test] ;
  wire \v_reg[1][test]_0 ;
  wire \v_reg[1][test]_1 ;
  wire \v_reg[1][test]_10 ;
  wire \v_reg[1][test]_11 ;
  wire \v_reg[1][test]_12 ;
  wire \v_reg[1][test]_13 ;
  wire \v_reg[1][test]_14 ;
  wire \v_reg[1][test]_15 ;
  wire \v_reg[1][test]_16 ;
  wire \v_reg[1][test]_17 ;
  wire \v_reg[1][test]_18 ;
  wire \v_reg[1][test]_19 ;
  wire \v_reg[1][test]_2 ;
  wire \v_reg[1][test]_20 ;
  wire \v_reg[1][test]_21 ;
  wire \v_reg[1][test]_22 ;
  wire \v_reg[1][test]_23 ;
  wire \v_reg[1][test]_24 ;
  wire \v_reg[1][test]_3 ;
  wire \v_reg[1][test]_4 ;
  wire \v_reg[1][test]_5 ;
  wire \v_reg[1][test]_6 ;
  wire \v_reg[1][test]_7 ;
  wire \v_reg[1][test]_8 ;
  wire \v_reg[1][test]_9 ;
  wire \v_reg[1][triangle] ;
  wire \v_reg[2][ring] ;
  wire \v_reg[2][sync] ;
  wire \v_reg[2][test] ;
  wire [11:1]\voice[1].wave/out2_in ;
  wire [3:3]\NLW_acc_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:2]NLW_out1_i_26__0_CO_UNCONNECTED;
  wire [3:0]NLW_out1_i_26__0_O_UNCONNECTED;
  wire [3:0]NLW_out1_i_27__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[0]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[0]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[10]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[10]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[11]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[11]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_3__0 
       (.I0(\acc_reg_n_0_[11] ),
        .I1(\v_reg[1][freq][15] [11]),
        .O(\acc[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_4__0 
       (.I0(\acc_reg_n_0_[10] ),
        .I1(\v_reg[1][freq][15] [10]),
        .O(\acc[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_5__0 
       (.I0(\acc_reg_n_0_[9] ),
        .I1(\v_reg[1][freq][15] [9]),
        .O(\acc[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[11]_i_6__0 
       (.I0(\acc_reg_n_0_[8] ),
        .I1(\v_reg[1][freq][15] [8]),
        .O(\acc[11]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[12]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[12]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[13]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[13]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[14]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[14]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[15]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[15]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_3__0 
       (.I0(\v[1][acc] [15]),
        .I1(\v_reg[1][freq][15] [15]),
        .O(\acc[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_4__0 
       (.I0(\v[1][acc] [14]),
        .I1(\v_reg[1][freq][15] [14]),
        .O(\acc[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_5__0 
       (.I0(\v[1][acc] [13]),
        .I1(\v_reg[1][freq][15] [13]),
        .O(\acc[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[15]_i_6__0 
       (.I0(\v[1][acc] [12]),
        .I1(\v_reg[1][freq][15] [12]),
        .O(\acc[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[16]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[16]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[17]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[17]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[18]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[18]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[19]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[19]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[19]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_3__0 
       (.I0(out1[0]),
        .O(\acc[19]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_4__0 
       (.I0(\v[1][acc] [18]),
        .O(\acc[19]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_5__0 
       (.I0(\v[1][acc] [17]),
        .O(\acc[19]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[19]_i_6__0 
       (.I0(\v[1][acc] [16]),
        .O(\acc[19]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[1]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[1]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[20]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[20]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[21]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[21]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[22]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[22]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[23]_i_1 
       (.I0(acc_next1),
        .I1(acc_next0_0[23]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[23]_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \acc[23]_i_2__0 
       (.I0(\v_reg[2][sync] ),
        .I1(out1[1]),
        .I2(acc_next1_1),
        .I3(acc_next0[23]),
        .I4(\v_reg[1][test]_0 ),
        .O(acc_next1));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_4__0 
       (.I0(out1[1]),
        .O(\acc[23]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_5__0 
       (.I0(\v[1][acc] [22]),
        .O(\acc[23]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_6__0 
       (.I0(\v[1][acc] [21]),
        .O(\acc[23]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \acc[23]_i_7 
       (.I0(\v[1][acc] [20]),
        .O(\acc[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[2]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[2]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[3]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[3]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_3__0 
       (.I0(\acc_reg_n_0_[3] ),
        .I1(\v_reg[1][freq][15] [3]),
        .O(\acc[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_4__0 
       (.I0(\acc_reg_n_0_[2] ),
        .I1(\v_reg[1][freq][15] [2]),
        .O(\acc[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_5__0 
       (.I0(\acc_reg_n_0_[1] ),
        .I1(\v_reg[1][freq][15] [1]),
        .O(\acc[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[3]_i_6__0 
       (.I0(\acc_reg_n_0_[0] ),
        .I1(\v_reg[1][freq][15] [0]),
        .O(\acc[3]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[4]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[4]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[5]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[5]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[6]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[6]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[7]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[7]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_3__0 
       (.I0(\acc_reg_n_0_[7] ),
        .I1(\v_reg[1][freq][15] [7]),
        .O(\acc[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_4__0 
       (.I0(\acc_reg_n_0_[6] ),
        .I1(\v_reg[1][freq][15] [6]),
        .O(\acc[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_5__0 
       (.I0(\acc_reg_n_0_[5] ),
        .I1(\v_reg[1][freq][15] [5]),
        .O(\acc[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \acc[7]_i_6__0 
       (.I0(\acc_reg_n_0_[4] ),
        .I1(\v_reg[1][freq][15] [4]),
        .O(\acc[7]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[8]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[8]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \acc[9]_i_1__1 
       (.I0(acc_next1),
        .I1(acc_next0_0[9]),
        .I2(\v_reg[2][test] ),
        .O(\acc_reg[9]_0 ));
  FDRE \acc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_24 ),
        .Q(\acc_reg_n_0_[0] ),
        .R(SS));
  FDRE \acc_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_14 ),
        .Q(\acc_reg_n_0_[10] ),
        .R(SS));
  FDRE \acc_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_13 ),
        .Q(\acc_reg_n_0_[11] ),
        .R(SS));
  CARRY4 \acc_reg[11]_i_2__0 
       (.CI(\acc_reg[7]_i_2__0_n_0 ),
        .CO({\acc_reg[11]_i_2__0_n_0 ,\acc_reg[11]_i_2__0_n_1 ,\acc_reg[11]_i_2__0_n_2 ,\acc_reg[11]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[11] ,\acc_reg_n_0_[10] ,\acc_reg_n_0_[9] ,\acc_reg_n_0_[8] }),
        .O(acc_next0[11:8]),
        .S({\acc[11]_i_3__0_n_0 ,\acc[11]_i_4__0_n_0 ,\acc[11]_i_5__0_n_0 ,\acc[11]_i_6__0_n_0 }));
  FDRE \acc_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_12 ),
        .Q(\v[1][acc] [12]),
        .R(SS));
  FDRE \acc_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_11 ),
        .Q(\v[1][acc] [13]),
        .R(SS));
  FDRE \acc_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_10 ),
        .Q(\v[1][acc] [14]),
        .R(SS));
  FDRE \acc_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_9 ),
        .Q(\v[1][acc] [15]),
        .R(SS));
  CARRY4 \acc_reg[15]_i_2__0 
       (.CI(\acc_reg[11]_i_2__0_n_0 ),
        .CO({\acc_reg[15]_i_2__0_n_0 ,\acc_reg[15]_i_2__0_n_1 ,\acc_reg[15]_i_2__0_n_2 ,\acc_reg[15]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\v[1][acc] [15:12]),
        .O(acc_next0[15:12]),
        .S({\acc[15]_i_3__0_n_0 ,\acc[15]_i_4__0_n_0 ,\acc[15]_i_5__0_n_0 ,\acc[15]_i_6__0_n_0 }));
  FDRE \acc_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_8 ),
        .Q(\v[1][acc] [16]),
        .R(SS));
  FDRE \acc_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_7 ),
        .Q(\v[1][acc] [17]),
        .R(SS));
  FDRE \acc_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_6 ),
        .Q(\v[1][acc] [18]),
        .R(SS));
  FDRE \acc_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_5 ),
        .Q(out1[0]),
        .R(SS));
  CARRY4 \acc_reg[19]_i_2__0 
       (.CI(\acc_reg[15]_i_2__0_n_0 ),
        .CO({\acc_reg[19]_i_2__0_n_0 ,\acc_reg[19]_i_2__0_n_1 ,\acc_reg[19]_i_2__0_n_2 ,\acc_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_next0[19:16]),
        .S({\acc[19]_i_3__0_n_0 ,\acc[19]_i_4__0_n_0 ,\acc[19]_i_5__0_n_0 ,\acc[19]_i_6__0_n_0 }));
  FDRE \acc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_23 ),
        .Q(\acc_reg_n_0_[1] ),
        .R(SS));
  FDRE \acc_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_4 ),
        .Q(\v[1][acc] [20]),
        .R(SS));
  FDRE \acc_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_3 ),
        .Q(\v[1][acc] [21]),
        .R(SS));
  FDRE \acc_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_2 ),
        .Q(\v[1][acc] [22]),
        .R(SS));
  FDRE \acc_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_1 ),
        .Q(out1[1]),
        .R(SS));
  CARRY4 \acc_reg[23]_i_3 
       (.CI(\acc_reg[19]_i_2__0_n_0 ),
        .CO({\NLW_acc_reg[23]_i_3_CO_UNCONNECTED [3],\acc_reg[23]_i_3_n_1 ,\acc_reg[23]_i_3_n_2 ,\acc_reg[23]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(acc_next0[23:20]),
        .S({\acc[23]_i_4__0_n_0 ,\acc[23]_i_5__0_n_0 ,\acc[23]_i_6__0_n_0 ,\acc[23]_i_7_n_0 }));
  FDRE \acc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_22 ),
        .Q(\acc_reg_n_0_[2] ),
        .R(SS));
  FDRE \acc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_21 ),
        .Q(\acc_reg_n_0_[3] ),
        .R(SS));
  CARRY4 \acc_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\acc_reg[3]_i_2__0_n_0 ,\acc_reg[3]_i_2__0_n_1 ,\acc_reg[3]_i_2__0_n_2 ,\acc_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[3] ,\acc_reg_n_0_[2] ,\acc_reg_n_0_[1] ,\acc_reg_n_0_[0] }),
        .O(acc_next0[3:0]),
        .S({\acc[3]_i_3__0_n_0 ,\acc[3]_i_4__0_n_0 ,\acc[3]_i_5__0_n_0 ,\acc[3]_i_6__0_n_0 }));
  FDRE \acc_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_20 ),
        .Q(\acc_reg_n_0_[4] ),
        .R(SS));
  FDRE \acc_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_19 ),
        .Q(\acc_reg_n_0_[5] ),
        .R(SS));
  FDRE \acc_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_18 ),
        .Q(\acc_reg_n_0_[6] ),
        .R(SS));
  FDRE \acc_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_17 ),
        .Q(\acc_reg_n_0_[7] ),
        .R(SS));
  CARRY4 \acc_reg[7]_i_2__0 
       (.CI(\acc_reg[3]_i_2__0_n_0 ),
        .CO({\acc_reg[7]_i_2__0_n_0 ,\acc_reg[7]_i_2__0_n_1 ,\acc_reg[7]_i_2__0_n_2 ,\acc_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\acc_reg_n_0_[7] ,\acc_reg_n_0_[6] ,\acc_reg_n_0_[5] ,\acc_reg_n_0_[4] }),
        .O(acc_next0[7:4]),
        .S({\acc[7]_i_3__0_n_0 ,\acc[7]_i_4__0_n_0 ,\acc[7]_i_5__0_n_0 ,\acc[7]_i_6__0_n_0 }));
  FDRE \acc_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_16 ),
        .Q(\acc_reg_n_0_[8] ),
        .R(SS));
  FDRE \acc_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\v_reg[1][test]_15 ),
        .Q(\acc_reg_n_0_[9] ),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr[0]_i_1__1 
       (.I0(\lfsr_reg_n_0_[17] ),
        .I1(\lfsr_reg_n_0_[22] ),
        .O(p_0_out));
  FDSE \lfsr_reg[0] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(p_0_out),
        .Q(\v[1][lfsr] [0]),
        .S(SS));
  FDSE \lfsr_reg[10] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\v[1][lfsr] [9]),
        .Q(\lfsr_reg_n_0_[10] ),
        .S(SS));
  FDSE \lfsr_reg[11] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[10] ),
        .Q(\v[1][lfsr] [11]),
        .S(SS));
  FDSE \lfsr_reg[12] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\v[1][lfsr] [11]),
        .Q(\lfsr_reg_n_0_[12] ),
        .S(SS));
  FDSE \lfsr_reg[13] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[12] ),
        .Q(\lfsr_reg_n_0_[13] ),
        .S(SS));
  FDSE \lfsr_reg[14] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[13] ),
        .Q(\v[1][lfsr] [14]),
        .S(SS));
  FDSE \lfsr_reg[15] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\v[1][lfsr] [14]),
        .Q(\lfsr_reg_n_0_[15] ),
        .S(SS));
  FDSE \lfsr_reg[16] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[15] ),
        .Q(\lfsr_reg_n_0_[16] ),
        .S(SS));
  FDSE \lfsr_reg[17] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[16] ),
        .Q(\lfsr_reg_n_0_[17] ),
        .S(SS));
  FDSE \lfsr_reg[18] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[17] ),
        .Q(\v[1][lfsr] [18]),
        .S(SS));
  FDSE \lfsr_reg[19] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\v[1][lfsr] [18]),
        .Q(\lfsr_reg_n_0_[19] ),
        .S(SS));
  FDSE \lfsr_reg[1] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\v[1][lfsr] [0]),
        .Q(\lfsr_reg_n_0_[1] ),
        .S(SS));
  FDSE \lfsr_reg[20] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[19] ),
        .Q(\v[1][lfsr] [20]),
        .S(SS));
  FDSE \lfsr_reg[21] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\v[1][lfsr] [20]),
        .Q(\lfsr_reg_n_0_[21] ),
        .S(SS));
  FDSE \lfsr_reg[22] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[21] ),
        .Q(\lfsr_reg_n_0_[22] ),
        .S(SS));
  FDSE \lfsr_reg[2] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[1] ),
        .Q(\v[1][lfsr] [2]),
        .S(SS));
  FDSE \lfsr_reg[3] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\v[1][lfsr] [2]),
        .Q(\lfsr_reg_n_0_[3] ),
        .S(SS));
  FDSE \lfsr_reg[4] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[3] ),
        .Q(\lfsr_reg_n_0_[4] ),
        .S(SS));
  FDSE \lfsr_reg[5] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg_n_0_[4] ),
        .Q(\v[1][lfsr] [5]),
        .S(SS));
  (* srl_bus_name = "\inst/sid/voice[1].acc/lfsr_reg " *) 
  (* srl_name = "\inst/sid/voice[1].acc/lfsr_reg[7]_srl2____inst_sid_voice_s_3 " *) 
  SRL16E \lfsr_reg[7]_srl2____inst_sid_voice_s_3 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\v_reg[1][test] ),
        .CLK(clk),
        .D(\v[1][lfsr] [5]),
        .Q(\lfsr_reg[7]_srl2____inst_sid_voice_s_3_n_0 ));
  FDRE \lfsr_reg[8]_inst_sid_voice_s_4 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg[7]_srl2____inst_sid_voice_s_3_n_0 ),
        .Q(\lfsr_reg[9]_0 ),
        .R(1'b0));
  FDSE \lfsr_reg[9] 
       (.C(clk),
        .CE(\v_reg[1][test] ),
        .D(\lfsr_reg[8]_inst_sid_voice_s_4_0 ),
        .Q(\v[1][lfsr] [9]),
        .S(SS));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_10__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [13]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_11__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [12]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h6F006F6F00000000)) 
    out1_i_12__0
       (.I0(out1[1]),
        .I1(\v_reg[1][ring] ),
        .I2(\v_reg[1][triangle] ),
        .I3(\v[1][acc] [12]),
        .I4(\v_reg[1][saw] ),
        .I5(out0_in),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_13__0
       (.I0(out1[1]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [20]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [11]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_14__0
       (.I0(\v[1][acc] [22]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [18]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [10]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_15__0
       (.I0(\v[1][acc] [21]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [14]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [9]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_16__0
       (.I0(\v[1][acc] [20]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [11]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [8]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_17__0
       (.I0(out1[0]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [9]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [7]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_18__0
       (.I0(\v[1][acc] [18]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [5]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [6]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_19__0
       (.I0(\v[1][acc] [17]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [2]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [5]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_1__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [22]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [11]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hB0BB0000B0BBB0BB)) 
    out1_i_20__0
       (.I0(\v[1][acc] [16]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v[1][lfsr] [0]),
        .I5(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [4]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_21__0
       (.I0(\v[1][acc] [15]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [3]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_22__0
       (.I0(\v[1][acc] [14]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [2]));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    out1_i_23__0
       (.I0(\v[1][acc] [13]),
        .I1(\v_reg[1][saw] ),
        .I2(CO),
        .I3(\v_reg[1][pulse] ),
        .I4(\v_reg[1][noise] ),
        .O(\voice[1].wave/out2_in [1]));
  LUT2 #(
    .INIT(4'h8)) 
    out1_i_24__1
       (.I0(\v_reg[2][ring] ),
        .I1(out1[1]),
        .O(out1_0));
  CARRY4 out1_i_26__0
       (.CI(out1_i_27__0_n_0),
        .CO({NLW_out1_i_26__0_CO_UNCONNECTED[3:2],CO,out1_i_26__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out1_i_28__0_n_0,out1_i_29__0_n_0}),
        .O(NLW_out1_i_26__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,out1_i_30__0_n_0,out1_i_31__0_n_0}));
  CARRY4 out1_i_27__0
       (.CI(1'b0),
        .CO({out1_i_27__0_n_0,out1_i_27__0_n_1,out1_i_27__0_n_2,out1_i_27__0_n_3}),
        .CYINIT(1'b0),
        .DI({out1_i_32__0_n_0,out1_i_33__0_n_0,out1_i_34__0_n_0,out1_i_35__0_n_0}),
        .O(NLW_out1_i_27__0_O_UNCONNECTED[3:0]),
        .S({out1_i_36__0_n_0,out1_i_37__0_n_0,out1_i_38__0_n_0,out1_i_39__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_28__0
       (.I0(Q[10]),
        .I1(\v[1][acc] [22]),
        .I2(out1[1]),
        .I3(Q[11]),
        .O(out1_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_29__0
       (.I0(Q[8]),
        .I1(\v[1][acc] [20]),
        .I2(\v[1][acc] [21]),
        .I3(Q[9]),
        .O(out1_i_29__0_n_0));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_2__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [21]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [10]),
        .O(A[10]));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_30__0
       (.I0(Q[10]),
        .I1(\v[1][acc] [22]),
        .I2(Q[11]),
        .I3(out1[1]),
        .O(out1_i_30__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_31__0
       (.I0(Q[8]),
        .I1(\v[1][acc] [20]),
        .I2(Q[9]),
        .I3(\v[1][acc] [21]),
        .O(out1_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_32__0
       (.I0(Q[6]),
        .I1(\v[1][acc] [18]),
        .I2(out1[0]),
        .I3(Q[7]),
        .O(out1_i_32__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_33__0
       (.I0(Q[4]),
        .I1(\v[1][acc] [16]),
        .I2(\v[1][acc] [17]),
        .I3(Q[5]),
        .O(out1_i_33__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_34__0
       (.I0(Q[2]),
        .I1(\v[1][acc] [14]),
        .I2(\v[1][acc] [15]),
        .I3(Q[3]),
        .O(out1_i_34__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    out1_i_35__0
       (.I0(Q[0]),
        .I1(\v[1][acc] [12]),
        .I2(\v[1][acc] [13]),
        .I3(Q[1]),
        .O(out1_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_36__0
       (.I0(Q[6]),
        .I1(\v[1][acc] [18]),
        .I2(Q[7]),
        .I3(out1[0]),
        .O(out1_i_36__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_37__0
       (.I0(Q[4]),
        .I1(\v[1][acc] [16]),
        .I2(Q[5]),
        .I3(\v[1][acc] [17]),
        .O(out1_i_37__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_38__0
       (.I0(Q[2]),
        .I1(\v[1][acc] [14]),
        .I2(Q[3]),
        .I3(\v[1][acc] [15]),
        .O(out1_i_38__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    out1_i_39__0
       (.I0(Q[0]),
        .I1(\v[1][acc] [12]),
        .I2(Q[1]),
        .I3(\v[1][acc] [13]),
        .O(out1_i_39__0_n_0));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_3__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [20]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [9]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_4__0
       (.I0(out1[1]),
        .I1(out1[0]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_5__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [18]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_6__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [17]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_7__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [16]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_8__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [15]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h9666FFFF00000000)) 
    out1_i_9__0
       (.I0(out1[1]),
        .I1(\v[1][acc] [14]),
        .I2(\v_reg[1][ring]_0 ),
        .I3(\acc_reg[23]_1 ),
        .I4(\v_reg[1][triangle] ),
        .I5(\voice[1].wave/out2_in [3]),
        .O(A[3]));
endmodule

(* ORIG_REF_NAME = "sid_env" *) 
module design_1_block_test_0_0_sid_env
   (E,
    D,
    SS,
    \v_reg[0][gate] ,
    clk,
    Q,
    \v_reg[0][atk][3] ,
    \v_reg[0][rls][3] ,
    \v_reg[0][stn][3] );
  output [0:0]E;
  output [7:0]D;
  input [0:0]SS;
  input \v_reg[0][gate] ;
  input clk;
  input [3:0]Q;
  input [3:0]\v_reg[0][atk][3] ;
  input [3:0]\v_reg[0][rls][3] ;
  input [3:0]\v_reg[0][stn][3] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire clk;
  wire \exp_counter[4]_i_1_n_0 ;
  wire \exp_counter[4]_i_3_n_0 ;
  wire [4:0]exp_counter_reg__0;
  wire exp_period;
  wire \exp_period[4]_i_2_n_0 ;
  wire \exp_period[4]_i_3_n_0 ;
  wire \exp_period[4]_i_4_n_0 ;
  wire \exp_period[4]_i_5_n_0 ;
  wire [3:0]exp_period_next;
  wire \exp_period_reg_n_0_[0] ;
  wire \exp_period_reg_n_0_[1] ;
  wire \exp_period_reg_n_0_[2] ;
  wire \exp_period_reg_n_0_[3] ;
  wire \exp_period_reg_n_0_[4] ;
  wire lfsr;
  wire \lfsr[14]_i_10_n_0 ;
  wire \lfsr[14]_i_11_n_0 ;
  wire \lfsr[14]_i_12_n_0 ;
  wire \lfsr[14]_i_13_n_0 ;
  wire \lfsr[14]_i_14_n_0 ;
  wire \lfsr[14]_i_15_n_0 ;
  wire \lfsr[14]_i_16_n_0 ;
  wire \lfsr[14]_i_17_n_0 ;
  wire \lfsr[14]_i_18_n_0 ;
  wire \lfsr[14]_i_19_n_0 ;
  wire \lfsr[14]_i_20_n_0 ;
  wire \lfsr[14]_i_21_n_0 ;
  wire \lfsr[14]_i_22_n_0 ;
  wire \lfsr[14]_i_23_n_0 ;
  wire \lfsr[14]_i_24_n_0 ;
  wire \lfsr[14]_i_25_n_0 ;
  wire \lfsr[14]_i_26_n_0 ;
  wire \lfsr[14]_i_27_n_0 ;
  wire \lfsr[14]_i_28_n_0 ;
  wire \lfsr[14]_i_3_n_0 ;
  wire \lfsr[14]_i_6_n_0 ;
  wire \lfsr[14]_i_8_n_0 ;
  wire [14:0]lfsr_next;
  wire \lfsr_reg[14]_i_7_n_0 ;
  wire \lfsr_reg[14]_i_7_n_1 ;
  wire \lfsr_reg[14]_i_7_n_2 ;
  wire \lfsr_reg[14]_i_7_n_3 ;
  wire \lfsr_reg[14]_i_9_n_0 ;
  wire \lfsr_reg[14]_i_9_n_1 ;
  wire \lfsr_reg[14]_i_9_n_2 ;
  wire \lfsr_reg[14]_i_9_n_3 ;
  wire \lfsr_reg_n_0_[0] ;
  wire [4:0]p_0_in;
  wire [13:0]p_1_in;
  wire \state[0]_i_10_n_0 ;
  wire \state[0]_i_11_n_0 ;
  wire \state[0]_i_12_n_0 ;
  wire \state[0]_i_13_n_0 ;
  wire \state[0]_i_14_n_0 ;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_5_n_0 ;
  wire \state[0]_i_6_n_0 ;
  wire \state[0]_i_7_n_0 ;
  wire \state[0]_i_8_n_0 ;
  wire \state[0]_i_9_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire state_next1;
  wire \state_reg[0]_i_4_n_0 ;
  wire \state_reg[0]_i_4_n_1 ;
  wire \state_reg[0]_i_4_n_2 ;
  wire \state_reg[0]_i_4_n_3 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [7:0]\v[0][env_vol] ;
  wire [3:0]\v_reg[0][atk][3] ;
  wire \v_reg[0][gate] ;
  wire [3:0]\v_reg[0][rls][3] ;
  wire [3:0]\v_reg[0][stn][3] ;
  wire \vol[4]_i_2_n_0 ;
  wire \vol[4]_i_3_n_0 ;
  wire \vol[4]_i_4_n_0 ;
  wire \vol[4]_i_5_n_0 ;
  wire \vol[4]_i_6_n_0 ;
  wire \vol[7]_i_10_n_0 ;
  wire \vol[7]_i_3_n_0 ;
  wire \vol[7]_i_4_n_0 ;
  wire \vol[7]_i_5_n_0 ;
  wire \vol[7]_i_6_n_0 ;
  wire \vol[7]_i_7_n_0 ;
  wire \vol[7]_i_8_n_0 ;
  wire \vol[7]_i_9_n_0 ;
  wire vol_next1;
  wire vol_next11_out;
  wire \vol_reg[4]_i_1_n_0 ;
  wire \vol_reg[4]_i_1_n_1 ;
  wire \vol_reg[4]_i_1_n_2 ;
  wire \vol_reg[4]_i_1_n_3 ;
  wire \vol_reg[7]_i_2_n_2 ;
  wire \vol_reg[7]_i_2_n_3 ;
  wire [3:1]\NLW_lfsr_reg[14]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_lfsr_reg[14]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_9_O_UNCONNECTED ;
  wire [3:1]\NLW_state_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_vol_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_vol_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \exp_counter[0]_i_1 
       (.I0(exp_counter_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \exp_counter[1]_i_1 
       (.I0(exp_counter_reg__0[0]),
        .I1(exp_counter_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \exp_counter[2]_i_1 
       (.I0(exp_counter_reg__0[0]),
        .I1(exp_counter_reg__0[1]),
        .I2(exp_counter_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \exp_counter[3]_i_1 
       (.I0(exp_counter_reg__0[3]),
        .I1(exp_counter_reg__0[0]),
        .I2(exp_counter_reg__0[1]),
        .I3(exp_counter_reg__0[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAAEBAAAAAAAAAAEB)) 
    \exp_counter[4]_i_1 
       (.I0(SS),
        .I1(\exp_period_reg_n_0_[4] ),
        .I2(exp_counter_reg__0[4]),
        .I3(\exp_counter[4]_i_3_n_0 ),
        .I4(exp_counter_reg__0[3]),
        .I5(\exp_period_reg_n_0_[3] ),
        .O(\exp_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \exp_counter[4]_i_2 
       (.I0(exp_counter_reg__0[4]),
        .I1(exp_counter_reg__0[3]),
        .I2(exp_counter_reg__0[2]),
        .I3(exp_counter_reg__0[1]),
        .I4(exp_counter_reg__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \exp_counter[4]_i_3 
       (.I0(\exp_period_reg_n_0_[0] ),
        .I1(exp_counter_reg__0[0]),
        .I2(exp_counter_reg__0[1]),
        .I3(\exp_period_reg_n_0_[1] ),
        .I4(exp_counter_reg__0[2]),
        .I5(\exp_period_reg_n_0_[2] ),
        .O(\exp_counter[4]_i_3_n_0 ));
  FDRE \exp_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(exp_counter_reg__0[0]),
        .R(\exp_counter[4]_i_1_n_0 ));
  FDRE \exp_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(exp_counter_reg__0[1]),
        .R(\exp_counter[4]_i_1_n_0 ));
  FDRE \exp_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(exp_counter_reg__0[2]),
        .R(\exp_counter[4]_i_1_n_0 ));
  FDRE \exp_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(exp_counter_reg__0[3]),
        .R(\exp_counter[4]_i_1_n_0 ));
  FDRE \exp_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(exp_counter_reg__0[4]),
        .R(\exp_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hAA03)) 
    \exp_period[0]_i_1 
       (.I0(\v[0][env_vol] [7]),
        .I1(\v[0][env_vol] [2]),
        .I2(\v[0][env_vol] [4]),
        .I3(\v[0][env_vol] [0]),
        .O(exp_period_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \exp_period[1]_i_1 
       (.I0(\v[0][env_vol] [2]),
        .I1(\v[0][env_vol] [4]),
        .I2(\v[0][env_vol] [3]),
        .I3(\v[0][env_vol] [1]),
        .O(exp_period_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \exp_period[2]_i_1 
       (.I0(\v[0][env_vol] [2]),
        .I1(\v[0][env_vol] [3]),
        .O(exp_period_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0A3A)) 
    \exp_period[3]_i_1 
       (.I0(\v[0][env_vol] [4]),
        .I1(\v[0][env_vol] [3]),
        .I2(\v[0][env_vol] [2]),
        .I3(\v[0][env_vol] [5]),
        .O(exp_period_next[3]));
  LUT5 #(
    .INIT(32'hFFFF8100)) 
    \exp_period[4]_i_1 
       (.I0(\v[0][env_vol] [7]),
        .I1(\v[0][env_vol] [1]),
        .I2(\v[0][env_vol] [5]),
        .I3(\exp_period[4]_i_3_n_0 ),
        .I4(\exp_period[4]_i_4_n_0 ),
        .O(exp_period));
  LUT3 #(
    .INIT(8'h04)) 
    \exp_period[4]_i_2 
       (.I0(\v[0][env_vol] [5]),
        .I1(\v[0][env_vol] [2]),
        .I2(\v[0][env_vol] [6]),
        .O(\exp_period[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \exp_period[4]_i_3 
       (.I0(\v[0][env_vol] [0]),
        .I1(\v[0][env_vol] [6]),
        .I2(\v[0][env_vol] [2]),
        .I3(\v[0][env_vol] [4]),
        .I4(\v[0][env_vol] [3]),
        .O(\exp_period[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000002809)) 
    \exp_period[4]_i_4 
       (.I0(\v[0][env_vol] [1]),
        .I1(\v[0][env_vol] [2]),
        .I2(\v[0][env_vol] [4]),
        .I3(\v[0][env_vol] [3]),
        .I4(\exp_period[4]_i_5_n_0 ),
        .I5(\v[0][env_vol] [5]),
        .O(\exp_period[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \exp_period[4]_i_5 
       (.I0(\v[0][env_vol] [0]),
        .I1(\v[0][env_vol] [7]),
        .I2(\v[0][env_vol] [6]),
        .O(\exp_period[4]_i_5_n_0 ));
  FDSE \exp_period_reg[0] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[0]),
        .Q(\exp_period_reg_n_0_[0] ),
        .S(SS));
  FDRE \exp_period_reg[1] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[1]),
        .Q(\exp_period_reg_n_0_[1] ),
        .R(SS));
  FDRE \exp_period_reg[2] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[2]),
        .Q(\exp_period_reg_n_0_[2] ),
        .R(SS));
  FDRE \exp_period_reg[3] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[3]),
        .Q(\exp_period_reg_n_0_[3] ),
        .R(SS));
  FDRE \exp_period_reg[4] 
       (.C(clk),
        .CE(exp_period),
        .D(\exp_period[4]_i_2_n_0 ),
        .Q(\exp_period_reg_n_0_[4] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[0]_i_1__0 
       (.I0(p_1_in[0]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[0]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[10]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[11]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[12]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[13]));
  LUT5 #(
    .INIT(32'hBFBBAFAB)) 
    \lfsr[14]_i_1 
       (.I0(\lfsr[14]_i_3_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(vol_next1),
        .I4(vol_next11_out),
        .O(lfsr));
  LUT6 #(
    .INIT(64'h2802202082A88A8A)) 
    \lfsr[14]_i_10 
       (.I0(\lfsr[14]_i_20_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(p_1_in[11]),
        .O(\lfsr[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000006C5093AF)) 
    \lfsr[14]_i_11 
       (.I0(\v_reg[0][rls][3] [2]),
        .I1(\v_reg[0][rls][3] [0]),
        .I2(\v_reg[0][rls][3] [1]),
        .I3(\v_reg[0][rls][3] [3]),
        .I4(p_1_in[8]),
        .I5(\lfsr[14]_i_21_n_0 ),
        .O(\lfsr[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000000CC1F33E)) 
    \lfsr[14]_i_12 
       (.I0(\v_reg[0][rls][3] [3]),
        .I1(\v_reg[0][rls][3] [0]),
        .I2(\v_reg[0][rls][3] [1]),
        .I3(\v_reg[0][rls][3] [2]),
        .I4(p_1_in[5]),
        .I5(\lfsr[14]_i_22_n_0 ),
        .O(\lfsr[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \lfsr[14]_i_13 
       (.I0(\v_reg[0][rls][3] [3]),
        .I1(\v_reg[0][rls][3] [0]),
        .I2(\v_reg[0][rls][3] [1]),
        .I3(\v_reg[0][rls][3] [2]),
        .I4(p_1_in[4]),
        .I5(\lfsr[14]_i_23_n_0 ),
        .O(\lfsr[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \lfsr[14]_i_14 
       (.I0(\v_reg[0][rls][3] [3]),
        .I1(\v_reg[0][rls][3] [0]),
        .I2(\v_reg[0][rls][3] [2]),
        .I3(\v_reg[0][rls][3] [1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\lfsr[14]_i_24_n_0 ),
        .O(\lfsr[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7FBFEFFFD9E979AA)) 
    \lfsr[14]_i_15 
       (.I0(p_1_in[12]),
        .I1(\v_reg[0][rls][3] [1]),
        .I2(\v_reg[0][rls][3] [2]),
        .I3(\v_reg[0][rls][3] [0]),
        .I4(\v_reg[0][rls][3] [3]),
        .I5(p_1_in[13]),
        .O(\lfsr[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h000000006C5093AF)) 
    \lfsr[14]_i_16 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(p_1_in[8]),
        .I5(\lfsr[14]_i_25_n_0 ),
        .O(\lfsr[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00A0A002AA0A0AA8)) 
    \lfsr[14]_i_17 
       (.I0(\lfsr[14]_i_26_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(p_1_in[5]),
        .O(\lfsr[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \lfsr[14]_i_18 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_1_in[4]),
        .I5(\lfsr[14]_i_27_n_0 ),
        .O(\lfsr[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \lfsr[14]_i_19 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\lfsr[14]_i_28_n_0 ),
        .O(\lfsr[14]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \lfsr[14]_i_2 
       (.I0(p_1_in[0]),
        .I1(\lfsr_reg_n_0_[0] ),
        .I2(\lfsr[14]_i_6_n_0 ),
        .O(lfsr_next[14]));
  LUT6 #(
    .INIT(64'h8040100026168655)) 
    \lfsr[14]_i_20 
       (.I0(p_1_in[12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(p_1_in[13]),
        .O(\lfsr[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBFFB7E9FEA6EDBFA)) 
    \lfsr[14]_i_21 
       (.I0(p_1_in[10]),
        .I1(\v_reg[0][rls][3] [0]),
        .I2(\v_reg[0][rls][3] [1]),
        .I3(\v_reg[0][rls][3] [3]),
        .I4(\v_reg[0][rls][3] [2]),
        .I5(p_1_in[9]),
        .O(\lfsr[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB7BFFDFFEDEAA76A)) 
    \lfsr[14]_i_22 
       (.I0(p_1_in[7]),
        .I1(\v_reg[0][rls][3] [3]),
        .I2(\v_reg[0][rls][3] [1]),
        .I3(\v_reg[0][rls][3] [2]),
        .I4(\v_reg[0][rls][3] [0]),
        .I5(p_1_in[6]),
        .O(\lfsr[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \lfsr[14]_i_23 
       (.I0(p_1_in[2]),
        .I1(\v_reg[0][rls][3] [3]),
        .I2(\v_reg[0][rls][3] [0]),
        .I3(\v_reg[0][rls][3] [2]),
        .I4(\v_reg[0][rls][3] [1]),
        .I5(p_1_in[3]),
        .O(\lfsr[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \lfsr[14]_i_24 
       (.I0(p_1_in[0]),
        .I1(\v_reg[0][rls][3] [1]),
        .I2(\v_reg[0][rls][3] [2]),
        .I3(\v_reg[0][rls][3] [0]),
        .I4(\v_reg[0][rls][3] [3]),
        .I5(p_1_in[1]),
        .O(\lfsr[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hBF7EFB9FEADB6EFA)) 
    \lfsr[14]_i_25 
       (.I0(p_1_in[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(p_1_in[9]),
        .O(\lfsr[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h4840020012155895)) 
    \lfsr[14]_i_26 
       (.I0(p_1_in[7]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(p_1_in[6]),
        .O(\lfsr[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \lfsr[14]_i_27 
       (.I0(p_1_in[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(p_1_in[3]),
        .O(\lfsr[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \lfsr[14]_i_28 
       (.I0(p_1_in[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(p_1_in[1]),
        .O(\lfsr[14]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \lfsr[14]_i_3 
       (.I0(exp_counter_reg__0[1]),
        .I1(exp_counter_reg__0[0]),
        .I2(exp_counter_reg__0[2]),
        .I3(exp_counter_reg__0[4]),
        .I4(exp_counter_reg__0[3]),
        .O(\lfsr[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \lfsr[14]_i_6 
       (.I0(state_next1),
        .I1(vol_next1),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(vol_next11_out),
        .O(\lfsr[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000061449EBB)) 
    \lfsr[14]_i_8 
       (.I0(\v_reg[0][rls][3] [3]),
        .I1(\v_reg[0][rls][3] [0]),
        .I2(\v_reg[0][rls][3] [2]),
        .I3(\v_reg[0][rls][3] [1]),
        .I4(p_1_in[11]),
        .I5(\lfsr[14]_i_15_n_0 ),
        .O(\lfsr[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[1]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[2]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[3]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[4]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[5]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[6]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[7]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[8]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[9]));
  FDSE \lfsr_reg[0] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[0]),
        .Q(\lfsr_reg_n_0_[0] ),
        .S(SS));
  FDSE \lfsr_reg[10] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[10]),
        .Q(p_1_in[9]),
        .S(SS));
  FDSE \lfsr_reg[11] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[11]),
        .Q(p_1_in[10]),
        .S(SS));
  FDSE \lfsr_reg[12] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[12]),
        .Q(p_1_in[11]),
        .S(SS));
  FDSE \lfsr_reg[13] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[13]),
        .Q(p_1_in[12]),
        .S(SS));
  FDSE \lfsr_reg[14] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[14]),
        .Q(p_1_in[13]),
        .S(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_4 
       (.CI(\lfsr_reg[14]_i_7_n_0 ),
        .CO({\NLW_lfsr_reg[14]_i_4_CO_UNCONNECTED [3:1],vol_next1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lfsr[14]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_5 
       (.CI(\lfsr_reg[14]_i_9_n_0 ),
        .CO({\NLW_lfsr_reg[14]_i_5_CO_UNCONNECTED [3:1],vol_next11_out}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lfsr[14]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_7 
       (.CI(1'b0),
        .CO({\lfsr_reg[14]_i_7_n_0 ,\lfsr_reg[14]_i_7_n_1 ,\lfsr_reg[14]_i_7_n_2 ,\lfsr_reg[14]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_7_O_UNCONNECTED [3:0]),
        .S({\lfsr[14]_i_11_n_0 ,\lfsr[14]_i_12_n_0 ,\lfsr[14]_i_13_n_0 ,\lfsr[14]_i_14_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_9 
       (.CI(1'b0),
        .CO({\lfsr_reg[14]_i_9_n_0 ,\lfsr_reg[14]_i_9_n_1 ,\lfsr_reg[14]_i_9_n_2 ,\lfsr_reg[14]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_9_O_UNCONNECTED [3:0]),
        .S({\lfsr[14]_i_16_n_0 ,\lfsr[14]_i_17_n_0 ,\lfsr[14]_i_18_n_0 ,\lfsr[14]_i_19_n_0 }));
  FDSE \lfsr_reg[1] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[1]),
        .Q(p_1_in[0]),
        .S(SS));
  FDSE \lfsr_reg[2] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[2]),
        .Q(p_1_in[1]),
        .S(SS));
  FDSE \lfsr_reg[3] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[3]),
        .Q(p_1_in[2]),
        .S(SS));
  FDSE \lfsr_reg[4] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[4]),
        .Q(p_1_in[3]),
        .S(SS));
  FDSE \lfsr_reg[5] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[5]),
        .Q(p_1_in[4]),
        .S(SS));
  FDSE \lfsr_reg[6] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[6]),
        .Q(p_1_in[5]),
        .S(SS));
  FDSE \lfsr_reg[7] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[7]),
        .Q(p_1_in[6]),
        .S(SS));
  FDSE \lfsr_reg[8] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[8]),
        .Q(p_1_in[7]),
        .S(SS));
  FDSE \lfsr_reg[9] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[9]),
        .Q(p_1_in[8]),
        .S(SS));
  LUT5 #(
    .INIT(32'h44440400)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\v_reg[0][gate] ),
        .I2(\state[0]_i_2_n_0 ),
        .I3(state_next1),
        .I4(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8040100026168655)) 
    \state[0]_i_10 
       (.I0(p_1_in[12]),
        .I1(\v_reg[0][atk][3] [1]),
        .I2(\v_reg[0][atk][3] [2]),
        .I3(\v_reg[0][atk][3] [0]),
        .I4(\v_reg[0][atk][3] [3]),
        .I5(p_1_in[13]),
        .O(\state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEFBF79BFB6EADFEA)) 
    \state[0]_i_11 
       (.I0(p_1_in[10]),
        .I1(\v_reg[0][atk][3] [0]),
        .I2(\v_reg[0][atk][3] [3]),
        .I3(\v_reg[0][atk][3] [1]),
        .I4(\v_reg[0][atk][3] [2]),
        .I5(p_1_in[8]),
        .O(\state[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4840020012155895)) 
    \state[0]_i_12 
       (.I0(p_1_in[7]),
        .I1(\v_reg[0][atk][3] [3]),
        .I2(\v_reg[0][atk][3] [1]),
        .I3(\v_reg[0][atk][3] [2]),
        .I4(\v_reg[0][atk][3] [0]),
        .I5(p_1_in[6]),
        .O(\state[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \state[0]_i_13 
       (.I0(p_1_in[2]),
        .I1(\v_reg[0][atk][3] [3]),
        .I2(\v_reg[0][atk][3] [0]),
        .I3(\v_reg[0][atk][3] [2]),
        .I4(\v_reg[0][atk][3] [1]),
        .I5(p_1_in[3]),
        .O(\state[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \state[0]_i_14 
       (.I0(p_1_in[0]),
        .I1(\v_reg[0][atk][3] [1]),
        .I2(\v_reg[0][atk][3] [2]),
        .I3(\v_reg[0][atk][3] [0]),
        .I4(\v_reg[0][atk][3] [3]),
        .I5(p_1_in[1]),
        .O(\state[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \state[0]_i_2 
       (.I0(\exp_period[4]_i_3_n_0 ),
        .I1(\v[0][env_vol] [1]),
        .I2(\v[0][env_vol] [5]),
        .I3(\v[0][env_vol] [7]),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2802202082A88A8A)) 
    \state[0]_i_5 
       (.I0(\state[0]_i_10_n_0 ),
        .I1(\v_reg[0][atk][3] [3]),
        .I2(\v_reg[0][atk][3] [0]),
        .I3(\v_reg[0][atk][3] [2]),
        .I4(\v_reg[0][atk][3] [1]),
        .I5(p_1_in[11]),
        .O(\state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000892C76D3)) 
    \state[0]_i_6 
       (.I0(\v_reg[0][atk][3] [0]),
        .I1(\v_reg[0][atk][3] [1]),
        .I2(\v_reg[0][atk][3] [2]),
        .I3(\v_reg[0][atk][3] [3]),
        .I4(p_1_in[9]),
        .I5(\state[0]_i_11_n_0 ),
        .O(\state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00A0A002AA0A0AA8)) 
    \state[0]_i_7 
       (.I0(\state[0]_i_12_n_0 ),
        .I1(\v_reg[0][atk][3] [3]),
        .I2(\v_reg[0][atk][3] [0]),
        .I3(\v_reg[0][atk][3] [1]),
        .I4(\v_reg[0][atk][3] [2]),
        .I5(p_1_in[5]),
        .O(\state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \state[0]_i_8 
       (.I0(\v_reg[0][atk][3] [3]),
        .I1(\v_reg[0][atk][3] [0]),
        .I2(\v_reg[0][atk][3] [1]),
        .I3(\v_reg[0][atk][3] [2]),
        .I4(p_1_in[4]),
        .I5(\state[0]_i_13_n_0 ),
        .O(\state[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \state[0]_i_9 
       (.I0(\v_reg[0][atk][3] [3]),
        .I1(\v_reg[0][atk][3] [0]),
        .I2(\v_reg[0][atk][3] [2]),
        .I3(\v_reg[0][atk][3] [1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\state[0]_i_14_n_0 ),
        .O(\state[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB3)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\v_reg[0][gate] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \state_reg[0]_i_3 
       (.CI(\state_reg[0]_i_4_n_0 ),
        .CO({\NLW_state_reg[0]_i_3_CO_UNCONNECTED [3:1],state_next1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\state[0]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \state_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\state_reg[0]_i_4_n_0 ,\state_reg[0]_i_4_n_1 ,\state_reg[0]_i_4_n_2 ,\state_reg[0]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\state[0]_i_6_n_0 ,\state[0]_i_7_n_0 ,\state[0]_i_8_n_0 ,\state[0]_i_9_n_0 }));
  FDSE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \vol[0]_i_1 
       (.I0(\v[0][env_vol] [0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \vol[4]_i_2 
       (.I0(\v[0][env_vol] [1]),
        .O(\vol[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_3 
       (.I0(\v[0][env_vol] [3]),
        .I1(\v[0][env_vol] [4]),
        .O(\vol[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_4 
       (.I0(\v[0][env_vol] [2]),
        .I1(\v[0][env_vol] [3]),
        .O(\vol[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_5 
       (.I0(\v[0][env_vol] [1]),
        .I1(\v[0][env_vol] [2]),
        .O(\vol[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \vol[4]_i_6 
       (.I0(\v[0][env_vol] [1]),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\vol[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \vol[7]_i_1 
       (.I0(\vol[7]_i_3_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(vol_next11_out),
        .I4(\vol[7]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vol[7]_i_10 
       (.I0(\v[0][env_vol] [1]),
        .I1(\v[0][env_vol] [5]),
        .I2(\v[0][env_vol] [3]),
        .I3(\v[0][env_vol] [4]),
        .I4(\v[0][env_vol] [2]),
        .I5(\exp_period[4]_i_5_n_0 ),
        .O(\vol[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    \vol[7]_i_3 
       (.I0(\vol[7]_i_8_n_0 ),
        .I1(\vol[7]_i_9_n_0 ),
        .I2(\v[0][env_vol] [6]),
        .I3(\v_reg[0][stn][3] [2]),
        .I4(\v[0][env_vol] [7]),
        .I5(\v_reg[0][stn][3] [3]),
        .O(\vol[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h004400F000440000)) 
    \vol[7]_i_4 
       (.I0(\vol[7]_i_10_n_0 ),
        .I1(vol_next1),
        .I2(state_next1),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[0]_i_2_n_0 ),
        .O(\vol[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_5 
       (.I0(\v[0][env_vol] [6]),
        .I1(\v[0][env_vol] [7]),
        .O(\vol[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_6 
       (.I0(\v[0][env_vol] [5]),
        .I1(\v[0][env_vol] [6]),
        .O(\vol[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_7 
       (.I0(\v[0][env_vol] [4]),
        .I1(\v[0][env_vol] [5]),
        .O(\vol[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \vol[7]_i_8 
       (.I0(\v[0][env_vol] [1]),
        .I1(\v_reg[0][stn][3] [1]),
        .I2(\v[0][env_vol] [2]),
        .I3(\v_reg[0][stn][3] [2]),
        .I4(\v_reg[0][stn][3] [0]),
        .I5(\v[0][env_vol] [0]),
        .O(\vol[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \vol[7]_i_9 
       (.I0(\v[0][env_vol] [4]),
        .I1(\v_reg[0][stn][3] [0]),
        .I2(\v[0][env_vol] [5]),
        .I3(\v_reg[0][stn][3] [1]),
        .I4(\v_reg[0][stn][3] [3]),
        .I5(\v[0][env_vol] [3]),
        .O(\vol[7]_i_9_n_0 ));
  FDRE \vol_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\v[0][env_vol] [0]),
        .R(SS));
  FDRE \vol_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\v[0][env_vol] [1]),
        .R(SS));
  FDRE \vol_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\v[0][env_vol] [2]),
        .R(SS));
  FDRE \vol_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\v[0][env_vol] [3]),
        .R(SS));
  FDRE \vol_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\v[0][env_vol] [4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vol_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\vol_reg[4]_i_1_n_0 ,\vol_reg[4]_i_1_n_1 ,\vol_reg[4]_i_1_n_2 ,\vol_reg[4]_i_1_n_3 }),
        .CYINIT(\v[0][env_vol] [0]),
        .DI({\v[0][env_vol] [3:1],\vol[4]_i_2_n_0 }),
        .O(D[4:1]),
        .S({\vol[4]_i_3_n_0 ,\vol[4]_i_4_n_0 ,\vol[4]_i_5_n_0 ,\vol[4]_i_6_n_0 }));
  FDRE \vol_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\v[0][env_vol] [5]),
        .R(SS));
  FDRE \vol_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\v[0][env_vol] [6]),
        .R(SS));
  FDRE \vol_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\v[0][env_vol] [7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vol_reg[7]_i_2 
       (.CI(\vol_reg[4]_i_1_n_0 ),
        .CO({\NLW_vol_reg[7]_i_2_CO_UNCONNECTED [3:2],\vol_reg[7]_i_2_n_2 ,\vol_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\v[0][env_vol] [5:4]}),
        .O({\NLW_vol_reg[7]_i_2_O_UNCONNECTED [3],D[7:5]}),
        .S({1'b0,\vol[7]_i_5_n_0 ,\vol[7]_i_6_n_0 ,\vol[7]_i_7_n_0 }));
endmodule

(* ORIG_REF_NAME = "sid_env" *) 
module design_1_block_test_0_0_sid_env_12
   (E,
    D,
    SS,
    \v_reg[2][gate] ,
    clk,
    Q,
    \v_reg[2][atk][3] ,
    \v_reg[2][rls][3] ,
    \v_reg[2][stn][3] );
  output [0:0]E;
  output [7:0]D;
  input [0:0]SS;
  input \v_reg[2][gate] ;
  input clk;
  input [3:0]Q;
  input [3:0]\v_reg[2][atk][3] ;
  input [3:0]\v_reg[2][rls][3] ;
  input [3:0]\v_reg[2][stn][3] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire clk;
  wire \exp_counter[4]_i_1__1_n_0 ;
  wire \exp_counter[4]_i_3__1_n_0 ;
  wire [4:0]exp_counter_reg__0;
  wire exp_period;
  wire \exp_period[4]_i_2__1_n_0 ;
  wire \exp_period[4]_i_3__1_n_0 ;
  wire \exp_period[4]_i_4__1_n_0 ;
  wire \exp_period[4]_i_5__1_n_0 ;
  wire [3:0]exp_period_next;
  wire \exp_period_reg_n_0_[0] ;
  wire \exp_period_reg_n_0_[1] ;
  wire \exp_period_reg_n_0_[2] ;
  wire \exp_period_reg_n_0_[3] ;
  wire \exp_period_reg_n_0_[4] ;
  wire lfsr;
  wire \lfsr[14]_i_10__1_n_0 ;
  wire \lfsr[14]_i_11__1_n_0 ;
  wire \lfsr[14]_i_12__1_n_0 ;
  wire \lfsr[14]_i_13__1_n_0 ;
  wire \lfsr[14]_i_14__1_n_0 ;
  wire \lfsr[14]_i_15__1_n_0 ;
  wire \lfsr[14]_i_16__1_n_0 ;
  wire \lfsr[14]_i_17__1_n_0 ;
  wire \lfsr[14]_i_18__1_n_0 ;
  wire \lfsr[14]_i_19__1_n_0 ;
  wire \lfsr[14]_i_20__1_n_0 ;
  wire \lfsr[14]_i_21__1_n_0 ;
  wire \lfsr[14]_i_22__1_n_0 ;
  wire \lfsr[14]_i_23__1_n_0 ;
  wire \lfsr[14]_i_24__1_n_0 ;
  wire \lfsr[14]_i_25__1_n_0 ;
  wire \lfsr[14]_i_26__1_n_0 ;
  wire \lfsr[14]_i_27__1_n_0 ;
  wire \lfsr[14]_i_28__1_n_0 ;
  wire \lfsr[14]_i_3__1_n_0 ;
  wire \lfsr[14]_i_6__1_n_0 ;
  wire \lfsr[14]_i_8__1_n_0 ;
  wire [14:0]lfsr_next;
  wire \lfsr_reg[14]_i_7__1_n_0 ;
  wire \lfsr_reg[14]_i_7__1_n_1 ;
  wire \lfsr_reg[14]_i_7__1_n_2 ;
  wire \lfsr_reg[14]_i_7__1_n_3 ;
  wire \lfsr_reg[14]_i_9__1_n_0 ;
  wire \lfsr_reg[14]_i_9__1_n_1 ;
  wire \lfsr_reg[14]_i_9__1_n_2 ;
  wire \lfsr_reg[14]_i_9__1_n_3 ;
  wire \lfsr_reg_n_0_[0] ;
  wire [4:0]p_0_in;
  wire [13:0]p_1_in;
  wire \state[0]_i_10__1_n_0 ;
  wire \state[0]_i_11__1_n_0 ;
  wire \state[0]_i_12__1_n_0 ;
  wire \state[0]_i_13__1_n_0 ;
  wire \state[0]_i_14__1_n_0 ;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[0]_i_2__1_n_0 ;
  wire \state[0]_i_5__1_n_0 ;
  wire \state[0]_i_6__1_n_0 ;
  wire \state[0]_i_7__1_n_0 ;
  wire \state[0]_i_8__1_n_0 ;
  wire \state[0]_i_9__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire state_next1;
  wire \state_reg[0]_i_4__1_n_0 ;
  wire \state_reg[0]_i_4__1_n_1 ;
  wire \state_reg[0]_i_4__1_n_2 ;
  wire \state_reg[0]_i_4__1_n_3 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [7:0]\v[2][env_vol] ;
  wire [3:0]\v_reg[2][atk][3] ;
  wire \v_reg[2][gate] ;
  wire [3:0]\v_reg[2][rls][3] ;
  wire [3:0]\v_reg[2][stn][3] ;
  wire \vol[4]_i_2__1_n_0 ;
  wire \vol[4]_i_3__1_n_0 ;
  wire \vol[4]_i_4__1_n_0 ;
  wire \vol[4]_i_5__1_n_0 ;
  wire \vol[4]_i_6__1_n_0 ;
  wire \vol[7]_i_10__1_n_0 ;
  wire \vol[7]_i_3__1_n_0 ;
  wire \vol[7]_i_4__1_n_0 ;
  wire \vol[7]_i_5__1_n_0 ;
  wire \vol[7]_i_6__1_n_0 ;
  wire \vol[7]_i_7__1_n_0 ;
  wire \vol[7]_i_8__1_n_0 ;
  wire \vol[7]_i_9__1_n_0 ;
  wire vol_next1;
  wire vol_next11_out;
  wire \vol_reg[4]_i_1__1_n_0 ;
  wire \vol_reg[4]_i_1__1_n_1 ;
  wire \vol_reg[4]_i_1__1_n_2 ;
  wire \vol_reg[4]_i_1__1_n_3 ;
  wire \vol_reg[7]_i_2__1_n_2 ;
  wire \vol_reg[7]_i_2__1_n_3 ;
  wire [3:1]\NLW_lfsr_reg[14]_i_4__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_4__1_O_UNCONNECTED ;
  wire [3:1]\NLW_lfsr_reg[14]_i_5__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_5__1_O_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_7__1_O_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_9__1_O_UNCONNECTED ;
  wire [3:1]\NLW_state_reg[0]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_4__1_O_UNCONNECTED ;
  wire [3:2]\NLW_vol_reg[7]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_vol_reg[7]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \exp_counter[0]_i_1__1 
       (.I0(exp_counter_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \exp_counter[1]_i_1__1 
       (.I0(exp_counter_reg__0[0]),
        .I1(exp_counter_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \exp_counter[2]_i_1__1 
       (.I0(exp_counter_reg__0[0]),
        .I1(exp_counter_reg__0[1]),
        .I2(exp_counter_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \exp_counter[3]_i_1__1 
       (.I0(exp_counter_reg__0[3]),
        .I1(exp_counter_reg__0[0]),
        .I2(exp_counter_reg__0[1]),
        .I3(exp_counter_reg__0[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAAEBAAAAAAAAAAEB)) 
    \exp_counter[4]_i_1__1 
       (.I0(SS),
        .I1(\exp_period_reg_n_0_[4] ),
        .I2(exp_counter_reg__0[4]),
        .I3(\exp_counter[4]_i_3__1_n_0 ),
        .I4(exp_counter_reg__0[3]),
        .I5(\exp_period_reg_n_0_[3] ),
        .O(\exp_counter[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \exp_counter[4]_i_2__1 
       (.I0(exp_counter_reg__0[4]),
        .I1(exp_counter_reg__0[3]),
        .I2(exp_counter_reg__0[2]),
        .I3(exp_counter_reg__0[1]),
        .I4(exp_counter_reg__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \exp_counter[4]_i_3__1 
       (.I0(\exp_period_reg_n_0_[0] ),
        .I1(exp_counter_reg__0[0]),
        .I2(exp_counter_reg__0[1]),
        .I3(\exp_period_reg_n_0_[1] ),
        .I4(exp_counter_reg__0[2]),
        .I5(\exp_period_reg_n_0_[2] ),
        .O(\exp_counter[4]_i_3__1_n_0 ));
  FDRE \exp_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(exp_counter_reg__0[0]),
        .R(\exp_counter[4]_i_1__1_n_0 ));
  FDRE \exp_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(exp_counter_reg__0[1]),
        .R(\exp_counter[4]_i_1__1_n_0 ));
  FDRE \exp_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(exp_counter_reg__0[2]),
        .R(\exp_counter[4]_i_1__1_n_0 ));
  FDRE \exp_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(exp_counter_reg__0[3]),
        .R(\exp_counter[4]_i_1__1_n_0 ));
  FDRE \exp_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(exp_counter_reg__0[4]),
        .R(\exp_counter[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hAA03)) 
    \exp_period[0]_i_1__1 
       (.I0(\v[2][env_vol] [7]),
        .I1(\v[2][env_vol] [2]),
        .I2(\v[2][env_vol] [4]),
        .I3(\v[2][env_vol] [0]),
        .O(exp_period_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \exp_period[1]_i_1__1 
       (.I0(\v[2][env_vol] [2]),
        .I1(\v[2][env_vol] [4]),
        .I2(\v[2][env_vol] [3]),
        .I3(\v[2][env_vol] [1]),
        .O(exp_period_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \exp_period[2]_i_1__1 
       (.I0(\v[2][env_vol] [2]),
        .I1(\v[2][env_vol] [3]),
        .O(exp_period_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0A3A)) 
    \exp_period[3]_i_1__1 
       (.I0(\v[2][env_vol] [4]),
        .I1(\v[2][env_vol] [3]),
        .I2(\v[2][env_vol] [2]),
        .I3(\v[2][env_vol] [5]),
        .O(exp_period_next[3]));
  LUT5 #(
    .INIT(32'hFFFF8100)) 
    \exp_period[4]_i_1__1 
       (.I0(\v[2][env_vol] [7]),
        .I1(\v[2][env_vol] [1]),
        .I2(\v[2][env_vol] [5]),
        .I3(\exp_period[4]_i_3__1_n_0 ),
        .I4(\exp_period[4]_i_4__1_n_0 ),
        .O(exp_period));
  LUT3 #(
    .INIT(8'h04)) 
    \exp_period[4]_i_2__1 
       (.I0(\v[2][env_vol] [5]),
        .I1(\v[2][env_vol] [2]),
        .I2(\v[2][env_vol] [6]),
        .O(\exp_period[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \exp_period[4]_i_3__1 
       (.I0(\v[2][env_vol] [0]),
        .I1(\v[2][env_vol] [6]),
        .I2(\v[2][env_vol] [2]),
        .I3(\v[2][env_vol] [4]),
        .I4(\v[2][env_vol] [3]),
        .O(\exp_period[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000002809)) 
    \exp_period[4]_i_4__1 
       (.I0(\v[2][env_vol] [1]),
        .I1(\v[2][env_vol] [2]),
        .I2(\v[2][env_vol] [4]),
        .I3(\v[2][env_vol] [3]),
        .I4(\exp_period[4]_i_5__1_n_0 ),
        .I5(\v[2][env_vol] [5]),
        .O(\exp_period[4]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \exp_period[4]_i_5__1 
       (.I0(\v[2][env_vol] [0]),
        .I1(\v[2][env_vol] [7]),
        .I2(\v[2][env_vol] [6]),
        .O(\exp_period[4]_i_5__1_n_0 ));
  FDSE \exp_period_reg[0] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[0]),
        .Q(\exp_period_reg_n_0_[0] ),
        .S(SS));
  FDRE \exp_period_reg[1] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[1]),
        .Q(\exp_period_reg_n_0_[1] ),
        .R(SS));
  FDRE \exp_period_reg[2] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[2]),
        .Q(\exp_period_reg_n_0_[2] ),
        .R(SS));
  FDRE \exp_period_reg[3] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[3]),
        .Q(\exp_period_reg_n_0_[3] ),
        .R(SS));
  FDRE \exp_period_reg[4] 
       (.C(clk),
        .CE(exp_period),
        .D(\exp_period[4]_i_2__1_n_0 ),
        .Q(\exp_period_reg_n_0_[4] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[0]_i_1__4 
       (.I0(p_1_in[0]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[0]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[10]_i_1__1 
       (.I0(p_1_in[10]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[10]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[11]_i_1__1 
       (.I0(p_1_in[11]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[11]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[12]_i_1__1 
       (.I0(p_1_in[12]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[12]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[13]_i_1__1 
       (.I0(p_1_in[13]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[13]));
  LUT6 #(
    .INIT(64'h2802202082A88A8A)) 
    \lfsr[14]_i_10__1 
       (.I0(\lfsr[14]_i_20__1_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(p_1_in[11]),
        .O(\lfsr[14]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006C5093AF)) 
    \lfsr[14]_i_11__1 
       (.I0(\v_reg[2][rls][3] [2]),
        .I1(\v_reg[2][rls][3] [0]),
        .I2(\v_reg[2][rls][3] [1]),
        .I3(\v_reg[2][rls][3] [3]),
        .I4(p_1_in[8]),
        .I5(\lfsr[14]_i_21__1_n_0 ),
        .O(\lfsr[14]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000CC1F33E)) 
    \lfsr[14]_i_12__1 
       (.I0(\v_reg[2][rls][3] [3]),
        .I1(\v_reg[2][rls][3] [0]),
        .I2(\v_reg[2][rls][3] [1]),
        .I3(\v_reg[2][rls][3] [2]),
        .I4(p_1_in[5]),
        .I5(\lfsr[14]_i_22__1_n_0 ),
        .O(\lfsr[14]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \lfsr[14]_i_13__1 
       (.I0(\v_reg[2][rls][3] [3]),
        .I1(\v_reg[2][rls][3] [0]),
        .I2(\v_reg[2][rls][3] [1]),
        .I3(\v_reg[2][rls][3] [2]),
        .I4(p_1_in[4]),
        .I5(\lfsr[14]_i_23__1_n_0 ),
        .O(\lfsr[14]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \lfsr[14]_i_14__1 
       (.I0(\v_reg[2][rls][3] [3]),
        .I1(\v_reg[2][rls][3] [0]),
        .I2(\v_reg[2][rls][3] [2]),
        .I3(\v_reg[2][rls][3] [1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\lfsr[14]_i_24__1_n_0 ),
        .O(\lfsr[14]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FBFEFFFD9E979AA)) 
    \lfsr[14]_i_15__1 
       (.I0(p_1_in[12]),
        .I1(\v_reg[2][rls][3] [1]),
        .I2(\v_reg[2][rls][3] [2]),
        .I3(\v_reg[2][rls][3] [0]),
        .I4(\v_reg[2][rls][3] [3]),
        .I5(p_1_in[13]),
        .O(\lfsr[14]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006C5093AF)) 
    \lfsr[14]_i_16__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(p_1_in[8]),
        .I5(\lfsr[14]_i_25__1_n_0 ),
        .O(\lfsr[14]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A0A002AA0A0AA8)) 
    \lfsr[14]_i_17__1 
       (.I0(\lfsr[14]_i_26__1_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(p_1_in[5]),
        .O(\lfsr[14]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \lfsr[14]_i_18__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_1_in[4]),
        .I5(\lfsr[14]_i_27__1_n_0 ),
        .O(\lfsr[14]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \lfsr[14]_i_19__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\lfsr[14]_i_28__1_n_0 ),
        .O(\lfsr[14]_i_19__1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAFAB)) 
    \lfsr[14]_i_1__1 
       (.I0(\lfsr[14]_i_3__1_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(vol_next1),
        .I4(vol_next11_out),
        .O(lfsr));
  LUT6 #(
    .INIT(64'h8040100026168655)) 
    \lfsr[14]_i_20__1 
       (.I0(p_1_in[12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(p_1_in[13]),
        .O(\lfsr[14]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFB7E9FEA6EDBFA)) 
    \lfsr[14]_i_21__1 
       (.I0(p_1_in[10]),
        .I1(\v_reg[2][rls][3] [0]),
        .I2(\v_reg[2][rls][3] [1]),
        .I3(\v_reg[2][rls][3] [3]),
        .I4(\v_reg[2][rls][3] [2]),
        .I5(p_1_in[9]),
        .O(\lfsr[14]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hB7BFFDFFEDEAA76A)) 
    \lfsr[14]_i_22__1 
       (.I0(p_1_in[7]),
        .I1(\v_reg[2][rls][3] [3]),
        .I2(\v_reg[2][rls][3] [1]),
        .I3(\v_reg[2][rls][3] [2]),
        .I4(\v_reg[2][rls][3] [0]),
        .I5(p_1_in[6]),
        .O(\lfsr[14]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \lfsr[14]_i_23__1 
       (.I0(p_1_in[2]),
        .I1(\v_reg[2][rls][3] [3]),
        .I2(\v_reg[2][rls][3] [0]),
        .I3(\v_reg[2][rls][3] [2]),
        .I4(\v_reg[2][rls][3] [1]),
        .I5(p_1_in[3]),
        .O(\lfsr[14]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \lfsr[14]_i_24__1 
       (.I0(p_1_in[0]),
        .I1(\v_reg[2][rls][3] [1]),
        .I2(\v_reg[2][rls][3] [2]),
        .I3(\v_reg[2][rls][3] [0]),
        .I4(\v_reg[2][rls][3] [3]),
        .I5(p_1_in[1]),
        .O(\lfsr[14]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hBF7EFB9FEADB6EFA)) 
    \lfsr[14]_i_25__1 
       (.I0(p_1_in[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(p_1_in[9]),
        .O(\lfsr[14]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'h4840020012155895)) 
    \lfsr[14]_i_26__1 
       (.I0(p_1_in[7]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(p_1_in[6]),
        .O(\lfsr[14]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \lfsr[14]_i_27__1 
       (.I0(p_1_in[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(p_1_in[3]),
        .O(\lfsr[14]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \lfsr[14]_i_28__1 
       (.I0(p_1_in[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(p_1_in[1]),
        .O(\lfsr[14]_i_28__1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \lfsr[14]_i_2__1 
       (.I0(p_1_in[0]),
        .I1(\lfsr_reg_n_0_[0] ),
        .I2(\lfsr[14]_i_6__1_n_0 ),
        .O(lfsr_next[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \lfsr[14]_i_3__1 
       (.I0(exp_counter_reg__0[1]),
        .I1(exp_counter_reg__0[0]),
        .I2(exp_counter_reg__0[2]),
        .I3(exp_counter_reg__0[4]),
        .I4(exp_counter_reg__0[3]),
        .O(\lfsr[14]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \lfsr[14]_i_6__1 
       (.I0(state_next1),
        .I1(vol_next1),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(vol_next11_out),
        .O(\lfsr[14]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000061449EBB)) 
    \lfsr[14]_i_8__1 
       (.I0(\v_reg[2][rls][3] [3]),
        .I1(\v_reg[2][rls][3] [0]),
        .I2(\v_reg[2][rls][3] [2]),
        .I3(\v_reg[2][rls][3] [1]),
        .I4(p_1_in[11]),
        .I5(\lfsr[14]_i_15__1_n_0 ),
        .O(\lfsr[14]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[1]_i_1__1 
       (.I0(p_1_in[1]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[1]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[2]_i_1__1 
       (.I0(p_1_in[2]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[2]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[3]_i_1__1 
       (.I0(p_1_in[3]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[3]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[4]_i_1__1 
       (.I0(p_1_in[4]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[4]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[5]_i_1__1 
       (.I0(p_1_in[5]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[5]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[6]_i_1__1 
       (.I0(p_1_in[6]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[6]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[7]_i_1__1 
       (.I0(p_1_in[7]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[7]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[8]_i_1__1 
       (.I0(p_1_in[8]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[8]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[9]_i_1__1 
       (.I0(p_1_in[9]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[9]));
  FDSE \lfsr_reg[0] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[0]),
        .Q(\lfsr_reg_n_0_[0] ),
        .S(SS));
  FDSE \lfsr_reg[10] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[10]),
        .Q(p_1_in[9]),
        .S(SS));
  FDSE \lfsr_reg[11] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[11]),
        .Q(p_1_in[10]),
        .S(SS));
  FDSE \lfsr_reg[12] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[12]),
        .Q(p_1_in[11]),
        .S(SS));
  FDSE \lfsr_reg[13] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[13]),
        .Q(p_1_in[12]),
        .S(SS));
  FDSE \lfsr_reg[14] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[14]),
        .Q(p_1_in[13]),
        .S(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_4__1 
       (.CI(\lfsr_reg[14]_i_7__1_n_0 ),
        .CO({\NLW_lfsr_reg[14]_i_4__1_CO_UNCONNECTED [3:1],vol_next1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_4__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lfsr[14]_i_8__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_5__1 
       (.CI(\lfsr_reg[14]_i_9__1_n_0 ),
        .CO({\NLW_lfsr_reg[14]_i_5__1_CO_UNCONNECTED [3:1],vol_next11_out}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_5__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lfsr[14]_i_10__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_7__1 
       (.CI(1'b0),
        .CO({\lfsr_reg[14]_i_7__1_n_0 ,\lfsr_reg[14]_i_7__1_n_1 ,\lfsr_reg[14]_i_7__1_n_2 ,\lfsr_reg[14]_i_7__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_7__1_O_UNCONNECTED [3:0]),
        .S({\lfsr[14]_i_11__1_n_0 ,\lfsr[14]_i_12__1_n_0 ,\lfsr[14]_i_13__1_n_0 ,\lfsr[14]_i_14__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_9__1 
       (.CI(1'b0),
        .CO({\lfsr_reg[14]_i_9__1_n_0 ,\lfsr_reg[14]_i_9__1_n_1 ,\lfsr_reg[14]_i_9__1_n_2 ,\lfsr_reg[14]_i_9__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_9__1_O_UNCONNECTED [3:0]),
        .S({\lfsr[14]_i_16__1_n_0 ,\lfsr[14]_i_17__1_n_0 ,\lfsr[14]_i_18__1_n_0 ,\lfsr[14]_i_19__1_n_0 }));
  FDSE \lfsr_reg[1] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[1]),
        .Q(p_1_in[0]),
        .S(SS));
  FDSE \lfsr_reg[2] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[2]),
        .Q(p_1_in[1]),
        .S(SS));
  FDSE \lfsr_reg[3] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[3]),
        .Q(p_1_in[2]),
        .S(SS));
  FDSE \lfsr_reg[4] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[4]),
        .Q(p_1_in[3]),
        .S(SS));
  FDSE \lfsr_reg[5] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[5]),
        .Q(p_1_in[4]),
        .S(SS));
  FDSE \lfsr_reg[6] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[6]),
        .Q(p_1_in[5]),
        .S(SS));
  FDSE \lfsr_reg[7] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[7]),
        .Q(p_1_in[6]),
        .S(SS));
  FDSE \lfsr_reg[8] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[8]),
        .Q(p_1_in[7]),
        .S(SS));
  FDSE \lfsr_reg[9] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[9]),
        .Q(p_1_in[8]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8040100026168655)) 
    \state[0]_i_10__1 
       (.I0(p_1_in[12]),
        .I1(\v_reg[2][atk][3] [1]),
        .I2(\v_reg[2][atk][3] [2]),
        .I3(\v_reg[2][atk][3] [0]),
        .I4(\v_reg[2][atk][3] [3]),
        .I5(p_1_in[13]),
        .O(\state[0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFBF79BFB6EADFEA)) 
    \state[0]_i_11__1 
       (.I0(p_1_in[10]),
        .I1(\v_reg[2][atk][3] [0]),
        .I2(\v_reg[2][atk][3] [3]),
        .I3(\v_reg[2][atk][3] [1]),
        .I4(\v_reg[2][atk][3] [2]),
        .I5(p_1_in[8]),
        .O(\state[0]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h4840020012155895)) 
    \state[0]_i_12__1 
       (.I0(p_1_in[7]),
        .I1(\v_reg[2][atk][3] [3]),
        .I2(\v_reg[2][atk][3] [1]),
        .I3(\v_reg[2][atk][3] [2]),
        .I4(\v_reg[2][atk][3] [0]),
        .I5(p_1_in[6]),
        .O(\state[0]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \state[0]_i_13__1 
       (.I0(p_1_in[2]),
        .I1(\v_reg[2][atk][3] [3]),
        .I2(\v_reg[2][atk][3] [0]),
        .I3(\v_reg[2][atk][3] [2]),
        .I4(\v_reg[2][atk][3] [1]),
        .I5(p_1_in[3]),
        .O(\state[0]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \state[0]_i_14__1 
       (.I0(p_1_in[0]),
        .I1(\v_reg[2][atk][3] [1]),
        .I2(\v_reg[2][atk][3] [2]),
        .I3(\v_reg[2][atk][3] [0]),
        .I4(\v_reg[2][atk][3] [3]),
        .I5(p_1_in[1]),
        .O(\state[0]_i_14__1_n_0 ));
  LUT5 #(
    .INIT(32'h44440400)) 
    \state[0]_i_1__1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\v_reg[2][gate] ),
        .I2(\state[0]_i_2__1_n_0 ),
        .I3(state_next1),
        .I4(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \state[0]_i_2__1 
       (.I0(\exp_period[4]_i_3__1_n_0 ),
        .I1(\v[2][env_vol] [1]),
        .I2(\v[2][env_vol] [5]),
        .I3(\v[2][env_vol] [7]),
        .O(\state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h2802202082A88A8A)) 
    \state[0]_i_5__1 
       (.I0(\state[0]_i_10__1_n_0 ),
        .I1(\v_reg[2][atk][3] [3]),
        .I2(\v_reg[2][atk][3] [0]),
        .I3(\v_reg[2][atk][3] [2]),
        .I4(\v_reg[2][atk][3] [1]),
        .I5(p_1_in[11]),
        .O(\state[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000892C76D3)) 
    \state[0]_i_6__1 
       (.I0(\v_reg[2][atk][3] [0]),
        .I1(\v_reg[2][atk][3] [1]),
        .I2(\v_reg[2][atk][3] [2]),
        .I3(\v_reg[2][atk][3] [3]),
        .I4(p_1_in[9]),
        .I5(\state[0]_i_11__1_n_0 ),
        .O(\state[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A0A002AA0A0AA8)) 
    \state[0]_i_7__1 
       (.I0(\state[0]_i_12__1_n_0 ),
        .I1(\v_reg[2][atk][3] [3]),
        .I2(\v_reg[2][atk][3] [0]),
        .I3(\v_reg[2][atk][3] [1]),
        .I4(\v_reg[2][atk][3] [2]),
        .I5(p_1_in[5]),
        .O(\state[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \state[0]_i_8__1 
       (.I0(\v_reg[2][atk][3] [3]),
        .I1(\v_reg[2][atk][3] [0]),
        .I2(\v_reg[2][atk][3] [1]),
        .I3(\v_reg[2][atk][3] [2]),
        .I4(p_1_in[4]),
        .I5(\state[0]_i_13__1_n_0 ),
        .O(\state[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \state[0]_i_9__1 
       (.I0(\v_reg[2][atk][3] [3]),
        .I1(\v_reg[2][atk][3] [0]),
        .I2(\v_reg[2][atk][3] [2]),
        .I3(\v_reg[2][atk][3] [1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\state[0]_i_14__1_n_0 ),
        .O(\state[0]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'hB3)) 
    \state[1]_i_1__1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\v_reg[2][gate] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \state_reg[0]_i_3__1 
       (.CI(\state_reg[0]_i_4__1_n_0 ),
        .CO({\NLW_state_reg[0]_i_3__1_CO_UNCONNECTED [3:1],state_next1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\state[0]_i_5__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \state_reg[0]_i_4__1 
       (.CI(1'b0),
        .CO({\state_reg[0]_i_4__1_n_0 ,\state_reg[0]_i_4__1_n_1 ,\state_reg[0]_i_4__1_n_2 ,\state_reg[0]_i_4__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\state[0]_i_6__1_n_0 ,\state[0]_i_7__1_n_0 ,\state[0]_i_8__1_n_0 ,\state[0]_i_9__1_n_0 }));
  FDSE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \vol[0]_i_1__1 
       (.I0(\v[2][env_vol] [0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \vol[4]_i_2__1 
       (.I0(\v[2][env_vol] [1]),
        .O(\vol[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_3__1 
       (.I0(\v[2][env_vol] [3]),
        .I1(\v[2][env_vol] [4]),
        .O(\vol[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_4__1 
       (.I0(\v[2][env_vol] [2]),
        .I1(\v[2][env_vol] [3]),
        .O(\vol[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_5__1 
       (.I0(\v[2][env_vol] [1]),
        .I1(\v[2][env_vol] [2]),
        .O(\vol[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \vol[4]_i_6__1 
       (.I0(\v[2][env_vol] [1]),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\vol[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vol[7]_i_10__1 
       (.I0(\v[2][env_vol] [1]),
        .I1(\v[2][env_vol] [5]),
        .I2(\v[2][env_vol] [3]),
        .I3(\v[2][env_vol] [4]),
        .I4(\v[2][env_vol] [2]),
        .I5(\exp_period[4]_i_5__1_n_0 ),
        .O(\vol[7]_i_10__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \vol[7]_i_1__1 
       (.I0(\vol[7]_i_3__1_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(vol_next11_out),
        .I4(\vol[7]_i_4__1_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    \vol[7]_i_3__1 
       (.I0(\vol[7]_i_8__1_n_0 ),
        .I1(\vol[7]_i_9__1_n_0 ),
        .I2(\v[2][env_vol] [6]),
        .I3(\v_reg[2][stn][3] [2]),
        .I4(\v[2][env_vol] [7]),
        .I5(\v_reg[2][stn][3] [3]),
        .O(\vol[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h004400F000440000)) 
    \vol[7]_i_4__1 
       (.I0(\vol[7]_i_10__1_n_0 ),
        .I1(vol_next1),
        .I2(state_next1),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[0]_i_2__1_n_0 ),
        .O(\vol[7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_5__1 
       (.I0(\v[2][env_vol] [6]),
        .I1(\v[2][env_vol] [7]),
        .O(\vol[7]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_6__1 
       (.I0(\v[2][env_vol] [5]),
        .I1(\v[2][env_vol] [6]),
        .O(\vol[7]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_7__1 
       (.I0(\v[2][env_vol] [4]),
        .I1(\v[2][env_vol] [5]),
        .O(\vol[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \vol[7]_i_8__1 
       (.I0(\v[2][env_vol] [1]),
        .I1(\v_reg[2][stn][3] [1]),
        .I2(\v[2][env_vol] [2]),
        .I3(\v_reg[2][stn][3] [2]),
        .I4(\v_reg[2][stn][3] [0]),
        .I5(\v[2][env_vol] [0]),
        .O(\vol[7]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \vol[7]_i_9__1 
       (.I0(\v[2][env_vol] [4]),
        .I1(\v_reg[2][stn][3] [0]),
        .I2(\v[2][env_vol] [5]),
        .I3(\v_reg[2][stn][3] [1]),
        .I4(\v_reg[2][stn][3] [3]),
        .I5(\v[2][env_vol] [3]),
        .O(\vol[7]_i_9__1_n_0 ));
  FDRE \vol_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\v[2][env_vol] [0]),
        .R(SS));
  FDRE \vol_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\v[2][env_vol] [1]),
        .R(SS));
  FDRE \vol_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\v[2][env_vol] [2]),
        .R(SS));
  FDRE \vol_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\v[2][env_vol] [3]),
        .R(SS));
  FDRE \vol_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\v[2][env_vol] [4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vol_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\vol_reg[4]_i_1__1_n_0 ,\vol_reg[4]_i_1__1_n_1 ,\vol_reg[4]_i_1__1_n_2 ,\vol_reg[4]_i_1__1_n_3 }),
        .CYINIT(\v[2][env_vol] [0]),
        .DI({\v[2][env_vol] [3:1],\vol[4]_i_2__1_n_0 }),
        .O(D[4:1]),
        .S({\vol[4]_i_3__1_n_0 ,\vol[4]_i_4__1_n_0 ,\vol[4]_i_5__1_n_0 ,\vol[4]_i_6__1_n_0 }));
  FDRE \vol_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\v[2][env_vol] [5]),
        .R(SS));
  FDRE \vol_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\v[2][env_vol] [6]),
        .R(SS));
  FDRE \vol_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\v[2][env_vol] [7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vol_reg[7]_i_2__1 
       (.CI(\vol_reg[4]_i_1__1_n_0 ),
        .CO({\NLW_vol_reg[7]_i_2__1_CO_UNCONNECTED [3:2],\vol_reg[7]_i_2__1_n_2 ,\vol_reg[7]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\v[2][env_vol] [5:4]}),
        .O({\NLW_vol_reg[7]_i_2__1_O_UNCONNECTED [3],D[7:5]}),
        .S({1'b0,\vol[7]_i_5__1_n_0 ,\vol[7]_i_6__1_n_0 ,\vol[7]_i_7__1_n_0 }));
endmodule

(* ORIG_REF_NAME = "sid_env" *) 
module design_1_block_test_0_0_sid_env_9
   (E,
    D,
    SS,
    \v_reg[1][gate] ,
    clk,
    Q,
    \v_reg[1][atk][3] ,
    \v_reg[1][rls][3] ,
    \v_reg[1][stn][3] );
  output [0:0]E;
  output [7:0]D;
  input [0:0]SS;
  input \v_reg[1][gate] ;
  input clk;
  input [3:0]Q;
  input [3:0]\v_reg[1][atk][3] ;
  input [3:0]\v_reg[1][rls][3] ;
  input [3:0]\v_reg[1][stn][3] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire clk;
  wire \exp_counter[4]_i_1__0_n_0 ;
  wire \exp_counter[4]_i_3__0_n_0 ;
  wire [4:0]exp_counter_reg__0__0;
  wire exp_period;
  wire \exp_period[4]_i_2__0_n_0 ;
  wire \exp_period[4]_i_3__0_n_0 ;
  wire \exp_period[4]_i_4__0_n_0 ;
  wire \exp_period[4]_i_5__0_n_0 ;
  wire [3:0]exp_period_next;
  wire \exp_period_reg_n_0_[0] ;
  wire \exp_period_reg_n_0_[1] ;
  wire \exp_period_reg_n_0_[2] ;
  wire \exp_period_reg_n_0_[3] ;
  wire \exp_period_reg_n_0_[4] ;
  wire lfsr;
  wire \lfsr[14]_i_10__0_n_0 ;
  wire \lfsr[14]_i_11__0_n_0 ;
  wire \lfsr[14]_i_12__0_n_0 ;
  wire \lfsr[14]_i_13__0_n_0 ;
  wire \lfsr[14]_i_14__0_n_0 ;
  wire \lfsr[14]_i_15__0_n_0 ;
  wire \lfsr[14]_i_16__0_n_0 ;
  wire \lfsr[14]_i_17__0_n_0 ;
  wire \lfsr[14]_i_18__0_n_0 ;
  wire \lfsr[14]_i_19__0_n_0 ;
  wire \lfsr[14]_i_20__0_n_0 ;
  wire \lfsr[14]_i_21__0_n_0 ;
  wire \lfsr[14]_i_22__0_n_0 ;
  wire \lfsr[14]_i_23__0_n_0 ;
  wire \lfsr[14]_i_24__0_n_0 ;
  wire \lfsr[14]_i_25__0_n_0 ;
  wire \lfsr[14]_i_26__0_n_0 ;
  wire \lfsr[14]_i_27__0_n_0 ;
  wire \lfsr[14]_i_28__0_n_0 ;
  wire \lfsr[14]_i_3__0_n_0 ;
  wire \lfsr[14]_i_6__0_n_0 ;
  wire \lfsr[14]_i_8__0_n_0 ;
  wire [14:0]lfsr_next;
  wire \lfsr_reg[14]_i_7__0_n_0 ;
  wire \lfsr_reg[14]_i_7__0_n_1 ;
  wire \lfsr_reg[14]_i_7__0_n_2 ;
  wire \lfsr_reg[14]_i_7__0_n_3 ;
  wire \lfsr_reg[14]_i_9__0_n_0 ;
  wire \lfsr_reg[14]_i_9__0_n_1 ;
  wire \lfsr_reg[14]_i_9__0_n_2 ;
  wire \lfsr_reg[14]_i_9__0_n_3 ;
  wire \lfsr_reg_n_0_[0] ;
  wire [4:0]p_0_in;
  wire [13:0]p_1_in;
  wire \state[0]_i_10__0_n_0 ;
  wire \state[0]_i_11__0_n_0 ;
  wire \state[0]_i_12__0_n_0 ;
  wire \state[0]_i_13__0_n_0 ;
  wire \state[0]_i_14__0_n_0 ;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[0]_i_5__0_n_0 ;
  wire \state[0]_i_6__0_n_0 ;
  wire \state[0]_i_7__0_n_0 ;
  wire \state[0]_i_8__0_n_0 ;
  wire \state[0]_i_9__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire state_next1;
  wire \state_reg[0]_i_4__0_n_0 ;
  wire \state_reg[0]_i_4__0_n_1 ;
  wire \state_reg[0]_i_4__0_n_2 ;
  wire \state_reg[0]_i_4__0_n_3 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [7:0]\v[1][env_vol] ;
  wire [3:0]\v_reg[1][atk][3] ;
  wire \v_reg[1][gate] ;
  wire [3:0]\v_reg[1][rls][3] ;
  wire [3:0]\v_reg[1][stn][3] ;
  wire \vol[4]_i_2__0_n_0 ;
  wire \vol[4]_i_3__0_n_0 ;
  wire \vol[4]_i_4__0_n_0 ;
  wire \vol[4]_i_5__0_n_0 ;
  wire \vol[4]_i_6__0_n_0 ;
  wire \vol[7]_i_10__0_n_0 ;
  wire \vol[7]_i_3__0_n_0 ;
  wire \vol[7]_i_4__0_n_0 ;
  wire \vol[7]_i_5__0_n_0 ;
  wire \vol[7]_i_6__0_n_0 ;
  wire \vol[7]_i_7__0_n_0 ;
  wire \vol[7]_i_8__0_n_0 ;
  wire \vol[7]_i_9__0_n_0 ;
  wire vol_next1;
  wire vol_next11_out;
  wire \vol_reg[4]_i_1__0_n_0 ;
  wire \vol_reg[4]_i_1__0_n_1 ;
  wire \vol_reg[4]_i_1__0_n_2 ;
  wire \vol_reg[4]_i_1__0_n_3 ;
  wire \vol_reg[7]_i_2__0_n_2 ;
  wire \vol_reg[7]_i_2__0_n_3 ;
  wire [3:1]\NLW_lfsr_reg[14]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_4__0_O_UNCONNECTED ;
  wire [3:1]\NLW_lfsr_reg[14]_i_5__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_7__0_O_UNCONNECTED ;
  wire [3:0]\NLW_lfsr_reg[14]_i_9__0_O_UNCONNECTED ;
  wire [3:1]\NLW_state_reg[0]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_state_reg[0]_i_4__0_O_UNCONNECTED ;
  wire [3:2]\NLW_vol_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_vol_reg[7]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \exp_counter[0]_i_1__0 
       (.I0(exp_counter_reg__0__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \exp_counter[1]_i_1__0 
       (.I0(exp_counter_reg__0__0[0]),
        .I1(exp_counter_reg__0__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \exp_counter[2]_i_1__0 
       (.I0(exp_counter_reg__0__0[0]),
        .I1(exp_counter_reg__0__0[1]),
        .I2(exp_counter_reg__0__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \exp_counter[3]_i_1__0 
       (.I0(exp_counter_reg__0__0[3]),
        .I1(exp_counter_reg__0__0[0]),
        .I2(exp_counter_reg__0__0[1]),
        .I3(exp_counter_reg__0__0[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAAEBAAAAAAAAAAEB)) 
    \exp_counter[4]_i_1__0 
       (.I0(SS),
        .I1(\exp_period_reg_n_0_[4] ),
        .I2(exp_counter_reg__0__0[4]),
        .I3(\exp_counter[4]_i_3__0_n_0 ),
        .I4(exp_counter_reg__0__0[3]),
        .I5(\exp_period_reg_n_0_[3] ),
        .O(\exp_counter[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \exp_counter[4]_i_2__0 
       (.I0(exp_counter_reg__0__0[4]),
        .I1(exp_counter_reg__0__0[3]),
        .I2(exp_counter_reg__0__0[2]),
        .I3(exp_counter_reg__0__0[1]),
        .I4(exp_counter_reg__0__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \exp_counter[4]_i_3__0 
       (.I0(\exp_period_reg_n_0_[0] ),
        .I1(exp_counter_reg__0__0[0]),
        .I2(exp_counter_reg__0__0[1]),
        .I3(\exp_period_reg_n_0_[1] ),
        .I4(exp_counter_reg__0__0[2]),
        .I5(\exp_period_reg_n_0_[2] ),
        .O(\exp_counter[4]_i_3__0_n_0 ));
  FDRE \exp_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(exp_counter_reg__0__0[0]),
        .R(\exp_counter[4]_i_1__0_n_0 ));
  FDRE \exp_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(exp_counter_reg__0__0[1]),
        .R(\exp_counter[4]_i_1__0_n_0 ));
  FDRE \exp_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(exp_counter_reg__0__0[2]),
        .R(\exp_counter[4]_i_1__0_n_0 ));
  FDRE \exp_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(exp_counter_reg__0__0[3]),
        .R(\exp_counter[4]_i_1__0_n_0 ));
  FDRE \exp_counter_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(exp_counter_reg__0__0[4]),
        .R(\exp_counter[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hAA03)) 
    \exp_period[0]_i_1__0 
       (.I0(\v[1][env_vol] [7]),
        .I1(\v[1][env_vol] [2]),
        .I2(\v[1][env_vol] [4]),
        .I3(\v[1][env_vol] [0]),
        .O(exp_period_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    \exp_period[1]_i_1__0 
       (.I0(\v[1][env_vol] [2]),
        .I1(\v[1][env_vol] [4]),
        .I2(\v[1][env_vol] [3]),
        .I3(\v[1][env_vol] [1]),
        .O(exp_period_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \exp_period[2]_i_1__0 
       (.I0(\v[1][env_vol] [2]),
        .I1(\v[1][env_vol] [3]),
        .O(exp_period_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0A3A)) 
    \exp_period[3]_i_1__0 
       (.I0(\v[1][env_vol] [4]),
        .I1(\v[1][env_vol] [3]),
        .I2(\v[1][env_vol] [2]),
        .I3(\v[1][env_vol] [5]),
        .O(exp_period_next[3]));
  LUT5 #(
    .INIT(32'hFFFF8100)) 
    \exp_period[4]_i_1__0 
       (.I0(\v[1][env_vol] [7]),
        .I1(\v[1][env_vol] [1]),
        .I2(\v[1][env_vol] [5]),
        .I3(\exp_period[4]_i_3__0_n_0 ),
        .I4(\exp_period[4]_i_4__0_n_0 ),
        .O(exp_period));
  LUT3 #(
    .INIT(8'h04)) 
    \exp_period[4]_i_2__0 
       (.I0(\v[1][env_vol] [5]),
        .I1(\v[1][env_vol] [2]),
        .I2(\v[1][env_vol] [6]),
        .O(\exp_period[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \exp_period[4]_i_3__0 
       (.I0(\v[1][env_vol] [0]),
        .I1(\v[1][env_vol] [6]),
        .I2(\v[1][env_vol] [2]),
        .I3(\v[1][env_vol] [4]),
        .I4(\v[1][env_vol] [3]),
        .O(\exp_period[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000002809)) 
    \exp_period[4]_i_4__0 
       (.I0(\v[1][env_vol] [1]),
        .I1(\v[1][env_vol] [2]),
        .I2(\v[1][env_vol] [4]),
        .I3(\v[1][env_vol] [3]),
        .I4(\exp_period[4]_i_5__0_n_0 ),
        .I5(\v[1][env_vol] [5]),
        .O(\exp_period[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \exp_period[4]_i_5__0 
       (.I0(\v[1][env_vol] [0]),
        .I1(\v[1][env_vol] [7]),
        .I2(\v[1][env_vol] [6]),
        .O(\exp_period[4]_i_5__0_n_0 ));
  FDSE \exp_period_reg[0] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[0]),
        .Q(\exp_period_reg_n_0_[0] ),
        .S(SS));
  FDRE \exp_period_reg[1] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[1]),
        .Q(\exp_period_reg_n_0_[1] ),
        .R(SS));
  FDRE \exp_period_reg[2] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[2]),
        .Q(\exp_period_reg_n_0_[2] ),
        .R(SS));
  FDRE \exp_period_reg[3] 
       (.C(clk),
        .CE(exp_period),
        .D(exp_period_next[3]),
        .Q(\exp_period_reg_n_0_[3] ),
        .R(SS));
  FDRE \exp_period_reg[4] 
       (.C(clk),
        .CE(exp_period),
        .D(\exp_period[4]_i_2__0_n_0 ),
        .Q(\exp_period_reg_n_0_[4] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[0]_i_1__2 
       (.I0(p_1_in[0]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[0]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[10]_i_1__0 
       (.I0(p_1_in[10]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[10]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[11]_i_1__0 
       (.I0(p_1_in[11]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[11]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[12]_i_1__0 
       (.I0(p_1_in[12]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[12]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[13]_i_1__0 
       (.I0(p_1_in[13]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[13]));
  LUT6 #(
    .INIT(64'h2802202082A88A8A)) 
    \lfsr[14]_i_10__0 
       (.I0(\lfsr[14]_i_20__0_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(p_1_in[11]),
        .O(\lfsr[14]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006C5093AF)) 
    \lfsr[14]_i_11__0 
       (.I0(\v_reg[1][rls][3] [2]),
        .I1(\v_reg[1][rls][3] [0]),
        .I2(\v_reg[1][rls][3] [1]),
        .I3(\v_reg[1][rls][3] [3]),
        .I4(p_1_in[8]),
        .I5(\lfsr[14]_i_21__0_n_0 ),
        .O(\lfsr[14]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000CC1F33E)) 
    \lfsr[14]_i_12__0 
       (.I0(\v_reg[1][rls][3] [3]),
        .I1(\v_reg[1][rls][3] [0]),
        .I2(\v_reg[1][rls][3] [1]),
        .I3(\v_reg[1][rls][3] [2]),
        .I4(p_1_in[5]),
        .I5(\lfsr[14]_i_22__0_n_0 ),
        .O(\lfsr[14]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \lfsr[14]_i_13__0 
       (.I0(\v_reg[1][rls][3] [3]),
        .I1(\v_reg[1][rls][3] [0]),
        .I2(\v_reg[1][rls][3] [1]),
        .I3(\v_reg[1][rls][3] [2]),
        .I4(p_1_in[4]),
        .I5(\lfsr[14]_i_23__0_n_0 ),
        .O(\lfsr[14]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \lfsr[14]_i_14__0 
       (.I0(\v_reg[1][rls][3] [3]),
        .I1(\v_reg[1][rls][3] [0]),
        .I2(\v_reg[1][rls][3] [2]),
        .I3(\v_reg[1][rls][3] [1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\lfsr[14]_i_24__0_n_0 ),
        .O(\lfsr[14]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FBFEFFFD9E979AA)) 
    \lfsr[14]_i_15__0 
       (.I0(p_1_in[12]),
        .I1(\v_reg[1][rls][3] [1]),
        .I2(\v_reg[1][rls][3] [2]),
        .I3(\v_reg[1][rls][3] [0]),
        .I4(\v_reg[1][rls][3] [3]),
        .I5(p_1_in[13]),
        .O(\lfsr[14]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006C5093AF)) 
    \lfsr[14]_i_16__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(p_1_in[8]),
        .I5(\lfsr[14]_i_25__0_n_0 ),
        .O(\lfsr[14]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A0A002AA0A0AA8)) 
    \lfsr[14]_i_17__0 
       (.I0(\lfsr[14]_i_26__0_n_0 ),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(p_1_in[5]),
        .O(\lfsr[14]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \lfsr[14]_i_18__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(p_1_in[4]),
        .I5(\lfsr[14]_i_27__0_n_0 ),
        .O(\lfsr[14]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \lfsr[14]_i_19__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\lfsr[14]_i_28__0_n_0 ),
        .O(\lfsr[14]_i_19__0_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAFAB)) 
    \lfsr[14]_i_1__0 
       (.I0(\lfsr[14]_i_3__0_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(vol_next1),
        .I4(vol_next11_out),
        .O(lfsr));
  LUT6 #(
    .INIT(64'h8040100026168655)) 
    \lfsr[14]_i_20__0 
       (.I0(p_1_in[12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(p_1_in[13]),
        .O(\lfsr[14]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFB7E9FEA6EDBFA)) 
    \lfsr[14]_i_21__0 
       (.I0(p_1_in[10]),
        .I1(\v_reg[1][rls][3] [0]),
        .I2(\v_reg[1][rls][3] [1]),
        .I3(\v_reg[1][rls][3] [3]),
        .I4(\v_reg[1][rls][3] [2]),
        .I5(p_1_in[9]),
        .O(\lfsr[14]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hB7BFFDFFEDEAA76A)) 
    \lfsr[14]_i_22__0 
       (.I0(p_1_in[7]),
        .I1(\v_reg[1][rls][3] [3]),
        .I2(\v_reg[1][rls][3] [1]),
        .I3(\v_reg[1][rls][3] [2]),
        .I4(\v_reg[1][rls][3] [0]),
        .I5(p_1_in[6]),
        .O(\lfsr[14]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \lfsr[14]_i_23__0 
       (.I0(p_1_in[2]),
        .I1(\v_reg[1][rls][3] [3]),
        .I2(\v_reg[1][rls][3] [0]),
        .I3(\v_reg[1][rls][3] [2]),
        .I4(\v_reg[1][rls][3] [1]),
        .I5(p_1_in[3]),
        .O(\lfsr[14]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \lfsr[14]_i_24__0 
       (.I0(p_1_in[0]),
        .I1(\v_reg[1][rls][3] [1]),
        .I2(\v_reg[1][rls][3] [2]),
        .I3(\v_reg[1][rls][3] [0]),
        .I4(\v_reg[1][rls][3] [3]),
        .I5(p_1_in[1]),
        .O(\lfsr[14]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hBF7EFB9FEADB6EFA)) 
    \lfsr[14]_i_25__0 
       (.I0(p_1_in[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(p_1_in[9]),
        .O(\lfsr[14]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'h4840020012155895)) 
    \lfsr[14]_i_26__0 
       (.I0(p_1_in[7]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(p_1_in[6]),
        .O(\lfsr[14]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \lfsr[14]_i_27__0 
       (.I0(p_1_in[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(p_1_in[3]),
        .O(\lfsr[14]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \lfsr[14]_i_28__0 
       (.I0(p_1_in[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(p_1_in[1]),
        .O(\lfsr[14]_i_28__0_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \lfsr[14]_i_2__0 
       (.I0(p_1_in[0]),
        .I1(\lfsr_reg_n_0_[0] ),
        .I2(\lfsr[14]_i_6__0_n_0 ),
        .O(lfsr_next[14]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \lfsr[14]_i_3__0 
       (.I0(exp_counter_reg__0__0[1]),
        .I1(exp_counter_reg__0__0[0]),
        .I2(exp_counter_reg__0__0[2]),
        .I3(exp_counter_reg__0__0[4]),
        .I4(exp_counter_reg__0__0[3]),
        .O(\lfsr[14]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \lfsr[14]_i_6__0 
       (.I0(state_next1),
        .I1(vol_next1),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(vol_next11_out),
        .O(\lfsr[14]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000061449EBB)) 
    \lfsr[14]_i_8__0 
       (.I0(\v_reg[1][rls][3] [3]),
        .I1(\v_reg[1][rls][3] [0]),
        .I2(\v_reg[1][rls][3] [2]),
        .I3(\v_reg[1][rls][3] [1]),
        .I4(p_1_in[11]),
        .I5(\lfsr[14]_i_15__0_n_0 ),
        .O(\lfsr[14]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[1]_i_1__0 
       (.I0(p_1_in[1]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[1]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[2]_i_1__0 
       (.I0(p_1_in[2]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[2]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[3]_i_1__0 
       (.I0(p_1_in[3]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[3]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[4]_i_1__0 
       (.I0(p_1_in[4]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[4]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[5]_i_1__0 
       (.I0(p_1_in[5]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[5]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[6]_i_1__0 
       (.I0(p_1_in[6]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[6]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[7]_i_1__0 
       (.I0(p_1_in[7]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[7]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[8]_i_1__0 
       (.I0(p_1_in[8]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[8]));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \lfsr[9]_i_1__0 
       (.I0(p_1_in[9]),
        .I1(vol_next11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(vol_next1),
        .I5(state_next1),
        .O(lfsr_next[9]));
  FDSE \lfsr_reg[0] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[0]),
        .Q(\lfsr_reg_n_0_[0] ),
        .S(SS));
  FDSE \lfsr_reg[10] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[10]),
        .Q(p_1_in[9]),
        .S(SS));
  FDSE \lfsr_reg[11] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[11]),
        .Q(p_1_in[10]),
        .S(SS));
  FDSE \lfsr_reg[12] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[12]),
        .Q(p_1_in[11]),
        .S(SS));
  FDSE \lfsr_reg[13] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[13]),
        .Q(p_1_in[12]),
        .S(SS));
  FDSE \lfsr_reg[14] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[14]),
        .Q(p_1_in[13]),
        .S(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_4__0 
       (.CI(\lfsr_reg[14]_i_7__0_n_0 ),
        .CO({\NLW_lfsr_reg[14]_i_4__0_CO_UNCONNECTED [3:1],vol_next1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_4__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lfsr[14]_i_8__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_5__0 
       (.CI(\lfsr_reg[14]_i_9__0_n_0 ),
        .CO({\NLW_lfsr_reg[14]_i_5__0_CO_UNCONNECTED [3:1],vol_next11_out}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_5__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\lfsr[14]_i_10__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_7__0 
       (.CI(1'b0),
        .CO({\lfsr_reg[14]_i_7__0_n_0 ,\lfsr_reg[14]_i_7__0_n_1 ,\lfsr_reg[14]_i_7__0_n_2 ,\lfsr_reg[14]_i_7__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\lfsr[14]_i_11__0_n_0 ,\lfsr[14]_i_12__0_n_0 ,\lfsr[14]_i_13__0_n_0 ,\lfsr[14]_i_14__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \lfsr_reg[14]_i_9__0 
       (.CI(1'b0),
        .CO({\lfsr_reg[14]_i_9__0_n_0 ,\lfsr_reg[14]_i_9__0_n_1 ,\lfsr_reg[14]_i_9__0_n_2 ,\lfsr_reg[14]_i_9__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_lfsr_reg[14]_i_9__0_O_UNCONNECTED [3:0]),
        .S({\lfsr[14]_i_16__0_n_0 ,\lfsr[14]_i_17__0_n_0 ,\lfsr[14]_i_18__0_n_0 ,\lfsr[14]_i_19__0_n_0 }));
  FDSE \lfsr_reg[1] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[1]),
        .Q(p_1_in[0]),
        .S(SS));
  FDSE \lfsr_reg[2] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[2]),
        .Q(p_1_in[1]),
        .S(SS));
  FDSE \lfsr_reg[3] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[3]),
        .Q(p_1_in[2]),
        .S(SS));
  FDSE \lfsr_reg[4] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[4]),
        .Q(p_1_in[3]),
        .S(SS));
  FDSE \lfsr_reg[5] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[5]),
        .Q(p_1_in[4]),
        .S(SS));
  FDSE \lfsr_reg[6] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[6]),
        .Q(p_1_in[5]),
        .S(SS));
  FDSE \lfsr_reg[7] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[7]),
        .Q(p_1_in[6]),
        .S(SS));
  FDSE \lfsr_reg[8] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[8]),
        .Q(p_1_in[7]),
        .S(SS));
  FDSE \lfsr_reg[9] 
       (.C(clk),
        .CE(lfsr),
        .D(lfsr_next[9]),
        .Q(p_1_in[8]),
        .S(SS));
  LUT6 #(
    .INIT(64'h8040100026168655)) 
    \state[0]_i_10__0 
       (.I0(p_1_in[12]),
        .I1(\v_reg[1][atk][3] [1]),
        .I2(\v_reg[1][atk][3] [2]),
        .I3(\v_reg[1][atk][3] [0]),
        .I4(\v_reg[1][atk][3] [3]),
        .I5(p_1_in[13]),
        .O(\state[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFBF79BFB6EADFEA)) 
    \state[0]_i_11__0 
       (.I0(p_1_in[10]),
        .I1(\v_reg[1][atk][3] [0]),
        .I2(\v_reg[1][atk][3] [3]),
        .I3(\v_reg[1][atk][3] [1]),
        .I4(\v_reg[1][atk][3] [2]),
        .I5(p_1_in[8]),
        .O(\state[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h4840020012155895)) 
    \state[0]_i_12__0 
       (.I0(p_1_in[7]),
        .I1(\v_reg[1][atk][3] [3]),
        .I2(\v_reg[1][atk][3] [1]),
        .I3(\v_reg[1][atk][3] [2]),
        .I4(\v_reg[1][atk][3] [0]),
        .I5(p_1_in[6]),
        .O(\state[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFAFFD6D66F6AB)) 
    \state[0]_i_13__0 
       (.I0(p_1_in[2]),
        .I1(\v_reg[1][atk][3] [3]),
        .I2(\v_reg[1][atk][3] [0]),
        .I3(\v_reg[1][atk][3] [2]),
        .I4(\v_reg[1][atk][3] [1]),
        .I5(p_1_in[3]),
        .O(\state[0]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hDB5ABF7DBEFFDADB)) 
    \state[0]_i_14__0 
       (.I0(p_1_in[0]),
        .I1(\v_reg[1][atk][3] [1]),
        .I2(\v_reg[1][atk][3] [2]),
        .I3(\v_reg[1][atk][3] [0]),
        .I4(\v_reg[1][atk][3] [3]),
        .I5(p_1_in[1]),
        .O(\state[0]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'h44440400)) 
    \state[0]_i_1__0 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\v_reg[1][gate] ),
        .I2(\state[0]_i_2__0_n_0 ),
        .I3(state_next1),
        .I4(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \state[0]_i_2__0 
       (.I0(\exp_period[4]_i_3__0_n_0 ),
        .I1(\v[1][env_vol] [1]),
        .I2(\v[1][env_vol] [5]),
        .I3(\v[1][env_vol] [7]),
        .O(\state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2802202082A88A8A)) 
    \state[0]_i_5__0 
       (.I0(\state[0]_i_10__0_n_0 ),
        .I1(\v_reg[1][atk][3] [3]),
        .I2(\v_reg[1][atk][3] [0]),
        .I3(\v_reg[1][atk][3] [2]),
        .I4(\v_reg[1][atk][3] [1]),
        .I5(p_1_in[11]),
        .O(\state[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000892C76D3)) 
    \state[0]_i_6__0 
       (.I0(\v_reg[1][atk][3] [0]),
        .I1(\v_reg[1][atk][3] [1]),
        .I2(\v_reg[1][atk][3] [2]),
        .I3(\v_reg[1][atk][3] [3]),
        .I4(p_1_in[9]),
        .I5(\state[0]_i_11__0_n_0 ),
        .O(\state[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A0A002AA0A0AA8)) 
    \state[0]_i_7__0 
       (.I0(\state[0]_i_12__0_n_0 ),
        .I1(\v_reg[1][atk][3] [3]),
        .I2(\v_reg[1][atk][3] [0]),
        .I3(\v_reg[1][atk][3] [1]),
        .I4(\v_reg[1][atk][3] [2]),
        .I5(p_1_in[5]),
        .O(\state[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AC4B53B4)) 
    \state[0]_i_8__0 
       (.I0(\v_reg[1][atk][3] [3]),
        .I1(\v_reg[1][atk][3] [0]),
        .I2(\v_reg[1][atk][3] [1]),
        .I3(\v_reg[1][atk][3] [2]),
        .I4(p_1_in[4]),
        .I5(\state[0]_i_13__0_n_0 ),
        .O(\state[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000068C1973E)) 
    \state[0]_i_9__0 
       (.I0(\v_reg[1][atk][3] [3]),
        .I1(\v_reg[1][atk][3] [0]),
        .I2(\v_reg[1][atk][3] [2]),
        .I3(\v_reg[1][atk][3] [1]),
        .I4(\lfsr_reg_n_0_[0] ),
        .I5(\state[0]_i_14__0_n_0 ),
        .O(\state[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hB3)) 
    \state[1]_i_1__0 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\v_reg[1][gate] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \state_reg[0]_i_3__0 
       (.CI(\state_reg[0]_i_4__0_n_0 ),
        .CO({\NLW_state_reg[0]_i_3__0_CO_UNCONNECTED [3:1],state_next1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\state[0]_i_5__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \state_reg[0]_i_4__0 
       (.CI(1'b0),
        .CO({\state_reg[0]_i_4__0_n_0 ,\state_reg[0]_i_4__0_n_1 ,\state_reg[0]_i_4__0_n_2 ,\state_reg[0]_i_4__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state_reg[0]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\state[0]_i_6__0_n_0 ,\state[0]_i_7__0_n_0 ,\state[0]_i_8__0_n_0 ,\state[0]_i_9__0_n_0 }));
  FDSE \state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \vol[0]_i_1__0 
       (.I0(\v[1][env_vol] [0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \vol[4]_i_2__0 
       (.I0(\v[1][env_vol] [1]),
        .O(\vol[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_3__0 
       (.I0(\v[1][env_vol] [3]),
        .I1(\v[1][env_vol] [4]),
        .O(\vol[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_4__0 
       (.I0(\v[1][env_vol] [2]),
        .I1(\v[1][env_vol] [3]),
        .O(\vol[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[4]_i_5__0 
       (.I0(\v[1][env_vol] [1]),
        .I1(\v[1][env_vol] [2]),
        .O(\vol[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \vol[4]_i_6__0 
       (.I0(\v[1][env_vol] [1]),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\vol[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vol[7]_i_10__0 
       (.I0(\v[1][env_vol] [1]),
        .I1(\v[1][env_vol] [5]),
        .I2(\v[1][env_vol] [3]),
        .I3(\v[1][env_vol] [4]),
        .I4(\v[1][env_vol] [2]),
        .I5(\exp_period[4]_i_5__0_n_0 ),
        .O(\vol[7]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \vol[7]_i_1__0 
       (.I0(\vol[7]_i_3__0_n_0 ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(vol_next11_out),
        .I4(\vol[7]_i_4__0_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    \vol[7]_i_3__0 
       (.I0(\vol[7]_i_8__0_n_0 ),
        .I1(\vol[7]_i_9__0_n_0 ),
        .I2(\v[1][env_vol] [6]),
        .I3(\v_reg[1][stn][3] [2]),
        .I4(\v[1][env_vol] [7]),
        .I5(\v_reg[1][stn][3] [3]),
        .O(\vol[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h004400F000440000)) 
    \vol[7]_i_4__0 
       (.I0(\vol[7]_i_10__0_n_0 ),
        .I1(vol_next1),
        .I2(state_next1),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[0]_i_2__0_n_0 ),
        .O(\vol[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_5__0 
       (.I0(\v[1][env_vol] [6]),
        .I1(\v[1][env_vol] [7]),
        .O(\vol[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_6__0 
       (.I0(\v[1][env_vol] [5]),
        .I1(\v[1][env_vol] [6]),
        .O(\vol[7]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vol[7]_i_7__0 
       (.I0(\v[1][env_vol] [4]),
        .I1(\v[1][env_vol] [5]),
        .O(\vol[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \vol[7]_i_8__0 
       (.I0(\v[1][env_vol] [1]),
        .I1(\v_reg[1][stn][3] [1]),
        .I2(\v[1][env_vol] [2]),
        .I3(\v_reg[1][stn][3] [2]),
        .I4(\v_reg[1][stn][3] [0]),
        .I5(\v[1][env_vol] [0]),
        .O(\vol[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \vol[7]_i_9__0 
       (.I0(\v[1][env_vol] [4]),
        .I1(\v_reg[1][stn][3] [0]),
        .I2(\v[1][env_vol] [5]),
        .I3(\v_reg[1][stn][3] [1]),
        .I4(\v_reg[1][stn][3] [3]),
        .I5(\v[1][env_vol] [3]),
        .O(\vol[7]_i_9__0_n_0 ));
  FDRE \vol_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\v[1][env_vol] [0]),
        .R(SS));
  FDRE \vol_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\v[1][env_vol] [1]),
        .R(SS));
  FDRE \vol_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\v[1][env_vol] [2]),
        .R(SS));
  FDRE \vol_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\v[1][env_vol] [3]),
        .R(SS));
  FDRE \vol_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\v[1][env_vol] [4]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vol_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\vol_reg[4]_i_1__0_n_0 ,\vol_reg[4]_i_1__0_n_1 ,\vol_reg[4]_i_1__0_n_2 ,\vol_reg[4]_i_1__0_n_3 }),
        .CYINIT(\v[1][env_vol] [0]),
        .DI({\v[1][env_vol] [3:1],\vol[4]_i_2__0_n_0 }),
        .O(D[4:1]),
        .S({\vol[4]_i_3__0_n_0 ,\vol[4]_i_4__0_n_0 ,\vol[4]_i_5__0_n_0 ,\vol[4]_i_6__0_n_0 }));
  FDRE \vol_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\v[1][env_vol] [5]),
        .R(SS));
  FDRE \vol_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\v[1][env_vol] [6]),
        .R(SS));
  FDRE \vol_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\v[1][env_vol] [7]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \vol_reg[7]_i_2__0 
       (.CI(\vol_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_vol_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\vol_reg[7]_i_2__0_n_2 ,\vol_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\v[1][env_vol] [5:4]}),
        .O({\NLW_vol_reg[7]_i_2__0_O_UNCONNECTED [3],D[7:5]}),
        .S({1'b0,\vol[7]_i_5__0_n_0 ,\vol[7]_i_6__0_n_0 ,\vol[7]_i_7__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "sid_filter" *) 
module design_1_block_test_0_0_sid_filter
   (P,
    \low_reg[3]_0 ,
    low5_0,
    audio_out,
    clk,
    SS,
    Q,
    B,
    out_filt0,
    out,
    \filter_reg[filt][2] ,
    \filter_reg[vol][3] ,
    out1,
    \filter_reg[filt][1] ,
    \filter_reg[lp] ,
    out1_0,
    \filter_reg[off3] ,
    O,
    \filter_reg[hp] ,
    \filter_reg[bp] ,
    out1_1,
    out1_2,
    out1_3,
    out1_4,
    out1_5,
    out1_6,
    out1_7,
    out1_8,
    out1_9,
    out1_10,
    out1_11,
    CO,
    out1_12,
    \filter_reg[off3]_0 ,
    \filter_reg[filt][1]_0 ,
    DI,
    p_3_in,
    out1_13,
    out1_14,
    out1_15,
    out1_16,
    out1_17,
    out1_18,
    out1_19,
    out1_20,
    out1_21,
    out1_22,
    out1_23,
    out1_24,
    \filter_reg[filt][1]_1 ,
    \filter_reg[filt][1]_2 ,
    \filter_reg[fc][6] ,
    \filter_reg[fc][7] ,
    \filter_reg[fc][10] ,
    \filter_reg[fc][8] ,
    \filter_reg[fc][9] );
  output [0:0]P;
  output [0:0]\low_reg[3]_0 ;
  output low5_0;
  output [15:0]audio_out;
  input clk;
  input [0:0]SS;
  input [3:0]Q;
  input [5:0]B;
  input [11:0]out_filt0;
  input [10:0]out;
  input [2:0]\filter_reg[filt][2] ;
  input [3:0]\filter_reg[vol][3] ;
  input [11:0]out1;
  input \filter_reg[filt][1] ;
  input \filter_reg[lp] ;
  input out1_0;
  input \filter_reg[off3] ;
  input [3:0]O;
  input \filter_reg[hp] ;
  input \filter_reg[bp] ;
  input out1_1;
  input [3:0]out1_2;
  input out1_3;
  input out1_4;
  input out1_5;
  input out1_6;
  input [3:0]out1_7;
  input out1_8;
  input out1_9;
  input out1_10;
  input out1_11;
  input [0:0]CO;
  input [0:0]out1_12;
  input \filter_reg[off3]_0 ;
  input [0:0]\filter_reg[filt][1]_0 ;
  input [1:0]DI;
  input [0:0]p_3_in;
  input out1_13;
  input out1_14;
  input out1_15;
  input out1_16;
  input out1_17;
  input out1_18;
  input out1_19;
  input out1_20;
  input out1_21;
  input out1_22;
  input out1_23;
  input out1_24;
  input \filter_reg[filt][1]_1 ;
  input \filter_reg[filt][1]_2 ;
  input \filter_reg[fc][6] ;
  input \filter_reg[fc][7] ;
  input \filter_reg[fc][10] ;
  input \filter_reg[fc][8] ;
  input \filter_reg[fc][9] ;

  wire [5:0]B;
  wire [0:0]CO;
  wire [1:0]DI;
  wire [3:0]O;
  wire [0:0]P;
  wire [3:0]Q;
  wire [0:0]SS;
  wire [15:0]audio_out;
  wire \audio_out[0]_i_11_n_0 ;
  wire \audio_out[0]_i_12_n_0 ;
  wire \audio_out[0]_i_13_n_0 ;
  wire \audio_out[0]_i_14_n_0 ;
  wire \audio_out[0]_i_15_n_0 ;
  wire \audio_out[0]_i_16_n_0 ;
  wire \audio_out[0]_i_17_n_0 ;
  wire \audio_out[0]_i_18_n_0 ;
  wire \audio_out[0]_i_19_n_0 ;
  wire \audio_out[0]_i_20_n_0 ;
  wire \audio_out[0]_i_22_n_0 ;
  wire \audio_out[0]_i_23_n_0 ;
  wire \audio_out[0]_i_26_n_0 ;
  wire \audio_out[0]_i_2_n_0 ;
  wire \audio_out[0]_i_3_n_0 ;
  wire \audio_out[0]_i_4_n_0 ;
  wire \audio_out[0]_i_5_n_0 ;
  wire \audio_out[0]_i_6_n_0 ;
  wire \audio_out[0]_i_7_n_0 ;
  wire \audio_out[0]_i_8_n_0 ;
  wire \audio_out[0]_i_9_n_0 ;
  wire \audio_out[12]_i_10_n_0 ;
  wire \audio_out[12]_i_11_n_0 ;
  wire \audio_out[12]_i_12_n_0 ;
  wire \audio_out[12]_i_13_n_0 ;
  wire \audio_out[12]_i_14_n_0 ;
  wire \audio_out[12]_i_15_n_0 ;
  wire \audio_out[12]_i_16_n_0 ;
  wire \audio_out[12]_i_17_n_0 ;
  wire \audio_out[12]_i_19_n_0 ;
  wire \audio_out[12]_i_20_n_0 ;
  wire \audio_out[12]_i_21_n_0 ;
  wire \audio_out[12]_i_22_n_0 ;
  wire \audio_out[12]_i_23_n_0 ;
  wire \audio_out[12]_i_24_n_0 ;
  wire \audio_out[12]_i_25_n_0 ;
  wire \audio_out[12]_i_26_n_0 ;
  wire \audio_out[12]_i_27_n_0 ;
  wire \audio_out[12]_i_28_n_0 ;
  wire \audio_out[12]_i_29_n_0 ;
  wire \audio_out[12]_i_2_n_0 ;
  wire \audio_out[12]_i_30_n_0 ;
  wire \audio_out[12]_i_31_n_0 ;
  wire \audio_out[12]_i_32_n_0 ;
  wire \audio_out[12]_i_33_n_0 ;
  wire \audio_out[12]_i_34_n_0 ;
  wire \audio_out[12]_i_35_n_0 ;
  wire \audio_out[12]_i_36_n_0 ;
  wire \audio_out[12]_i_37_n_0 ;
  wire \audio_out[12]_i_38_n_0 ;
  wire \audio_out[12]_i_39_n_0 ;
  wire \audio_out[12]_i_3_n_0 ;
  wire \audio_out[12]_i_41_n_0 ;
  wire \audio_out[12]_i_42_n_0 ;
  wire \audio_out[12]_i_44_n_0 ;
  wire \audio_out[12]_i_45_n_0 ;
  wire \audio_out[12]_i_47_n_0 ;
  wire \audio_out[12]_i_48_n_0 ;
  wire \audio_out[12]_i_4_n_0 ;
  wire \audio_out[12]_i_51_n_0 ;
  wire \audio_out[12]_i_5_n_0 ;
  wire \audio_out[12]_i_6_n_0 ;
  wire \audio_out[12]_i_7_n_0 ;
  wire \audio_out[12]_i_8_n_0 ;
  wire \audio_out[12]_i_9_n_0 ;
  wire \audio_out[15]_i_100_n_0 ;
  wire \audio_out[15]_i_101_n_0 ;
  wire \audio_out[15]_i_102_n_0 ;
  wire \audio_out[15]_i_103_n_0 ;
  wire \audio_out[15]_i_104_n_0 ;
  wire \audio_out[15]_i_105_n_0 ;
  wire \audio_out[15]_i_106_n_0 ;
  wire \audio_out[15]_i_107_n_0 ;
  wire \audio_out[15]_i_108_n_0 ;
  wire \audio_out[15]_i_109_n_0 ;
  wire \audio_out[15]_i_10_n_0 ;
  wire \audio_out[15]_i_110_n_0 ;
  wire \audio_out[15]_i_111_n_0 ;
  wire \audio_out[15]_i_112_n_0 ;
  wire \audio_out[15]_i_113_n_0 ;
  wire \audio_out[15]_i_114_n_0 ;
  wire \audio_out[15]_i_115_n_0 ;
  wire \audio_out[15]_i_116_n_0 ;
  wire \audio_out[15]_i_118_n_0 ;
  wire \audio_out[15]_i_119_n_0 ;
  wire \audio_out[15]_i_11_n_0 ;
  wire \audio_out[15]_i_122_n_0 ;
  wire \audio_out[15]_i_123_n_0 ;
  wire \audio_out[15]_i_126_n_0 ;
  wire \audio_out[15]_i_127_n_0 ;
  wire \audio_out[15]_i_128_n_0 ;
  wire \audio_out[15]_i_130_n_0 ;
  wire \audio_out[15]_i_131_n_0 ;
  wire \audio_out[15]_i_132_n_0 ;
  wire \audio_out[15]_i_133_n_0 ;
  wire \audio_out[15]_i_134_n_0 ;
  wire \audio_out[15]_i_135_n_0 ;
  wire \audio_out[15]_i_136_n_0 ;
  wire \audio_out[15]_i_137_n_0 ;
  wire \audio_out[15]_i_138_n_0 ;
  wire \audio_out[15]_i_139_n_0 ;
  wire \audio_out[15]_i_140_n_0 ;
  wire \audio_out[15]_i_141_n_0 ;
  wire \audio_out[15]_i_142_n_0 ;
  wire \audio_out[15]_i_143_n_0 ;
  wire \audio_out[15]_i_144_n_0 ;
  wire \audio_out[15]_i_145_n_0 ;
  wire \audio_out[15]_i_146_n_0 ;
  wire \audio_out[15]_i_147_n_0 ;
  wire \audio_out[15]_i_148_n_0 ;
  wire \audio_out[15]_i_149_n_0 ;
  wire \audio_out[15]_i_15_n_0 ;
  wire \audio_out[15]_i_160_n_0 ;
  wire \audio_out[15]_i_161_n_0 ;
  wire \audio_out[15]_i_162_n_0 ;
  wire \audio_out[15]_i_163_n_0 ;
  wire \audio_out[15]_i_164_n_0 ;
  wire \audio_out[15]_i_165_n_0 ;
  wire \audio_out[15]_i_166_n_0 ;
  wire \audio_out[15]_i_167_n_0 ;
  wire \audio_out[15]_i_168_n_0 ;
  wire \audio_out[15]_i_169_n_0 ;
  wire \audio_out[15]_i_16_n_0 ;
  wire \audio_out[15]_i_170_n_0 ;
  wire \audio_out[15]_i_19_n_0 ;
  wire \audio_out[15]_i_20_n_0 ;
  wire \audio_out[15]_i_22_n_0 ;
  wire \audio_out[15]_i_23_n_0 ;
  wire \audio_out[15]_i_24_n_0 ;
  wire \audio_out[15]_i_25_n_0 ;
  wire \audio_out[15]_i_26_n_0 ;
  wire \audio_out[15]_i_27_n_0 ;
  wire \audio_out[15]_i_29_n_0 ;
  wire \audio_out[15]_i_30_n_0 ;
  wire \audio_out[15]_i_32_n_0 ;
  wire \audio_out[15]_i_33_n_0 ;
  wire \audio_out[15]_i_34_n_0 ;
  wire \audio_out[15]_i_35_n_0 ;
  wire \audio_out[15]_i_36_n_0 ;
  wire \audio_out[15]_i_37_n_0 ;
  wire \audio_out[15]_i_38_n_0 ;
  wire \audio_out[15]_i_39_n_0 ;
  wire \audio_out[15]_i_40_n_0 ;
  wire \audio_out[15]_i_41_n_0 ;
  wire \audio_out[15]_i_42_n_0 ;
  wire \audio_out[15]_i_43_n_0 ;
  wire \audio_out[15]_i_44_n_0 ;
  wire \audio_out[15]_i_45_n_0 ;
  wire \audio_out[15]_i_46_n_0 ;
  wire \audio_out[15]_i_47_n_0 ;
  wire \audio_out[15]_i_48_n_0 ;
  wire \audio_out[15]_i_49_n_0 ;
  wire \audio_out[15]_i_50_n_0 ;
  wire \audio_out[15]_i_52_n_0 ;
  wire \audio_out[15]_i_53_n_0 ;
  wire \audio_out[15]_i_54_n_0 ;
  wire \audio_out[15]_i_55_n_0 ;
  wire \audio_out[15]_i_56_n_0 ;
  wire \audio_out[15]_i_57_n_0 ;
  wire \audio_out[15]_i_58_n_0 ;
  wire \audio_out[15]_i_59_n_0 ;
  wire \audio_out[15]_i_60_n_0 ;
  wire \audio_out[15]_i_61_n_0 ;
  wire \audio_out[15]_i_62_n_0 ;
  wire \audio_out[15]_i_63_n_0 ;
  wire \audio_out[15]_i_64_n_0 ;
  wire \audio_out[15]_i_65_n_0 ;
  wire \audio_out[15]_i_66_n_0 ;
  wire \audio_out[15]_i_67_n_0 ;
  wire \audio_out[15]_i_68_n_0 ;
  wire \audio_out[15]_i_71_n_0 ;
  wire \audio_out[15]_i_72_n_0 ;
  wire \audio_out[15]_i_73_n_0 ;
  wire \audio_out[15]_i_74_n_0 ;
  wire \audio_out[15]_i_75_n_0 ;
  wire \audio_out[15]_i_76_n_0 ;
  wire \audio_out[15]_i_77_n_0 ;
  wire \audio_out[15]_i_78_n_0 ;
  wire \audio_out[15]_i_79_n_0 ;
  wire \audio_out[15]_i_7_n_0 ;
  wire \audio_out[15]_i_80_n_0 ;
  wire \audio_out[15]_i_81_n_0 ;
  wire \audio_out[15]_i_82_n_0 ;
  wire \audio_out[15]_i_83_n_0 ;
  wire \audio_out[15]_i_84_n_0 ;
  wire \audio_out[15]_i_85_n_0 ;
  wire \audio_out[15]_i_86_n_0 ;
  wire \audio_out[15]_i_87_n_0 ;
  wire \audio_out[15]_i_88_n_0 ;
  wire \audio_out[15]_i_89_n_0 ;
  wire \audio_out[15]_i_8_n_0 ;
  wire \audio_out[15]_i_90_n_0 ;
  wire \audio_out[15]_i_91_n_0 ;
  wire \audio_out[15]_i_92_n_0 ;
  wire \audio_out[15]_i_93_n_0 ;
  wire \audio_out[15]_i_94_n_0 ;
  wire \audio_out[15]_i_95_n_0 ;
  wire \audio_out[15]_i_96_n_0 ;
  wire \audio_out[15]_i_97_n_0 ;
  wire \audio_out[15]_i_98_n_0 ;
  wire \audio_out[15]_i_99_n_0 ;
  wire \audio_out[15]_i_9_n_0 ;
  wire \audio_out[4]_i_10_n_0 ;
  wire \audio_out[4]_i_11_n_0 ;
  wire \audio_out[4]_i_12_n_0 ;
  wire \audio_out[4]_i_13_n_0 ;
  wire \audio_out[4]_i_14_n_0 ;
  wire \audio_out[4]_i_15_n_0 ;
  wire \audio_out[4]_i_16_n_0 ;
  wire \audio_out[4]_i_17_n_0 ;
  wire \audio_out[4]_i_18_n_0 ;
  wire \audio_out[4]_i_19_n_0 ;
  wire \audio_out[4]_i_20_n_0 ;
  wire \audio_out[4]_i_21_n_0 ;
  wire \audio_out[4]_i_22_n_0 ;
  wire \audio_out[4]_i_23_n_0 ;
  wire \audio_out[4]_i_24_n_0 ;
  wire \audio_out[4]_i_25_n_0 ;
  wire \audio_out[4]_i_2_n_0 ;
  wire \audio_out[4]_i_3_n_0 ;
  wire \audio_out[4]_i_4_n_0 ;
  wire \audio_out[4]_i_5_n_0 ;
  wire \audio_out[4]_i_6_n_0 ;
  wire \audio_out[4]_i_7_n_0 ;
  wire \audio_out[4]_i_8_n_0 ;
  wire \audio_out[4]_i_9_n_0 ;
  wire \audio_out[8]_i_10_n_0 ;
  wire \audio_out[8]_i_11_n_0 ;
  wire \audio_out[8]_i_12_n_0 ;
  wire \audio_out[8]_i_13_n_0 ;
  wire \audio_out[8]_i_14_n_0 ;
  wire \audio_out[8]_i_15_n_0 ;
  wire \audio_out[8]_i_16_n_0 ;
  wire \audio_out[8]_i_17_n_0 ;
  wire \audio_out[8]_i_19_n_0 ;
  wire \audio_out[8]_i_20_n_0 ;
  wire \audio_out[8]_i_21_n_0 ;
  wire \audio_out[8]_i_22_n_0 ;
  wire \audio_out[8]_i_23_n_0 ;
  wire \audio_out[8]_i_24_n_0 ;
  wire \audio_out[8]_i_25_n_0 ;
  wire \audio_out[8]_i_26_n_0 ;
  wire \audio_out[8]_i_27_n_0 ;
  wire \audio_out[8]_i_28_n_0 ;
  wire \audio_out[8]_i_29_n_0 ;
  wire \audio_out[8]_i_2_n_0 ;
  wire \audio_out[8]_i_30_n_0 ;
  wire \audio_out[8]_i_31_n_0 ;
  wire \audio_out[8]_i_32_n_0 ;
  wire \audio_out[8]_i_33_n_0 ;
  wire \audio_out[8]_i_34_n_0 ;
  wire \audio_out[8]_i_35_n_0 ;
  wire \audio_out[8]_i_36_n_0 ;
  wire \audio_out[8]_i_37_n_0 ;
  wire \audio_out[8]_i_38_n_0 ;
  wire \audio_out[8]_i_39_n_0 ;
  wire \audio_out[8]_i_3_n_0 ;
  wire \audio_out[8]_i_41_n_0 ;
  wire \audio_out[8]_i_42_n_0 ;
  wire \audio_out[8]_i_44_n_0 ;
  wire \audio_out[8]_i_45_n_0 ;
  wire \audio_out[8]_i_47_n_0 ;
  wire \audio_out[8]_i_48_n_0 ;
  wire \audio_out[8]_i_4_n_0 ;
  wire \audio_out[8]_i_51_n_0 ;
  wire \audio_out[8]_i_5_n_0 ;
  wire \audio_out[8]_i_6_n_0 ;
  wire \audio_out[8]_i_7_n_0 ;
  wire \audio_out[8]_i_8_n_0 ;
  wire \audio_out[8]_i_9_n_0 ;
  wire \audio_out_reg[0]_i_10_n_0 ;
  wire \audio_out_reg[0]_i_10_n_1 ;
  wire \audio_out_reg[0]_i_10_n_2 ;
  wire \audio_out_reg[0]_i_10_n_3 ;
  wire \audio_out_reg[0]_i_10_n_4 ;
  wire \audio_out_reg[0]_i_10_n_5 ;
  wire \audio_out_reg[0]_i_10_n_6 ;
  wire \audio_out_reg[0]_i_10_n_7 ;
  wire \audio_out_reg[0]_i_1_n_0 ;
  wire \audio_out_reg[0]_i_1_n_1 ;
  wire \audio_out_reg[0]_i_1_n_2 ;
  wire \audio_out_reg[0]_i_1_n_3 ;
  wire \audio_out_reg[12]_i_18_n_0 ;
  wire \audio_out_reg[12]_i_18_n_1 ;
  wire \audio_out_reg[12]_i_18_n_2 ;
  wire \audio_out_reg[12]_i_18_n_3 ;
  wire \audio_out_reg[12]_i_18_n_4 ;
  wire \audio_out_reg[12]_i_18_n_5 ;
  wire \audio_out_reg[12]_i_18_n_6 ;
  wire \audio_out_reg[12]_i_18_n_7 ;
  wire \audio_out_reg[12]_i_1_n_0 ;
  wire \audio_out_reg[12]_i_1_n_1 ;
  wire \audio_out_reg[12]_i_1_n_2 ;
  wire \audio_out_reg[12]_i_1_n_3 ;
  wire \audio_out_reg[15]_i_14_n_1 ;
  wire \audio_out_reg[15]_i_14_n_2 ;
  wire \audio_out_reg[15]_i_14_n_3 ;
  wire \audio_out_reg[15]_i_14_n_4 ;
  wire \audio_out_reg[15]_i_14_n_5 ;
  wire \audio_out_reg[15]_i_14_n_6 ;
  wire \audio_out_reg[15]_i_14_n_7 ;
  wire \audio_out_reg[15]_i_17_n_0 ;
  wire \audio_out_reg[15]_i_17_n_1 ;
  wire \audio_out_reg[15]_i_17_n_2 ;
  wire \audio_out_reg[15]_i_17_n_3 ;
  wire \audio_out_reg[15]_i_17_n_4 ;
  wire \audio_out_reg[15]_i_17_n_5 ;
  wire \audio_out_reg[15]_i_17_n_6 ;
  wire \audio_out_reg[15]_i_17_n_7 ;
  wire \audio_out_reg[15]_i_18_n_2 ;
  wire \audio_out_reg[15]_i_18_n_3 ;
  wire \audio_out_reg[15]_i_21_n_0 ;
  wire \audio_out_reg[15]_i_21_n_1 ;
  wire \audio_out_reg[15]_i_21_n_2 ;
  wire \audio_out_reg[15]_i_21_n_3 ;
  wire \audio_out_reg[15]_i_21_n_4 ;
  wire \audio_out_reg[15]_i_21_n_5 ;
  wire \audio_out_reg[15]_i_21_n_6 ;
  wire \audio_out_reg[15]_i_21_n_7 ;
  wire \audio_out_reg[15]_i_2_n_2 ;
  wire \audio_out_reg[15]_i_2_n_3 ;
  wire \audio_out_reg[15]_i_31_n_0 ;
  wire \audio_out_reg[15]_i_31_n_1 ;
  wire \audio_out_reg[15]_i_31_n_2 ;
  wire \audio_out_reg[15]_i_31_n_3 ;
  wire \audio_out_reg[15]_i_31_n_4 ;
  wire \audio_out_reg[15]_i_31_n_5 ;
  wire \audio_out_reg[15]_i_31_n_6 ;
  wire \audio_out_reg[15]_i_31_n_7 ;
  wire \audio_out_reg[15]_i_51_n_0 ;
  wire \audio_out_reg[15]_i_51_n_1 ;
  wire \audio_out_reg[15]_i_51_n_2 ;
  wire \audio_out_reg[15]_i_51_n_3 ;
  wire \audio_out_reg[15]_i_70_n_0 ;
  wire \audio_out_reg[15]_i_70_n_1 ;
  wire \audio_out_reg[15]_i_70_n_2 ;
  wire \audio_out_reg[15]_i_70_n_3 ;
  wire \audio_out_reg[15]_i_70_n_4 ;
  wire \audio_out_reg[15]_i_70_n_5 ;
  wire \audio_out_reg[15]_i_70_n_6 ;
  wire \audio_out_reg[15]_i_70_n_7 ;
  wire \audio_out_reg[4]_i_1_n_0 ;
  wire \audio_out_reg[4]_i_1_n_1 ;
  wire \audio_out_reg[4]_i_1_n_2 ;
  wire \audio_out_reg[4]_i_1_n_3 ;
  wire \audio_out_reg[8]_i_18_n_0 ;
  wire \audio_out_reg[8]_i_18_n_1 ;
  wire \audio_out_reg[8]_i_18_n_2 ;
  wire \audio_out_reg[8]_i_18_n_3 ;
  wire \audio_out_reg[8]_i_18_n_4 ;
  wire \audio_out_reg[8]_i_18_n_5 ;
  wire \audio_out_reg[8]_i_18_n_6 ;
  wire \audio_out_reg[8]_i_18_n_7 ;
  wire \audio_out_reg[8]_i_1_n_0 ;
  wire \audio_out_reg[8]_i_1_n_1 ;
  wire \audio_out_reg[8]_i_1_n_2 ;
  wire \audio_out_reg[8]_i_1_n_3 ;
  wire \band[0]_i_2_n_0 ;
  wire \band[0]_i_3_n_0 ;
  wire \band[0]_i_4_n_0 ;
  wire \band[0]_i_5_n_0 ;
  wire \band[12]_i_2_n_0 ;
  wire \band[12]_i_3_n_0 ;
  wire \band[12]_i_4_n_0 ;
  wire \band[12]_i_5_n_0 ;
  wire \band[16]_i_2_n_0 ;
  wire \band[16]_i_3_n_0 ;
  wire \band[16]_i_4_n_0 ;
  wire \band[16]_i_5_n_0 ;
  wire \band[20]_i_2_n_0 ;
  wire \band[20]_i_3_n_0 ;
  wire \band[20]_i_4_n_0 ;
  wire \band[20]_i_5_n_0 ;
  wire \band[24]_i_2_n_0 ;
  wire \band[24]_i_3_n_0 ;
  wire \band[24]_i_4_n_0 ;
  wire \band[24]_i_5_n_0 ;
  wire \band[28]_i_2_n_0 ;
  wire \band[28]_i_3_n_0 ;
  wire \band[28]_i_4_n_0 ;
  wire \band[28]_i_5_n_0 ;
  wire \band[4]_i_2_n_0 ;
  wire \band[4]_i_3_n_0 ;
  wire \band[4]_i_4_n_0 ;
  wire \band[4]_i_5_n_0 ;
  wire \band[8]_i_2_n_0 ;
  wire \band[8]_i_3_n_0 ;
  wire \band[8]_i_4_n_0 ;
  wire \band[8]_i_5_n_0 ;
  wire [31:0]band_next;
  wire [31:0]band_reg;
  wire \band_reg[0]_i_1_n_0 ;
  wire \band_reg[0]_i_1_n_1 ;
  wire \band_reg[0]_i_1_n_2 ;
  wire \band_reg[0]_i_1_n_3 ;
  wire \band_reg[0]_i_1_n_4 ;
  wire \band_reg[0]_i_1_n_5 ;
  wire \band_reg[0]_i_1_n_6 ;
  wire \band_reg[0]_i_1_n_7 ;
  wire \band_reg[12]_i_1_n_0 ;
  wire \band_reg[12]_i_1_n_1 ;
  wire \band_reg[12]_i_1_n_2 ;
  wire \band_reg[12]_i_1_n_3 ;
  wire \band_reg[12]_i_1_n_4 ;
  wire \band_reg[12]_i_1_n_5 ;
  wire \band_reg[12]_i_1_n_6 ;
  wire \band_reg[12]_i_1_n_7 ;
  wire \band_reg[16]_i_1_n_0 ;
  wire \band_reg[16]_i_1_n_1 ;
  wire \band_reg[16]_i_1_n_2 ;
  wire \band_reg[16]_i_1_n_3 ;
  wire \band_reg[16]_i_1_n_4 ;
  wire \band_reg[16]_i_1_n_5 ;
  wire \band_reg[16]_i_1_n_6 ;
  wire \band_reg[16]_i_1_n_7 ;
  wire \band_reg[20]_i_1_n_0 ;
  wire \band_reg[20]_i_1_n_1 ;
  wire \band_reg[20]_i_1_n_2 ;
  wire \band_reg[20]_i_1_n_3 ;
  wire \band_reg[20]_i_1_n_4 ;
  wire \band_reg[20]_i_1_n_5 ;
  wire \band_reg[20]_i_1_n_6 ;
  wire \band_reg[20]_i_1_n_7 ;
  wire \band_reg[24]_i_1_n_0 ;
  wire \band_reg[24]_i_1_n_1 ;
  wire \band_reg[24]_i_1_n_2 ;
  wire \band_reg[24]_i_1_n_3 ;
  wire \band_reg[24]_i_1_n_4 ;
  wire \band_reg[24]_i_1_n_5 ;
  wire \band_reg[24]_i_1_n_6 ;
  wire \band_reg[24]_i_1_n_7 ;
  wire \band_reg[28]_i_1_n_1 ;
  wire \band_reg[28]_i_1_n_2 ;
  wire \band_reg[28]_i_1_n_3 ;
  wire \band_reg[28]_i_1_n_4 ;
  wire \band_reg[28]_i_1_n_5 ;
  wire \band_reg[28]_i_1_n_6 ;
  wire \band_reg[28]_i_1_n_7 ;
  wire \band_reg[4]_i_1_n_0 ;
  wire \band_reg[4]_i_1_n_1 ;
  wire \band_reg[4]_i_1_n_2 ;
  wire \band_reg[4]_i_1_n_3 ;
  wire \band_reg[4]_i_1_n_4 ;
  wire \band_reg[4]_i_1_n_5 ;
  wire \band_reg[4]_i_1_n_6 ;
  wire \band_reg[4]_i_1_n_7 ;
  wire \band_reg[8]_i_1_n_0 ;
  wire \band_reg[8]_i_1_n_1 ;
  wire \band_reg[8]_i_1_n_2 ;
  wire \band_reg[8]_i_1_n_3 ;
  wire \band_reg[8]_i_1_n_4 ;
  wire \band_reg[8]_i_1_n_5 ;
  wire \band_reg[8]_i_1_n_6 ;
  wire \band_reg[8]_i_1_n_7 ;
  wire clk;
  wire \filter_reg[bp] ;
  wire \filter_reg[fc][10] ;
  wire \filter_reg[fc][6] ;
  wire \filter_reg[fc][7] ;
  wire \filter_reg[fc][8] ;
  wire \filter_reg[fc][9] ;
  wire \filter_reg[filt][1] ;
  wire [0:0]\filter_reg[filt][1]_0 ;
  wire \filter_reg[filt][1]_1 ;
  wire \filter_reg[filt][1]_2 ;
  wire [2:0]\filter_reg[filt][2] ;
  wire \filter_reg[hp] ;
  wire \filter_reg[lp] ;
  wire \filter_reg[off3] ;
  wire \filter_reg[off3]_0 ;
  wire [3:0]\filter_reg[vol][3] ;
  wire [31:0]high;
  wire in0;
  wire low2__0_n_100;
  wire low2__0_n_101;
  wire low2__0_n_102;
  wire low2__0_n_103;
  wire low2__0_n_104;
  wire low2__0_n_105;
  wire low2__0_n_58;
  wire low2__0_n_59;
  wire low2__0_n_60;
  wire low2__0_n_61;
  wire low2__0_n_62;
  wire low2__0_n_63;
  wire low2__0_n_64;
  wire low2__0_n_65;
  wire low2__0_n_66;
  wire low2__0_n_67;
  wire low2__0_n_68;
  wire low2__0_n_69;
  wire low2__0_n_70;
  wire low2__0_n_71;
  wire low2__0_n_72;
  wire low2__0_n_73;
  wire low2__0_n_74;
  wire low2__0_n_75;
  wire low2__0_n_76;
  wire low2__0_n_77;
  wire low2__0_n_78;
  wire low2__0_n_79;
  wire low2__0_n_80;
  wire low2__0_n_81;
  wire low2__0_n_82;
  wire low2__0_n_83;
  wire low2__0_n_84;
  wire low2__0_n_85;
  wire low2__0_n_86;
  wire low2__0_n_87;
  wire low2__0_n_88;
  wire low2__0_n_89;
  wire low2__0_n_90;
  wire low2__0_n_92;
  wire low2__0_n_93;
  wire low2__0_n_94;
  wire low2__0_n_95;
  wire low2__0_n_96;
  wire low2__0_n_97;
  wire low2__0_n_98;
  wire low2__0_n_99;
  wire low2_n_100;
  wire low2_n_101;
  wire low2_n_102;
  wire low2_n_103;
  wire low2_n_104;
  wire low2_n_105;
  wire low2_n_106;
  wire low2_n_107;
  wire low2_n_108;
  wire low2_n_109;
  wire low2_n_110;
  wire low2_n_111;
  wire low2_n_112;
  wire low2_n_113;
  wire low2_n_114;
  wire low2_n_115;
  wire low2_n_116;
  wire low2_n_117;
  wire low2_n_118;
  wire low2_n_119;
  wire low2_n_120;
  wire low2_n_121;
  wire low2_n_122;
  wire low2_n_123;
  wire low2_n_124;
  wire low2_n_125;
  wire low2_n_126;
  wire low2_n_127;
  wire low2_n_128;
  wire low2_n_129;
  wire low2_n_130;
  wire low2_n_131;
  wire low2_n_132;
  wire low2_n_133;
  wire low2_n_134;
  wire low2_n_135;
  wire low2_n_136;
  wire low2_n_137;
  wire low2_n_138;
  wire low2_n_139;
  wire low2_n_140;
  wire low2_n_141;
  wire low2_n_142;
  wire low2_n_143;
  wire low2_n_144;
  wire low2_n_145;
  wire low2_n_146;
  wire low2_n_147;
  wire low2_n_148;
  wire low2_n_149;
  wire low2_n_150;
  wire low2_n_151;
  wire low2_n_152;
  wire low2_n_153;
  wire low2_n_58;
  wire low2_n_59;
  wire low2_n_60;
  wire low2_n_61;
  wire low2_n_62;
  wire low2_n_63;
  wire low2_n_64;
  wire low2_n_65;
  wire low2_n_66;
  wire low2_n_67;
  wire low2_n_68;
  wire low2_n_69;
  wire low2_n_70;
  wire low2_n_71;
  wire low2_n_72;
  wire low2_n_73;
  wire low2_n_74;
  wire low2_n_75;
  wire low2_n_76;
  wire low2_n_77;
  wire low2_n_78;
  wire low2_n_79;
  wire low2_n_80;
  wire low2_n_81;
  wire low2_n_82;
  wire low2_n_83;
  wire low2_n_84;
  wire low2_n_85;
  wire low2_n_86;
  wire low2_n_87;
  wire low2_n_88;
  wire low2_n_89;
  wire low2_n_90;
  wire low2_n_91;
  wire low2_n_92;
  wire low2_n_93;
  wire low2_n_94;
  wire low2_n_95;
  wire low2_n_96;
  wire low2_n_97;
  wire low2_n_98;
  wire low2_n_99;
  wire low5_0;
  wire low5__0_i_10_n_0;
  wire low5__0_i_11_n_0;
  wire low5__0_i_12_n_0;
  wire low5__0_i_13_n_0;
  wire low5__0_i_14_n_0;
  wire low5__0_i_15_n_0;
  wire low5__0_i_16_n_0;
  wire low5__0_i_17_n_0;
  wire low5__0_i_18_n_0;
  wire low5__0_i_19_n_0;
  wire low5__0_i_1_n_1;
  wire low5__0_i_1_n_2;
  wire low5__0_i_1_n_3;
  wire low5__0_i_20_n_0;
  wire low5__0_i_21_n_0;
  wire low5__0_i_22_n_0;
  wire low5__0_i_23_n_0;
  wire low5__0_i_24_n_0;
  wire low5__0_i_25_n_0;
  wire low5__0_i_26_n_0;
  wire low5__0_i_27_n_1;
  wire low5__0_i_27_n_2;
  wire low5__0_i_27_n_3;
  wire low5__0_i_27_n_4;
  wire low5__0_i_27_n_5;
  wire low5__0_i_27_n_6;
  wire low5__0_i_27_n_7;
  wire low5__0_i_28_n_0;
  wire low5__0_i_29_n_0;
  wire low5__0_i_2_n_0;
  wire low5__0_i_2_n_1;
  wire low5__0_i_2_n_2;
  wire low5__0_i_2_n_3;
  wire low5__0_i_30_n_0;
  wire low5__0_i_31_n_0;
  wire low5__0_i_3_n_0;
  wire low5__0_i_3_n_1;
  wire low5__0_i_3_n_2;
  wire low5__0_i_3_n_3;
  wire low5__0_i_4_n_0;
  wire low5__0_i_5_n_0;
  wire low5__0_i_6_n_0;
  wire low5__0_i_7_n_0;
  wire low5__0_i_8_n_0;
  wire low5__0_i_9_n_0;
  wire low5__0_n_100;
  wire low5__0_n_101;
  wire low5__0_n_102;
  wire low5__0_n_103;
  wire low5__0_n_104;
  wire low5__0_n_105;
  wire low5__0_n_58;
  wire low5__0_n_59;
  wire low5__0_n_60;
  wire low5__0_n_61;
  wire low5__0_n_62;
  wire low5__0_n_63;
  wire low5__0_n_64;
  wire low5__0_n_65;
  wire low5__0_n_66;
  wire low5__0_n_67;
  wire low5__0_n_68;
  wire low5__0_n_69;
  wire low5__0_n_70;
  wire low5__0_n_71;
  wire low5__0_n_72;
  wire low5__0_n_73;
  wire low5__0_n_74;
  wire low5__0_n_75;
  wire low5__0_n_76;
  wire low5__0_n_77;
  wire low5__0_n_78;
  wire low5__0_n_79;
  wire low5__0_n_80;
  wire low5__0_n_81;
  wire low5__0_n_82;
  wire low5__0_n_83;
  wire low5__0_n_84;
  wire low5__0_n_85;
  wire low5__0_n_86;
  wire low5__0_n_87;
  wire low5__0_n_88;
  wire low5__0_n_89;
  wire low5__0_n_90;
  wire low5__0_n_92;
  wire low5__0_n_93;
  wire low5__0_n_94;
  wire low5__0_n_95;
  wire low5__0_n_96;
  wire low5__0_n_97;
  wire low5__0_n_98;
  wire low5__0_n_99;
  wire low5_i_10_n_0;
  wire low5_i_10_n_1;
  wire low5_i_10_n_2;
  wire low5_i_10_n_3;
  wire low5_i_11_n_0;
  wire low5_i_11_n_1;
  wire low5_i_11_n_2;
  wire low5_i_11_n_3;
  wire low5_i_12_n_0;
  wire low5_i_13_n_0;
  wire low5_i_14_n_0;
  wire low5_i_15_n_0;
  wire low5_i_16_n_0;
  wire low5_i_17_n_0;
  wire low5_i_18_n_0;
  wire low5_i_19_n_0;
  wire low5_i_20_n_0;
  wire low5_i_21_n_0;
  wire low5_i_22_n_0;
  wire low5_i_23_n_0;
  wire low5_i_24_n_0;
  wire low5_i_25_n_0;
  wire low5_i_26_n_0;
  wire low5_i_27_n_0;
  wire low5_i_28_n_0;
  wire low5_i_29_n_0;
  wire low5_i_30_n_0;
  wire low5_i_31_n_0;
  wire low5_i_32_n_0;
  wire low5_i_33_n_0;
  wire low5_i_34_n_0;
  wire low5_i_35_n_0;
  wire low5_i_36_n_0;
  wire low5_i_37_n_0;
  wire low5_i_38_n_0;
  wire low5_i_39_n_0;
  wire low5_i_40_n_0;
  wire low5_i_41_n_0;
  wire low5_i_42_n_0;
  wire low5_i_43_n_0;
  wire low5_i_45_n_0;
  wire low5_i_47_n_0;
  wire low5_i_48_n_0;
  wire low5_i_49_n_0;
  wire low5_i_50_n_0;
  wire low5_i_51_n_0;
  wire low5_i_52_n_0;
  wire low5_i_52_n_1;
  wire low5_i_52_n_2;
  wire low5_i_52_n_3;
  wire low5_i_52_n_4;
  wire low5_i_52_n_5;
  wire low5_i_52_n_6;
  wire low5_i_52_n_7;
  wire low5_i_53_n_0;
  wire low5_i_53_n_1;
  wire low5_i_53_n_2;
  wire low5_i_53_n_3;
  wire low5_i_53_n_4;
  wire low5_i_53_n_5;
  wire low5_i_53_n_6;
  wire low5_i_53_n_7;
  wire low5_i_55_n_0;
  wire low5_i_56_n_0;
  wire low5_i_57_n_0;
  wire low5_i_58_n_0;
  wire low5_i_59_n_0;
  wire low5_i_60_n_0;
  wire low5_i_61_n_0;
  wire low5_i_62_n_0;
  wire low5_i_63_n_0;
  wire low5_i_64_n_0;
  wire low5_i_65_n_0;
  wire low5_i_66_n_0;
  wire low5_i_67_n_0;
  wire low5_i_68_n_0;
  wire low5_i_69_n_0;
  wire low5_i_70_n_0;
  wire low5_i_71_n_0;
  wire low5_i_72_n_0;
  wire low5_i_73_n_0;
  wire low5_i_74_n_0;
  wire low5_i_7_n_0;
  wire low5_i_7_n_1;
  wire low5_i_7_n_2;
  wire low5_i_7_n_3;
  wire low5_i_81_n_0;
  wire low5_i_82_n_0;
  wire low5_i_83_n_0;
  wire low5_i_84_n_0;
  wire low5_i_85_n_0;
  wire low5_i_85_n_1;
  wire low5_i_85_n_2;
  wire low5_i_85_n_3;
  wire low5_i_85_n_4;
  wire low5_i_85_n_5;
  wire low5_i_85_n_6;
  wire low5_i_85_n_7;
  wire low5_i_86_n_0;
  wire low5_i_87_n_0;
  wire low5_i_88_n_0;
  wire low5_i_89_n_0;
  wire low5_i_8_n_0;
  wire low5_i_8_n_1;
  wire low5_i_8_n_2;
  wire low5_i_8_n_3;
  wire low5_i_96_n_0;
  wire low5_i_97_n_0;
  wire low5_i_98_n_0;
  wire low5_i_99_n_0;
  wire low5_i_9_n_0;
  wire low5_i_9_n_1;
  wire low5_i_9_n_2;
  wire low5_i_9_n_3;
  wire low5_n_100;
  wire low5_n_101;
  wire low5_n_102;
  wire low5_n_103;
  wire low5_n_104;
  wire low5_n_105;
  wire low5_n_106;
  wire low5_n_107;
  wire low5_n_108;
  wire low5_n_109;
  wire low5_n_110;
  wire low5_n_111;
  wire low5_n_112;
  wire low5_n_113;
  wire low5_n_114;
  wire low5_n_115;
  wire low5_n_116;
  wire low5_n_117;
  wire low5_n_118;
  wire low5_n_119;
  wire low5_n_120;
  wire low5_n_121;
  wire low5_n_122;
  wire low5_n_123;
  wire low5_n_124;
  wire low5_n_125;
  wire low5_n_126;
  wire low5_n_127;
  wire low5_n_128;
  wire low5_n_129;
  wire low5_n_130;
  wire low5_n_131;
  wire low5_n_132;
  wire low5_n_133;
  wire low5_n_134;
  wire low5_n_135;
  wire low5_n_136;
  wire low5_n_137;
  wire low5_n_138;
  wire low5_n_139;
  wire low5_n_140;
  wire low5_n_141;
  wire low5_n_142;
  wire low5_n_143;
  wire low5_n_144;
  wire low5_n_145;
  wire low5_n_146;
  wire low5_n_147;
  wire low5_n_148;
  wire low5_n_149;
  wire low5_n_150;
  wire low5_n_151;
  wire low5_n_152;
  wire low5_n_153;
  wire low5_n_58;
  wire low5_n_59;
  wire low5_n_60;
  wire low5_n_61;
  wire low5_n_62;
  wire low5_n_63;
  wire low5_n_64;
  wire low5_n_65;
  wire low5_n_66;
  wire low5_n_67;
  wire low5_n_68;
  wire low5_n_69;
  wire low5_n_70;
  wire low5_n_71;
  wire low5_n_72;
  wire low5_n_73;
  wire low5_n_74;
  wire low5_n_75;
  wire low5_n_76;
  wire low5_n_77;
  wire low5_n_78;
  wire low5_n_79;
  wire low5_n_80;
  wire low5_n_81;
  wire low5_n_82;
  wire low5_n_83;
  wire low5_n_84;
  wire low5_n_85;
  wire low5_n_86;
  wire low5_n_87;
  wire low5_n_88;
  wire low5_n_89;
  wire low5_n_90;
  wire low5_n_91;
  wire low5_n_92;
  wire low5_n_93;
  wire low5_n_94;
  wire low5_n_95;
  wire low5_n_96;
  wire low5_n_97;
  wire low5_n_98;
  wire low5_n_99;
  wire [31:0]low6;
  wire low8__0_i_10_n_0;
  wire low8__0_i_11_n_0;
  wire low8__0_i_12_n_0;
  wire low8__0_i_13_n_0;
  wire low8__0_i_14_n_0;
  wire low8__0_i_15_n_0;
  wire low8__0_i_16_n_0;
  wire low8__0_i_17_n_0;
  wire low8__0_i_18_n_0;
  wire low8__0_i_19_n_0;
  wire low8__0_i_1_n_0;
  wire low8__0_i_1_n_1;
  wire low8__0_i_1_n_2;
  wire low8__0_i_1_n_3;
  wire low8__0_i_20_n_0;
  wire low8__0_i_2_n_0;
  wire low8__0_i_2_n_1;
  wire low8__0_i_2_n_2;
  wire low8__0_i_2_n_3;
  wire low8__0_i_3_n_0;
  wire low8__0_i_3_n_1;
  wire low8__0_i_3_n_2;
  wire low8__0_i_3_n_3;
  wire low8__0_i_4_n_0;
  wire low8__0_i_4_n_1;
  wire low8__0_i_4_n_2;
  wire low8__0_i_4_n_3;
  wire low8__0_i_5_n_0;
  wire low8__0_i_6_n_0;
  wire low8__0_i_7_n_0;
  wire low8__0_i_8_n_0;
  wire low8__0_i_9_n_0;
  wire low8__0_n_100;
  wire low8__0_n_101;
  wire low8__0_n_102;
  wire low8__0_n_103;
  wire low8__0_n_104;
  wire low8__0_n_105;
  wire low8__0_n_106;
  wire low8__0_n_107;
  wire low8__0_n_108;
  wire low8__0_n_109;
  wire low8__0_n_110;
  wire low8__0_n_111;
  wire low8__0_n_112;
  wire low8__0_n_113;
  wire low8__0_n_114;
  wire low8__0_n_115;
  wire low8__0_n_116;
  wire low8__0_n_117;
  wire low8__0_n_118;
  wire low8__0_n_119;
  wire low8__0_n_120;
  wire low8__0_n_121;
  wire low8__0_n_122;
  wire low8__0_n_123;
  wire low8__0_n_124;
  wire low8__0_n_125;
  wire low8__0_n_126;
  wire low8__0_n_127;
  wire low8__0_n_128;
  wire low8__0_n_129;
  wire low8__0_n_130;
  wire low8__0_n_131;
  wire low8__0_n_132;
  wire low8__0_n_133;
  wire low8__0_n_134;
  wire low8__0_n_135;
  wire low8__0_n_136;
  wire low8__0_n_137;
  wire low8__0_n_138;
  wire low8__0_n_139;
  wire low8__0_n_140;
  wire low8__0_n_141;
  wire low8__0_n_142;
  wire low8__0_n_143;
  wire low8__0_n_144;
  wire low8__0_n_145;
  wire low8__0_n_146;
  wire low8__0_n_147;
  wire low8__0_n_148;
  wire low8__0_n_149;
  wire low8__0_n_150;
  wire low8__0_n_151;
  wire low8__0_n_152;
  wire low8__0_n_153;
  wire low8__0_n_58;
  wire low8__0_n_59;
  wire low8__0_n_60;
  wire low8__0_n_61;
  wire low8__0_n_62;
  wire low8__0_n_63;
  wire low8__0_n_64;
  wire low8__0_n_65;
  wire low8__0_n_66;
  wire low8__0_n_67;
  wire low8__0_n_68;
  wire low8__0_n_69;
  wire low8__0_n_70;
  wire low8__0_n_71;
  wire low8__0_n_72;
  wire low8__0_n_73;
  wire low8__0_n_74;
  wire low8__0_n_75;
  wire low8__0_n_76;
  wire low8__0_n_77;
  wire low8__0_n_78;
  wire low8__0_n_79;
  wire low8__0_n_80;
  wire low8__0_n_81;
  wire low8__0_n_82;
  wire low8__0_n_83;
  wire low8__0_n_84;
  wire low8__0_n_85;
  wire low8__0_n_86;
  wire low8__0_n_87;
  wire low8__0_n_88;
  wire low8__0_n_89;
  wire low8__0_n_90;
  wire low8__0_n_91;
  wire low8__0_n_92;
  wire low8__0_n_93;
  wire low8__0_n_94;
  wire low8__0_n_95;
  wire low8__0_n_97;
  wire low8__0_n_98;
  wire low8__0_n_99;
  wire low8__1_i_10_n_0;
  wire low8__1_i_11_n_0;
  wire low8__1_i_12_n_0;
  wire low8__1_i_13_n_0;
  wire low8__1_i_14_n_0;
  wire low8__1_i_15_n_0;
  wire low8__1_i_16_n_0;
  wire low8__1_i_17_n_0;
  wire low8__1_i_2_n_0;
  wire low8__1_i_2_n_1;
  wire low8__1_i_2_n_2;
  wire low8__1_i_2_n_3;
  wire low8__1_i_3_n_0;
  wire low8__1_i_3_n_1;
  wire low8__1_i_3_n_2;
  wire low8__1_i_3_n_3;
  wire low8__1_i_4_n_0;
  wire low8__1_i_4_n_1;
  wire low8__1_i_4_n_2;
  wire low8__1_i_4_n_3;
  wire low8__1_i_5_n_0;
  wire low8__1_i_6_n_0;
  wire low8__1_i_7_n_0;
  wire low8__1_i_8_n_0;
  wire low8__1_i_9_n_0;
  wire low8__1_n_100;
  wire low8__1_n_101;
  wire low8__1_n_102;
  wire low8__1_n_103;
  wire low8__1_n_104;
  wire low8__1_n_105;
  wire low8__1_n_58;
  wire low8__1_n_59;
  wire low8__1_n_60;
  wire low8__1_n_61;
  wire low8__1_n_62;
  wire low8__1_n_63;
  wire low8__1_n_64;
  wire low8__1_n_65;
  wire low8__1_n_66;
  wire low8__1_n_67;
  wire low8__1_n_68;
  wire low8__1_n_69;
  wire low8__1_n_70;
  wire low8__1_n_71;
  wire low8__1_n_72;
  wire low8__1_n_73;
  wire low8__1_n_74;
  wire low8__1_n_75;
  wire low8__1_n_76;
  wire low8__1_n_77;
  wire low8__1_n_78;
  wire low8__1_n_79;
  wire low8__1_n_80;
  wire low8__1_n_81;
  wire low8__1_n_82;
  wire low8__1_n_83;
  wire low8__1_n_84;
  wire low8__1_n_85;
  wire low8__1_n_86;
  wire low8__1_n_87;
  wire low8__1_n_88;
  wire low8__1_n_89;
  wire low8__1_n_90;
  wire low8__1_n_91;
  wire low8__1_n_92;
  wire low8__1_n_93;
  wire low8__1_n_94;
  wire low8__1_n_95;
  wire low8__1_n_96;
  wire low8__1_n_97;
  wire low8__1_n_98;
  wire low8__1_n_99;
  wire low8_i_10_n_0;
  wire low8_i_11_n_0;
  wire low8_i_12_n_0;
  wire low8_i_13_n_0;
  wire low8_i_14_n_0;
  wire low8_i_15_n_0;
  wire low8_i_16_n_0;
  wire low8_i_17_n_0;
  wire low8_i_18_n_0;
  wire low8_i_19_n_0;
  wire low8_i_1_n_1;
  wire low8_i_1_n_2;
  wire low8_i_1_n_3;
  wire low8_i_20_n_0;
  wire low8_i_21_n_0;
  wire low8_i_22_n_0;
  wire low8_i_23_n_0;
  wire low8_i_24_n_0;
  wire low8_i_25_n_0;
  wire low8_i_26_n_0;
  wire low8_i_27_n_0;
  wire low8_i_28_n_0;
  wire low8_i_29_n_0;
  wire low8_i_2_n_0;
  wire low8_i_2_n_1;
  wire low8_i_2_n_2;
  wire low8_i_2_n_3;
  wire low8_i_30_n_0;
  wire low8_i_31_n_0;
  wire low8_i_32_n_0;
  wire low8_i_33_n_0;
  wire low8_i_34_n_0;
  wire low8_i_35_n_0;
  wire low8_i_36_n_0;
  wire low8_i_37_n_0;
  wire low8_i_38_n_0;
  wire low8_i_39_n_0;
  wire low8_i_3_n_0;
  wire low8_i_3_n_1;
  wire low8_i_3_n_2;
  wire low8_i_3_n_3;
  wire low8_i_40_n_0;
  wire low8_i_41_n_0;
  wire low8_i_42_n_0;
  wire low8_i_4_n_0;
  wire low8_i_4_n_1;
  wire low8_i_4_n_2;
  wire low8_i_4_n_3;
  wire low8_i_5_n_0;
  wire low8_i_5_n_1;
  wire low8_i_5_n_2;
  wire low8_i_5_n_3;
  wire low8_i_6_n_0;
  wire low8_i_6_n_1;
  wire low8_i_6_n_2;
  wire low8_i_6_n_3;
  wire low8_i_7_n_0;
  wire low8_i_7_n_1;
  wire low8_i_7_n_2;
  wire low8_i_7_n_3;
  wire low8_i_8_n_0;
  wire low8_i_9_n_0;
  wire low8_n_100;
  wire low8_n_101;
  wire low8_n_102;
  wire low8_n_103;
  wire low8_n_104;
  wire low8_n_105;
  wire low8_n_106;
  wire low8_n_107;
  wire low8_n_108;
  wire low8_n_109;
  wire low8_n_110;
  wire low8_n_111;
  wire low8_n_112;
  wire low8_n_113;
  wire low8_n_114;
  wire low8_n_115;
  wire low8_n_116;
  wire low8_n_117;
  wire low8_n_118;
  wire low8_n_119;
  wire low8_n_120;
  wire low8_n_121;
  wire low8_n_122;
  wire low8_n_123;
  wire low8_n_124;
  wire low8_n_125;
  wire low8_n_126;
  wire low8_n_127;
  wire low8_n_128;
  wire low8_n_129;
  wire low8_n_130;
  wire low8_n_131;
  wire low8_n_132;
  wire low8_n_133;
  wire low8_n_134;
  wire low8_n_135;
  wire low8_n_136;
  wire low8_n_137;
  wire low8_n_138;
  wire low8_n_139;
  wire low8_n_140;
  wire low8_n_141;
  wire low8_n_142;
  wire low8_n_143;
  wire low8_n_144;
  wire low8_n_145;
  wire low8_n_146;
  wire low8_n_147;
  wire low8_n_148;
  wire low8_n_149;
  wire low8_n_150;
  wire low8_n_151;
  wire low8_n_152;
  wire low8_n_153;
  wire low8_n_58;
  wire low8_n_59;
  wire low8_n_60;
  wire low8_n_61;
  wire low8_n_62;
  wire low8_n_63;
  wire low8_n_64;
  wire low8_n_65;
  wire low8_n_66;
  wire low8_n_67;
  wire low8_n_68;
  wire low8_n_69;
  wire low8_n_70;
  wire low8_n_71;
  wire low8_n_72;
  wire low8_n_73;
  wire low8_n_74;
  wire low8_n_75;
  wire low8_n_76;
  wire low8_n_77;
  wire low8_n_78;
  wire low8_n_79;
  wire low8_n_80;
  wire low8_n_81;
  wire low8_n_82;
  wire low8_n_83;
  wire low8_n_84;
  wire low8_n_85;
  wire low8_n_86;
  wire low8_n_87;
  wire low8_n_88;
  wire low8_n_89;
  wire low8_n_90;
  wire low8_n_91;
  wire low8_n_92;
  wire low8_n_93;
  wire low8_n_94;
  wire low8_n_95;
  wire low8_n_96;
  wire low8_n_97;
  wire low8_n_98;
  wire low8_n_99;
  wire [31:7]low90_out;
  wire \low[0]_i_2_n_0 ;
  wire \low[0]_i_3_n_0 ;
  wire \low[0]_i_4_n_0 ;
  wire \low[0]_i_5_n_0 ;
  wire \low[12]_i_2_n_0 ;
  wire \low[12]_i_3_n_0 ;
  wire \low[12]_i_4_n_0 ;
  wire \low[12]_i_5_n_0 ;
  wire \low[16]_i_2_n_0 ;
  wire \low[16]_i_3_n_0 ;
  wire \low[16]_i_4_n_0 ;
  wire \low[16]_i_5_n_0 ;
  wire \low[20]_i_2_n_0 ;
  wire \low[20]_i_3_n_0 ;
  wire \low[20]_i_4_n_0 ;
  wire \low[20]_i_5_n_0 ;
  wire \low[24]_i_2_n_0 ;
  wire \low[24]_i_3_n_0 ;
  wire \low[24]_i_4_n_0 ;
  wire \low[24]_i_5_n_0 ;
  wire \low[28]_i_2_n_0 ;
  wire \low[28]_i_3_n_0 ;
  wire \low[28]_i_4_n_0 ;
  wire \low[28]_i_5_n_0 ;
  wire \low[4]_i_2_n_0 ;
  wire \low[4]_i_3_n_0 ;
  wire \low[4]_i_4_n_0 ;
  wire \low[4]_i_5_n_0 ;
  wire \low[8]_i_2_n_0 ;
  wire \low[8]_i_3_n_0 ;
  wire \low[8]_i_4_n_0 ;
  wire \low[8]_i_5_n_0 ;
  wire [31:0]low_reg;
  wire \low_reg[0]_i_1_n_0 ;
  wire \low_reg[0]_i_1_n_1 ;
  wire \low_reg[0]_i_1_n_2 ;
  wire \low_reg[0]_i_1_n_3 ;
  wire \low_reg[0]_i_1_n_4 ;
  wire \low_reg[0]_i_1_n_5 ;
  wire \low_reg[0]_i_1_n_6 ;
  wire \low_reg[0]_i_1_n_7 ;
  wire \low_reg[12]_i_1_n_0 ;
  wire \low_reg[12]_i_1_n_1 ;
  wire \low_reg[12]_i_1_n_2 ;
  wire \low_reg[12]_i_1_n_3 ;
  wire \low_reg[12]_i_1_n_4 ;
  wire \low_reg[12]_i_1_n_5 ;
  wire \low_reg[12]_i_1_n_6 ;
  wire \low_reg[12]_i_1_n_7 ;
  wire \low_reg[16]_i_1_n_0 ;
  wire \low_reg[16]_i_1_n_1 ;
  wire \low_reg[16]_i_1_n_2 ;
  wire \low_reg[16]_i_1_n_3 ;
  wire \low_reg[16]_i_1_n_4 ;
  wire \low_reg[16]_i_1_n_5 ;
  wire \low_reg[16]_i_1_n_6 ;
  wire \low_reg[16]_i_1_n_7 ;
  wire \low_reg[20]_i_1_n_0 ;
  wire \low_reg[20]_i_1_n_1 ;
  wire \low_reg[20]_i_1_n_2 ;
  wire \low_reg[20]_i_1_n_3 ;
  wire \low_reg[20]_i_1_n_4 ;
  wire \low_reg[20]_i_1_n_5 ;
  wire \low_reg[20]_i_1_n_6 ;
  wire \low_reg[20]_i_1_n_7 ;
  wire \low_reg[24]_i_1_n_0 ;
  wire \low_reg[24]_i_1_n_1 ;
  wire \low_reg[24]_i_1_n_2 ;
  wire \low_reg[24]_i_1_n_3 ;
  wire \low_reg[24]_i_1_n_4 ;
  wire \low_reg[24]_i_1_n_5 ;
  wire \low_reg[24]_i_1_n_6 ;
  wire \low_reg[24]_i_1_n_7 ;
  wire \low_reg[28]_i_1_n_1 ;
  wire \low_reg[28]_i_1_n_2 ;
  wire \low_reg[28]_i_1_n_3 ;
  wire \low_reg[28]_i_1_n_4 ;
  wire \low_reg[28]_i_1_n_5 ;
  wire \low_reg[28]_i_1_n_6 ;
  wire \low_reg[28]_i_1_n_7 ;
  wire [0:0]\low_reg[3]_0 ;
  wire \low_reg[4]_i_1_n_0 ;
  wire \low_reg[4]_i_1_n_1 ;
  wire \low_reg[4]_i_1_n_2 ;
  wire \low_reg[4]_i_1_n_3 ;
  wire \low_reg[4]_i_1_n_4 ;
  wire \low_reg[4]_i_1_n_5 ;
  wire \low_reg[4]_i_1_n_6 ;
  wire \low_reg[4]_i_1_n_7 ;
  wire \low_reg[8]_i_1_n_0 ;
  wire \low_reg[8]_i_1_n_1 ;
  wire \low_reg[8]_i_1_n_2 ;
  wire \low_reg[8]_i_1_n_3 ;
  wire \low_reg[8]_i_1_n_4 ;
  wire \low_reg[8]_i_1_n_5 ;
  wire \low_reg[8]_i_1_n_6 ;
  wire \low_reg[8]_i_1_n_7 ;
  wire [10:0]out;
  wire [11:0]out1;
  wire out1_0;
  wire out1_1;
  wire out1_10;
  wire out1_11;
  wire [0:0]out1_12;
  wire out1_13;
  wire out1_14;
  wire out1_15;
  wire out1_16;
  wire out1_17;
  wire out1_18;
  wire out1_19;
  wire [3:0]out1_2;
  wire out1_20;
  wire out1_21;
  wire out1_22;
  wire out1_23;
  wire out1_24;
  wire out1_3;
  wire out1_4;
  wire out1_5;
  wire out1_6;
  wire [3:0]out1_7;
  wire out1_8;
  wire out1_9;
  wire [11:0]out_filt0;
  wire [18:17]out_next;
  wire out_next1;
  wire [11:6]p_0_in;
  wire p_0_in0;
  wire [15:0]p_1_in;
  wire [0:0]p_3_in;
  wire [2:0]\NLW_audio_out_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_audio_out_reg[15]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_audio_out_reg[15]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_audio_out_reg[15]_i_18_O_UNCONNECTED ;
  wire [3:2]\NLW_audio_out_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_audio_out_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_audio_out_reg[15]_i_51_O_UNCONNECTED ;
  wire [3:3]\NLW_band_reg[28]_i_1_CO_UNCONNECTED ;
  wire NLW_low2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low2_OVERFLOW_UNCONNECTED;
  wire NLW_low2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low2_CARRYOUT_UNCONNECTED;
  wire NLW_low2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low2__0_OVERFLOW_UNCONNECTED;
  wire NLW_low2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_low2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low2__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_low2__0_PCOUT_UNCONNECTED;
  wire NLW_low5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low5_OVERFLOW_UNCONNECTED;
  wire NLW_low5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low5_PATTERNDETECT_UNCONNECTED;
  wire NLW_low5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low5_CARRYOUT_UNCONNECTED;
  wire NLW_low5__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low5__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low5__0_OVERFLOW_UNCONNECTED;
  wire NLW_low5__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low5__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_low5__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low5__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low5__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low5__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_low5__0_PCOUT_UNCONNECTED;
  wire [3:3]NLW_low5__0_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_low5__0_i_27_CO_UNCONNECTED;
  wire NLW_low8_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low8_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low8_OVERFLOW_UNCONNECTED;
  wire NLW_low8_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low8_PATTERNDETECT_UNCONNECTED;
  wire NLW_low8_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low8_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low8_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low8_CARRYOUT_UNCONNECTED;
  wire NLW_low8__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low8__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low8__0_OVERFLOW_UNCONNECTED;
  wire NLW_low8__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low8__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_low8__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low8__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low8__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low8__0_CARRYOUT_UNCONNECTED;
  wire NLW_low8__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low8__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low8__1_OVERFLOW_UNCONNECTED;
  wire NLW_low8__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low8__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_low8__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low8__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low8__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low8__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_low8__1_PCOUT_UNCONNECTED;
  wire [3:0]NLW_low8__1_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_low8__1_i_1_O_UNCONNECTED;
  wire [3:3]NLW_low8_i_1_CO_UNCONNECTED;
  wire [3:3]\NLW_low_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF0004000F0000000)) 
    \audio_out[0]_i_11 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[0]_i_10_n_6 ),
        .I2(\filter_reg[vol][3] [1]),
        .I3(\filter_reg[vol][3] [2]),
        .I4(out_next1),
        .I5(\audio_out_reg[0]_i_10_n_7 ),
        .O(\audio_out[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[0]_i_12 
       (.I0(\audio_out[0]_i_20_n_0 ),
        .I1(out1_0),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(O[2]),
        .I5(\audio_out[0]_i_22_n_0 ),
        .O(\audio_out[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \audio_out[0]_i_13 
       (.I0(\audio_out[0]_i_20_n_0 ),
        .I1(out1_0),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(O[2]),
        .I5(\audio_out[0]_i_22_n_0 ),
        .O(\audio_out[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    \audio_out[0]_i_14 
       (.I0(\audio_out[0]_i_23_n_0 ),
        .I1(O[1]),
        .I2(\filter_reg[filt][2] [2]),
        .I3(\filter_reg[off3] ),
        .I4(out1_15),
        .O(\audio_out[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[0]_i_15 
       (.I0(high[0]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[0]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[0]),
        .O(\audio_out[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[0]_i_16 
       (.I0(\audio_out[0]_i_12_n_0 ),
        .I1(\audio_out[8]_i_51_n_0 ),
        .I2(out1_16),
        .I3(\audio_out[8]_i_48_n_0 ),
        .O(\audio_out[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6A6A6A666A6A6AAA)) 
    \audio_out[0]_i_17 
       (.I0(\audio_out[0]_i_13_n_0 ),
        .I1(\audio_out[0]_i_23_n_0 ),
        .I2(out1_15),
        .I3(\filter_reg[off3] ),
        .I4(\filter_reg[filt][2] [2]),
        .I5(O[1]),
        .O(\audio_out[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h556A6AAA6AAA6AAA)) 
    \audio_out[0]_i_18 
       (.I0(\audio_out[0]_i_14_n_0 ),
        .I1(band_reg[0]),
        .I2(\filter_reg[bp] ),
        .I3(\audio_out[0]_i_26_n_0 ),
        .I4(\filter_reg[hp] ),
        .I5(high[0]),
        .O(\audio_out[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    \audio_out[0]_i_19 
       (.I0(\audio_out[0]_i_15_n_0 ),
        .I1(O[0]),
        .I2(\filter_reg[filt][2] [2]),
        .I3(\filter_reg[off3] ),
        .I4(out1_14),
        .O(\audio_out[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[0]_i_2 
       (.I0(\filter_reg[vol][3] [1]),
        .I1(\audio_out[0]_i_9_n_0 ),
        .I2(\audio_out[4]_i_20_n_0 ),
        .I3(\filter_reg[vol][3] [3]),
        .I4(\audio_out[4]_i_19_n_0 ),
        .I5(\filter_reg[vol][3] [2]),
        .O(\audio_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[0]_i_20 
       (.I0(high[1]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(\low_reg[3]_0 ),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[1]),
        .O(\audio_out[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[0]_i_22 
       (.I0(high[2]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[2]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[2]),
        .O(\audio_out[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[0]_i_23 
       (.I0(high[1]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(\low_reg[3]_0 ),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[1]),
        .O(\audio_out[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[0]_i_26 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[0]),
        .O(\audio_out[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h33CC33CC15404040)) 
    \audio_out[0]_i_3 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[0]_i_10_n_6 ),
        .I3(\filter_reg[vol][3] [2]),
        .I4(\audio_out_reg[0]_i_10_n_7 ),
        .I5(out_next1),
        .O(\audio_out[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAE00)) 
    \audio_out[0]_i_4 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [0]),
        .O(\audio_out[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC6C33333393CCCCC)) 
    \audio_out[0]_i_5 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[0]_i_2_n_0 ),
        .I2(out_next1),
        .I3(\audio_out_reg[0]_i_10_n_4 ),
        .I4(\filter_reg[vol][3] [0]),
        .I5(\audio_out[0]_i_11_n_0 ),
        .O(\audio_out[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6666A6AA)) 
    \audio_out[0]_i_6 
       (.I0(\audio_out[0]_i_3_n_0 ),
        .I1(\filter_reg[vol][3] [0]),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\audio_out_reg[0]_i_10_n_5 ),
        .I4(out_next1),
        .O(\audio_out[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33CC33CC15404040)) 
    \audio_out[0]_i_7 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [0]),
        .I2(\audio_out_reg[0]_i_10_n_6 ),
        .I3(\filter_reg[vol][3] [1]),
        .I4(\audio_out_reg[0]_i_10_n_7 ),
        .I5(out_next1),
        .O(\audio_out[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAE00)) 
    \audio_out[0]_i_8 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [0]),
        .O(\audio_out[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[0]_i_9 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[0]_i_10_n_5 ),
        .I2(out_next1),
        .O(\audio_out[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[12]_i_10 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_7 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_23_n_0 ),
        .I5(\audio_out[12]_i_24_n_0 ),
        .O(\audio_out[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[12]_i_11 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_6 ),
        .I3(out_next1),
        .I4(\audio_out[15]_i_58_n_0 ),
        .I5(\audio_out[15]_i_59_n_0 ),
        .O(\audio_out[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[12]_i_12 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_25_n_0 ),
        .I5(\audio_out[12]_i_26_n_0 ),
        .O(\audio_out[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[12]_i_13 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_7 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_23_n_0 ),
        .I5(\audio_out[12]_i_24_n_0 ),
        .O(\audio_out[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[12]_i_14 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_5 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_27_n_0 ),
        .I5(\audio_out[12]_i_28_n_0 ),
        .O(\audio_out[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[12]_i_15 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_25_n_0 ),
        .I5(\audio_out[12]_i_26_n_0 ),
        .O(\audio_out[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[12]_i_16 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_6 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_29_n_0 ),
        .I5(\audio_out[12]_i_30_n_0 ),
        .O(\audio_out[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[12]_i_17 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_5 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_27_n_0 ),
        .I5(\audio_out[12]_i_28_n_0 ),
        .O(\audio_out[12]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[12]_i_19 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[15]_i_21_n_4 ),
        .I2(out_next1),
        .O(\audio_out[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[12]_i_2 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[12]_i_10_n_0 ),
        .I2(\audio_out[12]_i_11_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[15]_i_21_n_5 ),
        .I5(out_next1),
        .O(\audio_out[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[12]_i_20 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[15]_i_21_n_5 ),
        .I2(out_next1),
        .O(\audio_out[12]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[12]_i_21 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[15]_i_21_n_6 ),
        .I2(out_next1),
        .O(\audio_out[12]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[12]_i_22 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[15]_i_21_n_7 ),
        .I2(out_next1),
        .O(\audio_out[12]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_23 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[12]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_24 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[12]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_25 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[12]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_26 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[12]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_27 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[12]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_28 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[12]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_29 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[12]_i_3 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[12]_i_12_n_0 ),
        .I2(\audio_out[12]_i_13_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[15]_i_21_n_6 ),
        .I5(out_next1),
        .O(\audio_out[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[12]_i_30 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[12]_i_31 
       (.I0(\audio_out[12]_i_39_n_0 ),
        .I1(out1_3),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_2[2]),
        .I5(\audio_out[12]_i_41_n_0 ),
        .O(\audio_out[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[12]_i_32 
       (.I0(\audio_out[12]_i_42_n_0 ),
        .I1(out1_4),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_2[1]),
        .I5(\audio_out[12]_i_44_n_0 ),
        .O(\audio_out[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[12]_i_33 
       (.I0(\audio_out[12]_i_45_n_0 ),
        .I1(out1_5),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_2[0]),
        .I5(\audio_out[12]_i_47_n_0 ),
        .O(\audio_out[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[12]_i_34 
       (.I0(\audio_out[12]_i_48_n_0 ),
        .I1(out1_6),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_7[3]),
        .I5(\audio_out[12]_i_51_n_0 ),
        .O(\audio_out[12]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[12]_i_35 
       (.I0(\audio_out[12]_i_31_n_0 ),
        .I1(\audio_out[15]_i_126_n_0 ),
        .I2(out1_24),
        .I3(\audio_out[15]_i_123_n_0 ),
        .O(\audio_out[12]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[12]_i_36 
       (.I0(\audio_out[12]_i_32_n_0 ),
        .I1(\audio_out[12]_i_41_n_0 ),
        .I2(out1_23),
        .I3(\audio_out[12]_i_39_n_0 ),
        .O(\audio_out[12]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[12]_i_37 
       (.I0(\audio_out[12]_i_33_n_0 ),
        .I1(\audio_out[12]_i_44_n_0 ),
        .I2(out1_22),
        .I3(\audio_out[12]_i_42_n_0 ),
        .O(\audio_out[12]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[12]_i_38 
       (.I0(\audio_out[12]_i_34_n_0 ),
        .I1(\audio_out[12]_i_47_n_0 ),
        .I2(out1_21),
        .I3(\audio_out[12]_i_45_n_0 ),
        .O(\audio_out[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[12]_i_39 
       (.I0(high[9]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[9]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[9]),
        .O(\audio_out[12]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[12]_i_4 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[12]_i_14_n_0 ),
        .I2(\audio_out[12]_i_15_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[15]_i_21_n_7 ),
        .I5(out_next1),
        .O(\audio_out[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[12]_i_41 
       (.I0(high[10]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[10]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[10]),
        .O(\audio_out[12]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[12]_i_42 
       (.I0(high[8]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[8]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[8]),
        .O(\audio_out[12]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[12]_i_44 
       (.I0(high[9]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[9]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[9]),
        .O(\audio_out[12]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[12]_i_45 
       (.I0(high[7]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[7]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[7]),
        .O(\audio_out[12]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[12]_i_47 
       (.I0(high[8]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[8]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[8]),
        .O(\audio_out[12]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[12]_i_48 
       (.I0(high[6]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[6]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[6]),
        .O(\audio_out[12]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[12]_i_5 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[12]_i_16_n_0 ),
        .I2(\audio_out[12]_i_17_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[12]_i_18_n_4 ),
        .I5(out_next1),
        .O(\audio_out[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[12]_i_51 
       (.I0(high[7]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[7]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[7]),
        .O(\audio_out[12]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[12]_i_6 
       (.I0(\audio_out[12]_i_2_n_0 ),
        .I1(\audio_out[12]_i_19_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[15]_i_20_n_0 ),
        .I4(\audio_out[15]_i_19_n_0 ),
        .O(\audio_out[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[12]_i_7 
       (.I0(\audio_out[12]_i_3_n_0 ),
        .I1(\audio_out[12]_i_20_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[12]_i_11_n_0 ),
        .I4(\audio_out[12]_i_10_n_0 ),
        .O(\audio_out[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[12]_i_8 
       (.I0(\audio_out[12]_i_4_n_0 ),
        .I1(\audio_out[12]_i_21_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[12]_i_13_n_0 ),
        .I4(\audio_out[12]_i_12_n_0 ),
        .O(\audio_out[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[12]_i_9 
       (.I0(\audio_out[12]_i_5_n_0 ),
        .I1(\audio_out[12]_i_22_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[12]_i_15_n_0 ),
        .I4(\audio_out[12]_i_14_n_0 ),
        .O(\audio_out[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA6AA59555955A6AA)) 
    \audio_out[15]_i_10 
       (.I0(\audio_out[15]_i_7_n_0 ),
        .I1(\filter_reg[vol][3] [0]),
        .I2(out_next1),
        .I3(out_next[17]),
        .I4(\audio_out[15]_i_29_n_0 ),
        .I5(\audio_out[15]_i_23_n_0 ),
        .O(\audio_out[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_100 
       (.I0(high[19]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[19]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[19]),
        .O(\audio_out[15]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_101 
       (.I0(high[18]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[18]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[18]),
        .O(\audio_out[15]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_102 
       (.I0(high[18]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[18]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[18]),
        .O(\audio_out[15]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_103 
       (.I0(high[17]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[17]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[17]),
        .O(\audio_out[15]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_104 
       (.I0(high[16]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[16]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[16]),
        .O(\audio_out[15]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \audio_out[15]_i_105 
       (.I0(\audio_out_reg[15]_i_17_n_6 ),
        .I1(\audio_out_reg[15]_i_14_n_4 ),
        .I2(\audio_out_reg[15]_i_17_n_7 ),
        .O(\audio_out[15]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \audio_out[15]_i_106 
       (.I0(\audio_out_reg[15]_i_31_n_7 ),
        .I1(\audio_out_reg[15]_i_31_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \audio_out[15]_i_107 
       (.I0(\audio_out_reg[15]_i_70_n_5 ),
        .I1(\audio_out_reg[15]_i_70_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_107_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \audio_out[15]_i_108 
       (.I0(\audio_out_reg[15]_i_70_n_7 ),
        .I1(\audio_out_reg[15]_i_70_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \audio_out[15]_i_109 
       (.I0(\audio_out_reg[15]_i_17_n_5 ),
        .I1(\audio_out_reg[15]_i_17_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_109_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[15]_i_11 
       (.I0(\audio_out[15]_i_8_n_0 ),
        .I1(\audio_out[15]_i_30_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[15]_i_16_n_0 ),
        .I4(\audio_out[15]_i_15_n_0 ),
        .O(\audio_out[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \audio_out[15]_i_110 
       (.I0(\audio_out_reg[15]_i_31_n_7 ),
        .I1(\audio_out_reg[15]_i_31_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_110_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \audio_out[15]_i_111 
       (.I0(\audio_out_reg[15]_i_70_n_5 ),
        .I1(\audio_out_reg[15]_i_70_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_111_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \audio_out[15]_i_112 
       (.I0(\audio_out_reg[15]_i_70_n_7 ),
        .I1(\audio_out_reg[15]_i_70_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_112_n_0 ));
  LUT3 #(
    .INIT(8'hCD)) 
    \audio_out[15]_i_113 
       (.I0(\audio_out_reg[15]_i_17_n_4 ),
        .I1(\audio_out_reg[15]_i_14_n_4 ),
        .I2(\audio_out_reg[15]_i_17_n_5 ),
        .O(\audio_out[15]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_114 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[14]),
        .O(\audio_out[15]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_115 
       (.I0(high[13]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[13]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[13]),
        .O(\audio_out[15]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_116 
       (.I0(high[12]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[12]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[12]),
        .O(\audio_out[15]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_118 
       (.I0(high[13]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[13]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[13]),
        .O(\audio_out[15]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_119 
       (.I0(high[11]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[11]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[11]),
        .O(\audio_out[15]_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_122 
       (.I0(high[12]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[12]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[12]),
        .O(\audio_out[15]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_123 
       (.I0(high[10]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[10]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[10]),
        .O(\audio_out[15]_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_126 
       (.I0(high[11]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[11]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[11]),
        .O(\audio_out[15]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_127 
       (.I0(high[15]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[15]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[15]),
        .O(\audio_out[15]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_128 
       (.I0(high[14]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[14]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[14]),
        .O(\audio_out[15]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_130 
       (.I0(band_reg[22]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_160_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[22]),
        .I5(\audio_out[15]_i_161_n_0 ),
        .O(\audio_out[15]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_131 
       (.I0(band_reg[21]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_162_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[21]),
        .I5(\audio_out[15]_i_163_n_0 ),
        .O(\audio_out[15]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_132 
       (.I0(band_reg[20]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_164_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[20]),
        .I5(\audio_out[15]_i_165_n_0 ),
        .O(\audio_out[15]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_133 
       (.I0(band_reg[19]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_166_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[19]),
        .I5(\audio_out[15]_i_101_n_0 ),
        .O(\audio_out[15]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_134 
       (.I0(\audio_out[15]_i_130_n_0 ),
        .I1(\audio_out[15]_i_167_n_0 ),
        .I2(\audio_out[15]_i_145_n_0 ),
        .O(\audio_out[15]_i_134_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_135 
       (.I0(\audio_out[15]_i_131_n_0 ),
        .I1(\audio_out[15]_i_168_n_0 ),
        .I2(\audio_out[15]_i_161_n_0 ),
        .O(\audio_out[15]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_136 
       (.I0(\audio_out[15]_i_132_n_0 ),
        .I1(\audio_out[15]_i_169_n_0 ),
        .I2(\audio_out[15]_i_163_n_0 ),
        .O(\audio_out[15]_i_136_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_137 
       (.I0(\audio_out[15]_i_133_n_0 ),
        .I1(\audio_out[15]_i_170_n_0 ),
        .I2(\audio_out[15]_i_165_n_0 ),
        .O(\audio_out[15]_i_137_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_138 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[26]),
        .O(\audio_out[15]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_139 
       (.I0(high[25]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[25]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[25]),
        .O(\audio_out[15]_i_139_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_140 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[25]),
        .O(\audio_out[15]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_141 
       (.I0(high[24]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[24]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[24]),
        .O(\audio_out[15]_i_141_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_142 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[24]),
        .O(\audio_out[15]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_143 
       (.I0(high[23]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[23]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[23]),
        .O(\audio_out[15]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_144 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[23]),
        .O(\audio_out[15]_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_145 
       (.I0(high[22]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[22]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[22]),
        .O(\audio_out[15]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_146 
       (.I0(high[27]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[27]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[27]),
        .O(\audio_out[15]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_147 
       (.I0(high[26]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[26]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[26]),
        .O(\audio_out[15]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_148 
       (.I0(high[25]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[25]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[25]),
        .O(\audio_out[15]_i_148_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_149 
       (.I0(high[24]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[24]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[24]),
        .O(\audio_out[15]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[15]_i_15 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_5 ),
        .I3(out_next1),
        .I4(\audio_out[15]_i_39_n_0 ),
        .I5(\audio_out[15]_i_40_n_0 ),
        .O(\audio_out[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[15]_i_16 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[15]_i_41_n_0 ),
        .I5(\audio_out[15]_i_42_n_0 ),
        .O(\audio_out[15]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_160 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[22]),
        .O(\audio_out[15]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_161 
       (.I0(high[21]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[21]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[21]),
        .O(\audio_out[15]_i_161_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_162 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[21]),
        .O(\audio_out[15]_i_162_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_163 
       (.I0(high[20]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[20]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[20]),
        .O(\audio_out[15]_i_163_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_164 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[20]),
        .O(\audio_out[15]_i_164_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_165 
       (.I0(high[19]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[19]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[19]),
        .O(\audio_out[15]_i_165_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_166 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[19]),
        .O(\audio_out[15]_i_166_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_167 
       (.I0(high[23]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[23]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[23]),
        .O(\audio_out[15]_i_167_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_168 
       (.I0(high[22]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[22]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[22]),
        .O(\audio_out[15]_i_168_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_169 
       (.I0(high[21]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[21]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[21]),
        .O(\audio_out[15]_i_169_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_170 
       (.I0(high[20]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[20]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[20]),
        .O(\audio_out[15]_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[15]_i_19 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_6 ),
        .I3(out_next1),
        .I4(\audio_out[15]_i_58_n_0 ),
        .I5(\audio_out[15]_i_59_n_0 ),
        .O(\audio_out[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[15]_i_20 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_5 ),
        .I3(out_next1),
        .I4(\audio_out[15]_i_39_n_0 ),
        .I5(\audio_out[15]_i_40_n_0 ),
        .O(\audio_out[15]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \audio_out[15]_i_22 
       (.I0(\filter_reg[vol][3] [0]),
        .I1(out_next1),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\audio_out_reg[15]_i_17_n_6 ),
        .O(\audio_out[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[15]_i_23 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_21_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[15]_i_41_n_0 ),
        .I5(\audio_out[15]_i_42_n_0 ),
        .O(\audio_out[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h55556A9555559595)) 
    \audio_out[15]_i_24 
       (.I0(\audio_out[15]_i_68_n_0 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(out_next[17]),
        .I3(out_next[18]),
        .I4(out_next1),
        .I5(\filter_reg[vol][3] [0]),
        .O(\audio_out[15]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \audio_out[15]_i_25 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_17_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [1]),
        .O(\audio_out[15]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_26 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_21_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_27 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_21_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[15]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \audio_out[15]_i_28 
       (.I0(\audio_out_reg[15]_i_17_n_6 ),
        .I1(\audio_out_reg[15]_i_14_n_4 ),
        .O(out_next[17]));
  LUT6 #(
    .INIT(64'h0040FFBFFFBF0040)) 
    \audio_out[15]_i_29 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[15]_i_17_n_7 ),
        .I3(out_next1),
        .I4(\audio_out[15]_i_26_n_0 ),
        .I5(\audio_out[15]_i_27_n_0 ),
        .O(\audio_out[15]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \audio_out[15]_i_30 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[15]_i_17_n_7 ),
        .I2(out_next1),
        .O(\audio_out[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_32 
       (.I0(band_reg[29]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_79_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[29]),
        .I5(\audio_out[15]_i_80_n_0 ),
        .O(\audio_out[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_33 
       (.I0(band_reg[28]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_81_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[28]),
        .I5(\audio_out[15]_i_82_n_0 ),
        .O(\audio_out[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_34 
       (.I0(band_reg[27]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_83_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[27]),
        .I5(\audio_out[15]_i_84_n_0 ),
        .O(\audio_out[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h9333366636666CCC)) 
    \audio_out[15]_i_35 
       (.I0(\audio_out[15]_i_85_n_0 ),
        .I1(\audio_out[15]_i_86_n_0 ),
        .I2(high[30]),
        .I3(\filter_reg[hp] ),
        .I4(\audio_out[15]_i_87_n_0 ),
        .I5(\audio_out[15]_i_88_n_0 ),
        .O(\audio_out[15]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_36 
       (.I0(\audio_out[15]_i_32_n_0 ),
        .I1(\audio_out[15]_i_89_n_0 ),
        .I2(\audio_out[15]_i_85_n_0 ),
        .O(\audio_out[15]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_37 
       (.I0(\audio_out[15]_i_33_n_0 ),
        .I1(\audio_out[15]_i_90_n_0 ),
        .I2(\audio_out[15]_i_80_n_0 ),
        .O(\audio_out[15]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_38 
       (.I0(\audio_out[15]_i_34_n_0 ),
        .I1(\audio_out[15]_i_91_n_0 ),
        .I2(\audio_out[15]_i_82_n_0 ),
        .O(\audio_out[15]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_39 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_21_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[15]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_40 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_21_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[15]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_41 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_21_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[15]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_42 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_21_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_43 
       (.I0(band_reg[18]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_92_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[18]),
        .I5(\audio_out[15]_i_93_n_0 ),
        .O(\audio_out[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_44 
       (.I0(band_reg[17]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_94_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[17]),
        .I5(\audio_out[15]_i_95_n_0 ),
        .O(\audio_out[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_45 
       (.I0(band_reg[16]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_96_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[16]),
        .I5(\audio_out[15]_i_97_n_0 ),
        .O(\audio_out[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_46 
       (.I0(band_reg[15]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_98_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[15]),
        .I5(\audio_out[15]_i_99_n_0 ),
        .O(\audio_out[15]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_47 
       (.I0(\audio_out[15]_i_43_n_0 ),
        .I1(\audio_out[15]_i_100_n_0 ),
        .I2(\audio_out[15]_i_101_n_0 ),
        .O(\audio_out[15]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_48 
       (.I0(\audio_out[15]_i_44_n_0 ),
        .I1(\audio_out[15]_i_102_n_0 ),
        .I2(\audio_out[15]_i_93_n_0 ),
        .O(\audio_out[15]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_49 
       (.I0(\audio_out[15]_i_45_n_0 ),
        .I1(\audio_out[15]_i_103_n_0 ),
        .I2(\audio_out[15]_i_95_n_0 ),
        .O(\audio_out[15]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_50 
       (.I0(\audio_out[15]_i_46_n_0 ),
        .I1(\audio_out[15]_i_104_n_0 ),
        .I2(\audio_out[15]_i_97_n_0 ),
        .O(\audio_out[15]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \audio_out[15]_i_52 
       (.I0(\audio_out_reg[15]_i_14_n_5 ),
        .I1(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \audio_out[15]_i_53 
       (.I0(\audio_out_reg[15]_i_14_n_7 ),
        .I1(\audio_out_reg[15]_i_14_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \audio_out[15]_i_54 
       (.I0(\audio_out_reg[15]_i_31_n_5 ),
        .I1(\audio_out_reg[15]_i_31_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \audio_out[15]_i_55 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[15]_i_14_n_5 ),
        .O(\audio_out[15]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \audio_out[15]_i_56 
       (.I0(\audio_out_reg[15]_i_14_n_7 ),
        .I1(\audio_out_reg[15]_i_14_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_56_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \audio_out[15]_i_57 
       (.I0(\audio_out_reg[15]_i_31_n_5 ),
        .I1(\audio_out_reg[15]_i_31_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .O(\audio_out[15]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_58 
       (.I0(out_next1),
        .I1(\audio_out_reg[12]_i_18_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[15]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[15]_i_59 
       (.I0(out_next1),
        .I1(\audio_out_reg[15]_i_21_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_60 
       (.I0(band_reg[14]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_114_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[14]),
        .I5(\audio_out[15]_i_115_n_0 ),
        .O(\audio_out[15]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hAAAE0008)) 
    \audio_out[15]_i_61 
       (.I0(\audio_out[15]_i_116_n_0 ),
        .I1(CO),
        .I2(\filter_reg[filt][2] [2]),
        .I3(\filter_reg[off3] ),
        .I4(\audio_out[15]_i_118_n_0 ),
        .O(\audio_out[15]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAA08AA0800)) 
    \audio_out[15]_i_62 
       (.I0(\audio_out[15]_i_119_n_0 ),
        .I1(out1_12),
        .I2(\filter_reg[filt][2] [1]),
        .I3(\filter_reg[off3]_0 ),
        .I4(\filter_reg[filt][1]_0 ),
        .I5(\audio_out[15]_i_122_n_0 ),
        .O(\audio_out[15]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[15]_i_63 
       (.I0(\audio_out[15]_i_123_n_0 ),
        .I1(out1_1),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_2[3]),
        .I5(\audio_out[15]_i_126_n_0 ),
        .O(\audio_out[15]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_64 
       (.I0(\audio_out[15]_i_60_n_0 ),
        .I1(\audio_out[15]_i_127_n_0 ),
        .I2(\audio_out[15]_i_99_n_0 ),
        .O(\audio_out[15]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_65 
       (.I0(\audio_out[15]_i_61_n_0 ),
        .I1(\audio_out[15]_i_128_n_0 ),
        .I2(\audio_out[15]_i_115_n_0 ),
        .O(\audio_out[15]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h9996999966696666)) 
    \audio_out[15]_i_66 
       (.I0(\audio_out[15]_i_62_n_0 ),
        .I1(\audio_out[15]_i_118_n_0 ),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(CO),
        .I5(\audio_out[15]_i_116_n_0 ),
        .O(\audio_out[15]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[15]_i_67 
       (.I0(\audio_out[15]_i_63_n_0 ),
        .I1(\audio_out[15]_i_122_n_0 ),
        .I2(\filter_reg[filt][1]_1 ),
        .I3(\audio_out[15]_i_119_n_0 ),
        .O(\audio_out[15]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF0015404040)) 
    \audio_out[15]_i_68 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [2]),
        .I2(\audio_out_reg[15]_i_17_n_7 ),
        .I3(\filter_reg[vol][3] [3]),
        .I4(\audio_out_reg[15]_i_21_n_4 ),
        .I5(out_next1),
        .O(\audio_out[15]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \audio_out[15]_i_69 
       (.I0(\audio_out_reg[15]_i_17_n_5 ),
        .I1(\audio_out_reg[15]_i_14_n_4 ),
        .O(out_next[18]));
  LUT6 #(
    .INIT(64'hC0C0C0C0D4C0C0C0)) 
    \audio_out[15]_i_7 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[15]_i_15_n_0 ),
        .I2(\audio_out[15]_i_16_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[15]_i_17_n_7 ),
        .I5(out_next1),
        .O(\audio_out[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_71 
       (.I0(band_reg[26]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_138_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[26]),
        .I5(\audio_out[15]_i_139_n_0 ),
        .O(\audio_out[15]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_72 
       (.I0(band_reg[25]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_140_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[25]),
        .I5(\audio_out[15]_i_141_n_0 ),
        .O(\audio_out[15]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_73 
       (.I0(band_reg[24]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_142_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[24]),
        .I5(\audio_out[15]_i_143_n_0 ),
        .O(\audio_out[15]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h8778787800000000)) 
    \audio_out[15]_i_74 
       (.I0(band_reg[23]),
        .I1(\filter_reg[bp] ),
        .I2(\audio_out[15]_i_144_n_0 ),
        .I3(\filter_reg[hp] ),
        .I4(high[23]),
        .I5(\audio_out[15]_i_145_n_0 ),
        .O(\audio_out[15]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_75 
       (.I0(\audio_out[15]_i_71_n_0 ),
        .I1(\audio_out[15]_i_146_n_0 ),
        .I2(\audio_out[15]_i_84_n_0 ),
        .O(\audio_out[15]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_76 
       (.I0(\audio_out[15]_i_72_n_0 ),
        .I1(\audio_out[15]_i_147_n_0 ),
        .I2(\audio_out[15]_i_139_n_0 ),
        .O(\audio_out[15]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_77 
       (.I0(\audio_out[15]_i_73_n_0 ),
        .I1(\audio_out[15]_i_148_n_0 ),
        .I2(\audio_out[15]_i_141_n_0 ),
        .O(\audio_out[15]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \audio_out[15]_i_78 
       (.I0(\audio_out[15]_i_74_n_0 ),
        .I1(\audio_out[15]_i_149_n_0 ),
        .I2(\audio_out[15]_i_143_n_0 ),
        .O(\audio_out[15]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_79 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[29]),
        .O(\audio_out[15]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[15]_i_8 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[15]_i_19_n_0 ),
        .I2(\audio_out[15]_i_20_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[15]_i_21_n_4 ),
        .I5(out_next1),
        .O(\audio_out[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_80 
       (.I0(high[28]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[28]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[28]),
        .O(\audio_out[15]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_81 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[28]),
        .O(\audio_out[15]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_82 
       (.I0(high[27]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[27]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[27]),
        .O(\audio_out[15]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_83 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[27]),
        .O(\audio_out[15]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_84 
       (.I0(high[26]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[26]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[26]),
        .O(\audio_out[15]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_85 
       (.I0(high[29]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[29]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[29]),
        .O(\audio_out[15]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_86 
       (.I0(high[31]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[31]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[31]),
        .O(\audio_out[15]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_87 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[30]),
        .O(\audio_out[15]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_88 
       (.I0(\filter_reg[bp] ),
        .I1(band_reg[30]),
        .O(\audio_out[15]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_89 
       (.I0(high[30]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[30]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[30]),
        .O(\audio_out[15]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h4BD2D2B4D2B4B42D)) 
    \audio_out[15]_i_9 
       (.I0(\audio_out[15]_i_22_n_0 ),
        .I1(\audio_out[15]_i_23_n_0 ),
        .I2(\audio_out[15]_i_24_n_0 ),
        .I3(\audio_out[15]_i_25_n_0 ),
        .I4(\audio_out[15]_i_26_n_0 ),
        .I5(\audio_out[15]_i_27_n_0 ),
        .O(\audio_out[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_90 
       (.I0(high[29]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[29]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[29]),
        .O(\audio_out[15]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[15]_i_91 
       (.I0(high[28]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[28]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[28]),
        .O(\audio_out[15]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_92 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[18]),
        .O(\audio_out[15]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_93 
       (.I0(high[17]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[17]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[17]),
        .O(\audio_out[15]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_94 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[17]),
        .O(\audio_out[15]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_95 
       (.I0(high[16]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[16]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[16]),
        .O(\audio_out[15]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_96 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[16]),
        .O(\audio_out[15]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_97 
       (.I0(high[15]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[15]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[15]),
        .O(\audio_out[15]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \audio_out[15]_i_98 
       (.I0(\filter_reg[lp] ),
        .I1(low_reg[15]),
        .O(\audio_out[15]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[15]_i_99 
       (.I0(high[14]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[14]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[14]),
        .O(\audio_out[15]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[4]_i_10 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_7 ),
        .I3(out_next1),
        .I4(\audio_out[4]_i_22_n_0 ),
        .I5(\audio_out[4]_i_23_n_0 ),
        .O(\audio_out[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[4]_i_11 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_6 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_29_n_0 ),
        .I5(\audio_out[8]_i_30_n_0 ),
        .O(\audio_out[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[4]_i_12 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[0]_i_10_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[4]_i_24_n_0 ),
        .I5(\audio_out[4]_i_25_n_0 ),
        .O(\audio_out[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[4]_i_13 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_7 ),
        .I3(out_next1),
        .I4(\audio_out[4]_i_22_n_0 ),
        .I5(\audio_out[4]_i_23_n_0 ),
        .O(\audio_out[4]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h88880800)) 
    \audio_out[4]_i_14 
       (.I0(\audio_out[0]_i_11_n_0 ),
        .I1(\filter_reg[vol][3] [0]),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\audio_out_reg[0]_i_10_n_4 ),
        .I4(out_next1),
        .O(\audio_out[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[4]_i_15 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[0]_i_10_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[4]_i_24_n_0 ),
        .I5(\audio_out[4]_i_25_n_0 ),
        .O(\audio_out[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[4]_i_16 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[8]_i_18_n_4 ),
        .I2(out_next1),
        .O(\audio_out[4]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[4]_i_17 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[8]_i_18_n_5 ),
        .I2(out_next1),
        .O(\audio_out[4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[4]_i_18 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[8]_i_18_n_6 ),
        .I2(out_next1),
        .O(\audio_out[4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[4]_i_19 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[0]_i_10_n_6 ),
        .I2(out_next1),
        .O(\audio_out[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[4]_i_2 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[4]_i_10_n_0 ),
        .I2(\audio_out[4]_i_11_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[8]_i_18_n_5 ),
        .I5(out_next1),
        .O(\audio_out[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[4]_i_20 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[0]_i_10_n_7 ),
        .I2(out_next1),
        .O(\audio_out[4]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[4]_i_21 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [1]),
        .O(\audio_out[4]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[4]_i_22 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[4]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[4]_i_23 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[4]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[4]_i_24 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[4]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[4]_i_25 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[4]_i_3 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[4]_i_12_n_0 ),
        .I2(\audio_out[4]_i_13_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[8]_i_18_n_6 ),
        .I5(out_next1),
        .O(\audio_out[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[4]_i_4 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[4]_i_14_n_0 ),
        .I2(\audio_out[4]_i_15_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[8]_i_18_n_7 ),
        .I5(out_next1),
        .O(\audio_out[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC33CC33C693C3C3C)) 
    \audio_out[4]_i_5 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[4]_i_14_n_0 ),
        .I2(\audio_out[4]_i_15_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[8]_i_18_n_7 ),
        .I5(out_next1),
        .O(\audio_out[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[4]_i_6 
       (.I0(\audio_out[4]_i_2_n_0 ),
        .I1(\audio_out[4]_i_16_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[8]_i_17_n_0 ),
        .I4(\audio_out[8]_i_16_n_0 ),
        .O(\audio_out[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[4]_i_7 
       (.I0(\audio_out[4]_i_3_n_0 ),
        .I1(\audio_out[4]_i_17_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[4]_i_11_n_0 ),
        .I4(\audio_out[4]_i_10_n_0 ),
        .O(\audio_out[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[4]_i_8 
       (.I0(\audio_out[4]_i_4_n_0 ),
        .I1(\audio_out[4]_i_18_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[4]_i_13_n_0 ),
        .I4(\audio_out[4]_i_12_n_0 ),
        .O(\audio_out[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA556A6A6A)) 
    \audio_out[4]_i_9 
       (.I0(\audio_out[4]_i_5_n_0 ),
        .I1(\filter_reg[vol][3] [2]),
        .I2(\audio_out[4]_i_19_n_0 ),
        .I3(\filter_reg[vol][3] [3]),
        .I4(\audio_out[4]_i_20_n_0 ),
        .I5(\audio_out[4]_i_21_n_0 ),
        .O(\audio_out[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[8]_i_10 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_7 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_23_n_0 ),
        .I5(\audio_out[8]_i_24_n_0 ),
        .O(\audio_out[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[8]_i_11 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_6 ),
        .I3(out_next1),
        .I4(\audio_out[12]_i_29_n_0 ),
        .I5(\audio_out[12]_i_30_n_0 ),
        .O(\audio_out[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[8]_i_12 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_25_n_0 ),
        .I5(\audio_out[8]_i_26_n_0 ),
        .O(\audio_out[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[8]_i_13 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[12]_i_18_n_7 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_23_n_0 ),
        .I5(\audio_out[8]_i_24_n_0 ),
        .O(\audio_out[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[8]_i_14 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_5 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_27_n_0 ),
        .I5(\audio_out[8]_i_28_n_0 ),
        .O(\audio_out[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[8]_i_15 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_4 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_25_n_0 ),
        .I5(\audio_out[8]_i_26_n_0 ),
        .O(\audio_out[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC40CC40FFFF)) 
    \audio_out[8]_i_16 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_6 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_29_n_0 ),
        .I5(\audio_out[8]_i_30_n_0 ),
        .O(\audio_out[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCC4033BF33BFCC40)) 
    \audio_out[8]_i_17 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\filter_reg[vol][3] [1]),
        .I2(\audio_out_reg[8]_i_18_n_5 ),
        .I3(out_next1),
        .I4(\audio_out[8]_i_27_n_0 ),
        .I5(\audio_out[8]_i_28_n_0 ),
        .O(\audio_out[8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[8]_i_19 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[12]_i_18_n_4 ),
        .I2(out_next1),
        .O(\audio_out[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[8]_i_2 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[8]_i_10_n_0 ),
        .I2(\audio_out[8]_i_11_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[12]_i_18_n_5 ),
        .I5(out_next1),
        .O(\audio_out[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[8]_i_20 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[12]_i_18_n_5 ),
        .I2(out_next1),
        .O(\audio_out[8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[8]_i_21 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[12]_i_18_n_6 ),
        .I2(out_next1),
        .O(\audio_out[8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \audio_out[8]_i_22 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out_reg[12]_i_18_n_7 ),
        .I2(out_next1),
        .O(\audio_out[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_23 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[8]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_24 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[8]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_25 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[8]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_26 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_5 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[8]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_27 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[8]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_28 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_6 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[8]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_29 
       (.I0(out_next1),
        .I1(\audio_out_reg[0]_i_10_n_4 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [3]),
        .O(\audio_out[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[8]_i_3 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[8]_i_12_n_0 ),
        .I2(\audio_out[8]_i_13_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[12]_i_18_n_6 ),
        .I5(out_next1),
        .O(\audio_out[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h51FF)) 
    \audio_out[8]_i_30 
       (.I0(out_next1),
        .I1(\audio_out_reg[8]_i_18_n_7 ),
        .I2(\audio_out_reg[15]_i_14_n_4 ),
        .I3(\filter_reg[vol][3] [2]),
        .O(\audio_out[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[8]_i_31 
       (.I0(\audio_out[8]_i_39_n_0 ),
        .I1(out1_8),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_7[2]),
        .I5(\audio_out[8]_i_41_n_0 ),
        .O(\audio_out[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[8]_i_32 
       (.I0(\audio_out[8]_i_42_n_0 ),
        .I1(out1_9),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_7[1]),
        .I5(\audio_out[8]_i_44_n_0 ),
        .O(\audio_out[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[8]_i_33 
       (.I0(\audio_out[8]_i_45_n_0 ),
        .I1(out1_10),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(out1_7[0]),
        .I5(\audio_out[8]_i_47_n_0 ),
        .O(\audio_out[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEA888A8880)) 
    \audio_out[8]_i_34 
       (.I0(\audio_out[8]_i_48_n_0 ),
        .I1(out1_11),
        .I2(\filter_reg[off3] ),
        .I3(\filter_reg[filt][2] [2]),
        .I4(O[3]),
        .I5(\audio_out[8]_i_51_n_0 ),
        .O(\audio_out[8]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[8]_i_35 
       (.I0(\audio_out[8]_i_31_n_0 ),
        .I1(\audio_out[12]_i_51_n_0 ),
        .I2(out1_20),
        .I3(\audio_out[12]_i_48_n_0 ),
        .O(\audio_out[8]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[8]_i_36 
       (.I0(\audio_out[8]_i_32_n_0 ),
        .I1(\audio_out[8]_i_41_n_0 ),
        .I2(out1_19),
        .I3(\audio_out[8]_i_39_n_0 ),
        .O(\audio_out[8]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[8]_i_37 
       (.I0(\audio_out[8]_i_33_n_0 ),
        .I1(\audio_out[8]_i_44_n_0 ),
        .I2(out1_18),
        .I3(\audio_out[8]_i_42_n_0 ),
        .O(\audio_out[8]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \audio_out[8]_i_38 
       (.I0(\audio_out[8]_i_34_n_0 ),
        .I1(\audio_out[8]_i_47_n_0 ),
        .I2(out1_17),
        .I3(\audio_out[8]_i_45_n_0 ),
        .O(\audio_out[8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[8]_i_39 
       (.I0(high[5]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[5]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[5]),
        .O(\audio_out[8]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[8]_i_4 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[8]_i_14_n_0 ),
        .I2(\audio_out[8]_i_15_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[12]_i_18_n_7 ),
        .I5(out_next1),
        .O(\audio_out[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[8]_i_41 
       (.I0(high[6]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[6]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[6]),
        .O(\audio_out[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[8]_i_42 
       (.I0(high[4]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[4]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[4]),
        .O(\audio_out[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[8]_i_44 
       (.I0(high[5]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[5]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[5]),
        .O(\audio_out[8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[8]_i_45 
       (.I0(high[3]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[3]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[3]),
        .O(\audio_out[8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[8]_i_47 
       (.I0(high[4]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[4]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[4]),
        .O(\audio_out[8]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \audio_out[8]_i_48 
       (.I0(high[2]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[2]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[2]),
        .O(\audio_out[8]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hFCC0FCC0D4C0C0C0)) 
    \audio_out[8]_i_5 
       (.I0(\audio_out_reg[15]_i_14_n_4 ),
        .I1(\audio_out[8]_i_16_n_0 ),
        .I2(\audio_out[8]_i_17_n_0 ),
        .I3(\filter_reg[vol][3] [0]),
        .I4(\audio_out_reg[8]_i_18_n_4 ),
        .I5(out_next1),
        .O(\audio_out[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \audio_out[8]_i_51 
       (.I0(high[3]),
        .I1(\filter_reg[hp] ),
        .I2(\filter_reg[lp] ),
        .I3(low_reg[3]),
        .I4(\filter_reg[bp] ),
        .I5(band_reg[3]),
        .O(\audio_out[8]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[8]_i_6 
       (.I0(\audio_out[8]_i_2_n_0 ),
        .I1(\audio_out[8]_i_19_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[12]_i_17_n_0 ),
        .I4(\audio_out[12]_i_16_n_0 ),
        .O(\audio_out[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[8]_i_7 
       (.I0(\audio_out[8]_i_3_n_0 ),
        .I1(\audio_out[8]_i_20_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[8]_i_11_n_0 ),
        .I4(\audio_out[8]_i_10_n_0 ),
        .O(\audio_out[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[8]_i_8 
       (.I0(\audio_out[8]_i_4_n_0 ),
        .I1(\audio_out[8]_i_21_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[8]_i_13_n_0 ),
        .I4(\audio_out[8]_i_12_n_0 ),
        .O(\audio_out[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \audio_out[8]_i_9 
       (.I0(\audio_out[8]_i_5_n_0 ),
        .I1(\audio_out[8]_i_22_n_0 ),
        .I2(\filter_reg[vol][3] [0]),
        .I3(\audio_out[8]_i_15_n_0 ),
        .I4(\audio_out[8]_i_14_n_0 ),
        .O(\audio_out[8]_i_9_n_0 ));
  FDRE \audio_out_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(audio_out[0]),
        .R(SS));
  CARRY4 \audio_out_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\audio_out_reg[0]_i_1_n_0 ,\audio_out_reg[0]_i_1_n_1 ,\audio_out_reg[0]_i_1_n_2 ,\audio_out_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[0]_i_2_n_0 ,\audio_out[0]_i_3_n_0 ,\audio_out[0]_i_4_n_0 ,1'b0}),
        .O({p_1_in[0],\NLW_audio_out_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\audio_out[0]_i_5_n_0 ,\audio_out[0]_i_6_n_0 ,\audio_out[0]_i_7_n_0 ,\audio_out[0]_i_8_n_0 }));
  CARRY4 \audio_out_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\audio_out_reg[0]_i_10_n_0 ,\audio_out_reg[0]_i_10_n_1 ,\audio_out_reg[0]_i_10_n_2 ,\audio_out_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[0]_i_12_n_0 ,\audio_out[0]_i_13_n_0 ,\audio_out[0]_i_14_n_0 ,\audio_out[0]_i_15_n_0 }),
        .O({\audio_out_reg[0]_i_10_n_4 ,\audio_out_reg[0]_i_10_n_5 ,\audio_out_reg[0]_i_10_n_6 ,\audio_out_reg[0]_i_10_n_7 }),
        .S({\audio_out[0]_i_16_n_0 ,\audio_out[0]_i_17_n_0 ,\audio_out[0]_i_18_n_0 ,\audio_out[0]_i_19_n_0 }));
  FDRE \audio_out_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[10]),
        .Q(audio_out[10]),
        .R(SS));
  FDRE \audio_out_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[11]),
        .Q(audio_out[11]),
        .R(SS));
  FDRE \audio_out_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[12]),
        .Q(audio_out[12]),
        .R(SS));
  CARRY4 \audio_out_reg[12]_i_1 
       (.CI(\audio_out_reg[8]_i_1_n_0 ),
        .CO({\audio_out_reg[12]_i_1_n_0 ,\audio_out_reg[12]_i_1_n_1 ,\audio_out_reg[12]_i_1_n_2 ,\audio_out_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[12]_i_2_n_0 ,\audio_out[12]_i_3_n_0 ,\audio_out[12]_i_4_n_0 ,\audio_out[12]_i_5_n_0 }),
        .O(p_1_in[12:9]),
        .S({\audio_out[12]_i_6_n_0 ,\audio_out[12]_i_7_n_0 ,\audio_out[12]_i_8_n_0 ,\audio_out[12]_i_9_n_0 }));
  CARRY4 \audio_out_reg[12]_i_18 
       (.CI(\audio_out_reg[8]_i_18_n_0 ),
        .CO({\audio_out_reg[12]_i_18_n_0 ,\audio_out_reg[12]_i_18_n_1 ,\audio_out_reg[12]_i_18_n_2 ,\audio_out_reg[12]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[12]_i_31_n_0 ,\audio_out[12]_i_32_n_0 ,\audio_out[12]_i_33_n_0 ,\audio_out[12]_i_34_n_0 }),
        .O({\audio_out_reg[12]_i_18_n_4 ,\audio_out_reg[12]_i_18_n_5 ,\audio_out_reg[12]_i_18_n_6 ,\audio_out_reg[12]_i_18_n_7 }),
        .S({\audio_out[12]_i_35_n_0 ,\audio_out[12]_i_36_n_0 ,\audio_out[12]_i_37_n_0 ,\audio_out[12]_i_38_n_0 }));
  FDRE \audio_out_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[13]),
        .Q(audio_out[13]),
        .R(SS));
  FDRE \audio_out_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[14]),
        .Q(audio_out[14]),
        .R(SS));
  FDRE \audio_out_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[15]),
        .Q(audio_out[15]),
        .R(SS));
  CARRY4 \audio_out_reg[15]_i_14 
       (.CI(\audio_out_reg[15]_i_31_n_0 ),
        .CO({\NLW_audio_out_reg[15]_i_14_CO_UNCONNECTED [3],\audio_out_reg[15]_i_14_n_1 ,\audio_out_reg[15]_i_14_n_2 ,\audio_out_reg[15]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\audio_out[15]_i_32_n_0 ,\audio_out[15]_i_33_n_0 ,\audio_out[15]_i_34_n_0 }),
        .O({\audio_out_reg[15]_i_14_n_4 ,\audio_out_reg[15]_i_14_n_5 ,\audio_out_reg[15]_i_14_n_6 ,\audio_out_reg[15]_i_14_n_7 }),
        .S({\audio_out[15]_i_35_n_0 ,\audio_out[15]_i_36_n_0 ,\audio_out[15]_i_37_n_0 ,\audio_out[15]_i_38_n_0 }));
  CARRY4 \audio_out_reg[15]_i_17 
       (.CI(\audio_out_reg[15]_i_21_n_0 ),
        .CO({\audio_out_reg[15]_i_17_n_0 ,\audio_out_reg[15]_i_17_n_1 ,\audio_out_reg[15]_i_17_n_2 ,\audio_out_reg[15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[15]_i_43_n_0 ,\audio_out[15]_i_44_n_0 ,\audio_out[15]_i_45_n_0 ,\audio_out[15]_i_46_n_0 }),
        .O({\audio_out_reg[15]_i_17_n_4 ,\audio_out_reg[15]_i_17_n_5 ,\audio_out_reg[15]_i_17_n_6 ,\audio_out_reg[15]_i_17_n_7 }),
        .S({\audio_out[15]_i_47_n_0 ,\audio_out[15]_i_48_n_0 ,\audio_out[15]_i_49_n_0 ,\audio_out[15]_i_50_n_0 }));
  CARRY4 \audio_out_reg[15]_i_18 
       (.CI(\audio_out_reg[15]_i_51_n_0 ),
        .CO({\NLW_audio_out_reg[15]_i_18_CO_UNCONNECTED [3],out_next1,\audio_out_reg[15]_i_18_n_2 ,\audio_out_reg[15]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\audio_out[15]_i_52_n_0 ,\audio_out[15]_i_53_n_0 ,\audio_out[15]_i_54_n_0 }),
        .O(\NLW_audio_out_reg[15]_i_18_O_UNCONNECTED [3:0]),
        .S({1'b0,\audio_out[15]_i_55_n_0 ,\audio_out[15]_i_56_n_0 ,\audio_out[15]_i_57_n_0 }));
  CARRY4 \audio_out_reg[15]_i_2 
       (.CI(\audio_out_reg[12]_i_1_n_0 ),
        .CO({\NLW_audio_out_reg[15]_i_2_CO_UNCONNECTED [3:2],\audio_out_reg[15]_i_2_n_2 ,\audio_out_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\audio_out[15]_i_7_n_0 ,\audio_out[15]_i_8_n_0 }),
        .O({\NLW_audio_out_reg[15]_i_2_O_UNCONNECTED [3],p_1_in[15:13]}),
        .S({1'b0,\audio_out[15]_i_9_n_0 ,\audio_out[15]_i_10_n_0 ,\audio_out[15]_i_11_n_0 }));
  CARRY4 \audio_out_reg[15]_i_21 
       (.CI(\audio_out_reg[12]_i_18_n_0 ),
        .CO({\audio_out_reg[15]_i_21_n_0 ,\audio_out_reg[15]_i_21_n_1 ,\audio_out_reg[15]_i_21_n_2 ,\audio_out_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[15]_i_60_n_0 ,\audio_out[15]_i_61_n_0 ,\audio_out[15]_i_62_n_0 ,\audio_out[15]_i_63_n_0 }),
        .O({\audio_out_reg[15]_i_21_n_4 ,\audio_out_reg[15]_i_21_n_5 ,\audio_out_reg[15]_i_21_n_6 ,\audio_out_reg[15]_i_21_n_7 }),
        .S({\audio_out[15]_i_64_n_0 ,\audio_out[15]_i_65_n_0 ,\audio_out[15]_i_66_n_0 ,\audio_out[15]_i_67_n_0 }));
  CARRY4 \audio_out_reg[15]_i_31 
       (.CI(\audio_out_reg[15]_i_70_n_0 ),
        .CO({\audio_out_reg[15]_i_31_n_0 ,\audio_out_reg[15]_i_31_n_1 ,\audio_out_reg[15]_i_31_n_2 ,\audio_out_reg[15]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[15]_i_71_n_0 ,\audio_out[15]_i_72_n_0 ,\audio_out[15]_i_73_n_0 ,\audio_out[15]_i_74_n_0 }),
        .O({\audio_out_reg[15]_i_31_n_4 ,\audio_out_reg[15]_i_31_n_5 ,\audio_out_reg[15]_i_31_n_6 ,\audio_out_reg[15]_i_31_n_7 }),
        .S({\audio_out[15]_i_75_n_0 ,\audio_out[15]_i_76_n_0 ,\audio_out[15]_i_77_n_0 ,\audio_out[15]_i_78_n_0 }));
  CARRY4 \audio_out_reg[15]_i_51 
       (.CI(1'b0),
        .CO({\audio_out_reg[15]_i_51_n_0 ,\audio_out_reg[15]_i_51_n_1 ,\audio_out_reg[15]_i_51_n_2 ,\audio_out_reg[15]_i_51_n_3 }),
        .CYINIT(\audio_out[15]_i_105_n_0 ),
        .DI({\audio_out[15]_i_106_n_0 ,\audio_out[15]_i_107_n_0 ,\audio_out[15]_i_108_n_0 ,\audio_out[15]_i_109_n_0 }),
        .O(\NLW_audio_out_reg[15]_i_51_O_UNCONNECTED [3:0]),
        .S({\audio_out[15]_i_110_n_0 ,\audio_out[15]_i_111_n_0 ,\audio_out[15]_i_112_n_0 ,\audio_out[15]_i_113_n_0 }));
  CARRY4 \audio_out_reg[15]_i_70 
       (.CI(\audio_out_reg[15]_i_17_n_0 ),
        .CO({\audio_out_reg[15]_i_70_n_0 ,\audio_out_reg[15]_i_70_n_1 ,\audio_out_reg[15]_i_70_n_2 ,\audio_out_reg[15]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[15]_i_130_n_0 ,\audio_out[15]_i_131_n_0 ,\audio_out[15]_i_132_n_0 ,\audio_out[15]_i_133_n_0 }),
        .O({\audio_out_reg[15]_i_70_n_4 ,\audio_out_reg[15]_i_70_n_5 ,\audio_out_reg[15]_i_70_n_6 ,\audio_out_reg[15]_i_70_n_7 }),
        .S({\audio_out[15]_i_134_n_0 ,\audio_out[15]_i_135_n_0 ,\audio_out[15]_i_136_n_0 ,\audio_out[15]_i_137_n_0 }));
  FDRE \audio_out_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(audio_out[1]),
        .R(SS));
  FDRE \audio_out_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(audio_out[2]),
        .R(SS));
  FDRE \audio_out_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(audio_out[3]),
        .R(SS));
  FDRE \audio_out_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(audio_out[4]),
        .R(SS));
  CARRY4 \audio_out_reg[4]_i_1 
       (.CI(\audio_out_reg[0]_i_1_n_0 ),
        .CO({\audio_out_reg[4]_i_1_n_0 ,\audio_out_reg[4]_i_1_n_1 ,\audio_out_reg[4]_i_1_n_2 ,\audio_out_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[4]_i_2_n_0 ,\audio_out[4]_i_3_n_0 ,\audio_out[4]_i_4_n_0 ,\audio_out[4]_i_5_n_0 }),
        .O(p_1_in[4:1]),
        .S({\audio_out[4]_i_6_n_0 ,\audio_out[4]_i_7_n_0 ,\audio_out[4]_i_8_n_0 ,\audio_out[4]_i_9_n_0 }));
  FDRE \audio_out_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(audio_out[5]),
        .R(SS));
  FDRE \audio_out_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(audio_out[6]),
        .R(SS));
  FDRE \audio_out_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(audio_out[7]),
        .R(SS));
  FDRE \audio_out_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[8]),
        .Q(audio_out[8]),
        .R(SS));
  CARRY4 \audio_out_reg[8]_i_1 
       (.CI(\audio_out_reg[4]_i_1_n_0 ),
        .CO({\audio_out_reg[8]_i_1_n_0 ,\audio_out_reg[8]_i_1_n_1 ,\audio_out_reg[8]_i_1_n_2 ,\audio_out_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[8]_i_2_n_0 ,\audio_out[8]_i_3_n_0 ,\audio_out[8]_i_4_n_0 ,\audio_out[8]_i_5_n_0 }),
        .O(p_1_in[8:5]),
        .S({\audio_out[8]_i_6_n_0 ,\audio_out[8]_i_7_n_0 ,\audio_out[8]_i_8_n_0 ,\audio_out[8]_i_9_n_0 }));
  CARRY4 \audio_out_reg[8]_i_18 
       (.CI(\audio_out_reg[0]_i_10_n_0 ),
        .CO({\audio_out_reg[8]_i_18_n_0 ,\audio_out_reg[8]_i_18_n_1 ,\audio_out_reg[8]_i_18_n_2 ,\audio_out_reg[8]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[8]_i_31_n_0 ,\audio_out[8]_i_32_n_0 ,\audio_out[8]_i_33_n_0 ,\audio_out[8]_i_34_n_0 }),
        .O({\audio_out_reg[8]_i_18_n_4 ,\audio_out_reg[8]_i_18_n_5 ,\audio_out_reg[8]_i_18_n_6 ,\audio_out_reg[8]_i_18_n_7 }),
        .S({\audio_out[8]_i_35_n_0 ,\audio_out[8]_i_36_n_0 ,\audio_out[8]_i_37_n_0 ,\audio_out[8]_i_38_n_0 }));
  FDRE \audio_out_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_in[9]),
        .Q(audio_out[9]),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    \band[0]_i_2 
       (.I0(low5__0_n_103),
        .I1(band_reg[3]),
        .O(\band[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[0]_i_3 
       (.I0(low5__0_n_104),
        .I1(band_reg[2]),
        .O(\band[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[0]_i_4 
       (.I0(low5__0_n_105),
        .I1(band_reg[1]),
        .O(\band[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[0]_i_5 
       (.I0(low5_n_89),
        .I1(band_reg[0]),
        .O(\band[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[12]_i_2 
       (.I0(p_0_in0),
        .I1(band_reg[15]),
        .O(\band[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[12]_i_3 
       (.I0(low5__0_n_92),
        .I1(band_reg[14]),
        .O(\band[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[12]_i_4 
       (.I0(low5__0_n_93),
        .I1(band_reg[13]),
        .O(\band[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[12]_i_5 
       (.I0(low5__0_n_94),
        .I1(band_reg[12]),
        .O(\band[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[16]_i_2 
       (.I0(p_0_in0),
        .I1(band_reg[19]),
        .O(\band[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[16]_i_3 
       (.I0(p_0_in0),
        .I1(band_reg[18]),
        .O(\band[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[16]_i_4 
       (.I0(p_0_in0),
        .I1(band_reg[17]),
        .O(\band[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[16]_i_5 
       (.I0(p_0_in0),
        .I1(band_reg[16]),
        .O(\band[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[20]_i_2 
       (.I0(p_0_in0),
        .I1(band_reg[23]),
        .O(\band[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[20]_i_3 
       (.I0(p_0_in0),
        .I1(band_reg[22]),
        .O(\band[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[20]_i_4 
       (.I0(p_0_in0),
        .I1(band_reg[21]),
        .O(\band[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[20]_i_5 
       (.I0(p_0_in0),
        .I1(band_reg[20]),
        .O(\band[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[24]_i_2 
       (.I0(p_0_in0),
        .I1(band_reg[27]),
        .O(\band[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[24]_i_3 
       (.I0(p_0_in0),
        .I1(band_reg[26]),
        .O(\band[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[24]_i_4 
       (.I0(p_0_in0),
        .I1(band_reg[25]),
        .O(\band[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[24]_i_5 
       (.I0(p_0_in0),
        .I1(band_reg[24]),
        .O(\band[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[28]_i_2 
       (.I0(p_0_in0),
        .I1(band_reg[31]),
        .O(\band[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[28]_i_3 
       (.I0(p_0_in0),
        .I1(band_reg[30]),
        .O(\band[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[28]_i_4 
       (.I0(p_0_in0),
        .I1(band_reg[29]),
        .O(\band[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[28]_i_5 
       (.I0(p_0_in0),
        .I1(band_reg[28]),
        .O(\band[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[4]_i_2 
       (.I0(low5__0_n_99),
        .I1(band_reg[7]),
        .O(\band[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[4]_i_3 
       (.I0(low5__0_n_100),
        .I1(band_reg[6]),
        .O(\band[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[4]_i_4 
       (.I0(low5__0_n_101),
        .I1(band_reg[5]),
        .O(\band[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[4]_i_5 
       (.I0(low5__0_n_102),
        .I1(band_reg[4]),
        .O(\band[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[8]_i_2 
       (.I0(low5__0_n_95),
        .I1(band_reg[11]),
        .O(\band[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[8]_i_3 
       (.I0(low5__0_n_96),
        .I1(band_reg[10]),
        .O(\band[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[8]_i_4 
       (.I0(low5__0_n_97),
        .I1(band_reg[9]),
        .O(\band[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \band[8]_i_5 
       (.I0(low5__0_n_98),
        .I1(band_reg[8]),
        .O(\band[8]_i_5_n_0 ));
  FDRE \band_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[0]_i_1_n_7 ),
        .Q(band_reg[0]),
        .R(SS));
  CARRY4 \band_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\band_reg[0]_i_1_n_0 ,\band_reg[0]_i_1_n_1 ,\band_reg[0]_i_1_n_2 ,\band_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({low5__0_n_103,low5__0_n_104,low5__0_n_105,low5_n_89}),
        .O({\band_reg[0]_i_1_n_4 ,\band_reg[0]_i_1_n_5 ,\band_reg[0]_i_1_n_6 ,\band_reg[0]_i_1_n_7 }),
        .S({\band[0]_i_2_n_0 ,\band[0]_i_3_n_0 ,\band[0]_i_4_n_0 ,\band[0]_i_5_n_0 }));
  FDRE \band_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[8]_i_1_n_5 ),
        .Q(band_reg[10]),
        .R(SS));
  FDRE \band_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[8]_i_1_n_4 ),
        .Q(band_reg[11]),
        .R(SS));
  FDRE \band_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[12]_i_1_n_7 ),
        .Q(band_reg[12]),
        .R(SS));
  CARRY4 \band_reg[12]_i_1 
       (.CI(\band_reg[8]_i_1_n_0 ),
        .CO({\band_reg[12]_i_1_n_0 ,\band_reg[12]_i_1_n_1 ,\band_reg[12]_i_1_n_2 ,\band_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_0_in0,low5__0_n_92,low5__0_n_93,low5__0_n_94}),
        .O({\band_reg[12]_i_1_n_4 ,\band_reg[12]_i_1_n_5 ,\band_reg[12]_i_1_n_6 ,\band_reg[12]_i_1_n_7 }),
        .S({\band[12]_i_2_n_0 ,\band[12]_i_3_n_0 ,\band[12]_i_4_n_0 ,\band[12]_i_5_n_0 }));
  FDRE \band_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[12]_i_1_n_6 ),
        .Q(band_reg[13]),
        .R(SS));
  FDRE \band_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[12]_i_1_n_5 ),
        .Q(band_reg[14]),
        .R(SS));
  FDRE \band_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[12]_i_1_n_4 ),
        .Q(band_reg[15]),
        .R(SS));
  FDRE \band_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[16]_i_1_n_7 ),
        .Q(band_reg[16]),
        .R(SS));
  CARRY4 \band_reg[16]_i_1 
       (.CI(\band_reg[12]_i_1_n_0 ),
        .CO({\band_reg[16]_i_1_n_0 ,\band_reg[16]_i_1_n_1 ,\band_reg[16]_i_1_n_2 ,\band_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_0_in0,p_0_in0,p_0_in0,p_0_in0}),
        .O({\band_reg[16]_i_1_n_4 ,\band_reg[16]_i_1_n_5 ,\band_reg[16]_i_1_n_6 ,\band_reg[16]_i_1_n_7 }),
        .S({\band[16]_i_2_n_0 ,\band[16]_i_3_n_0 ,\band[16]_i_4_n_0 ,\band[16]_i_5_n_0 }));
  FDRE \band_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[16]_i_1_n_6 ),
        .Q(band_reg[17]),
        .R(SS));
  FDRE \band_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[16]_i_1_n_5 ),
        .Q(band_reg[18]),
        .R(SS));
  FDRE \band_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[16]_i_1_n_4 ),
        .Q(band_reg[19]),
        .R(SS));
  FDRE \band_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[0]_i_1_n_6 ),
        .Q(band_reg[1]),
        .R(SS));
  FDRE \band_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[20]_i_1_n_7 ),
        .Q(band_reg[20]),
        .R(SS));
  CARRY4 \band_reg[20]_i_1 
       (.CI(\band_reg[16]_i_1_n_0 ),
        .CO({\band_reg[20]_i_1_n_0 ,\band_reg[20]_i_1_n_1 ,\band_reg[20]_i_1_n_2 ,\band_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_0_in0,p_0_in0,p_0_in0,p_0_in0}),
        .O({\band_reg[20]_i_1_n_4 ,\band_reg[20]_i_1_n_5 ,\band_reg[20]_i_1_n_6 ,\band_reg[20]_i_1_n_7 }),
        .S({\band[20]_i_2_n_0 ,\band[20]_i_3_n_0 ,\band[20]_i_4_n_0 ,\band[20]_i_5_n_0 }));
  FDRE \band_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[20]_i_1_n_6 ),
        .Q(band_reg[21]),
        .R(SS));
  FDRE \band_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[20]_i_1_n_5 ),
        .Q(band_reg[22]),
        .R(SS));
  FDRE \band_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[20]_i_1_n_4 ),
        .Q(band_reg[23]),
        .R(SS));
  FDRE \band_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[24]_i_1_n_7 ),
        .Q(band_reg[24]),
        .R(SS));
  CARRY4 \band_reg[24]_i_1 
       (.CI(\band_reg[20]_i_1_n_0 ),
        .CO({\band_reg[24]_i_1_n_0 ,\band_reg[24]_i_1_n_1 ,\band_reg[24]_i_1_n_2 ,\band_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_0_in0,p_0_in0,p_0_in0,p_0_in0}),
        .O({\band_reg[24]_i_1_n_4 ,\band_reg[24]_i_1_n_5 ,\band_reg[24]_i_1_n_6 ,\band_reg[24]_i_1_n_7 }),
        .S({\band[24]_i_2_n_0 ,\band[24]_i_3_n_0 ,\band[24]_i_4_n_0 ,\band[24]_i_5_n_0 }));
  FDRE \band_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[24]_i_1_n_6 ),
        .Q(band_reg[25]),
        .R(SS));
  FDRE \band_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[24]_i_1_n_5 ),
        .Q(band_reg[26]),
        .R(SS));
  FDRE \band_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[24]_i_1_n_4 ),
        .Q(band_reg[27]),
        .R(SS));
  FDRE \band_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[28]_i_1_n_7 ),
        .Q(band_reg[28]),
        .R(SS));
  CARRY4 \band_reg[28]_i_1 
       (.CI(\band_reg[24]_i_1_n_0 ),
        .CO({\NLW_band_reg[28]_i_1_CO_UNCONNECTED [3],\band_reg[28]_i_1_n_1 ,\band_reg[28]_i_1_n_2 ,\band_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_0_in0,p_0_in0,p_0_in0}),
        .O({\band_reg[28]_i_1_n_4 ,\band_reg[28]_i_1_n_5 ,\band_reg[28]_i_1_n_6 ,\band_reg[28]_i_1_n_7 }),
        .S({\band[28]_i_2_n_0 ,\band[28]_i_3_n_0 ,\band[28]_i_4_n_0 ,\band[28]_i_5_n_0 }));
  FDRE \band_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[28]_i_1_n_6 ),
        .Q(band_reg[29]),
        .R(SS));
  FDRE \band_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[0]_i_1_n_5 ),
        .Q(band_reg[2]),
        .R(SS));
  FDRE \band_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[28]_i_1_n_5 ),
        .Q(band_reg[30]),
        .R(SS));
  FDRE \band_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[28]_i_1_n_4 ),
        .Q(band_reg[31]),
        .R(SS));
  FDRE \band_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[0]_i_1_n_4 ),
        .Q(band_reg[3]),
        .R(SS));
  FDRE \band_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[4]_i_1_n_7 ),
        .Q(band_reg[4]),
        .R(SS));
  CARRY4 \band_reg[4]_i_1 
       (.CI(\band_reg[0]_i_1_n_0 ),
        .CO({\band_reg[4]_i_1_n_0 ,\band_reg[4]_i_1_n_1 ,\band_reg[4]_i_1_n_2 ,\band_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({low5__0_n_99,low5__0_n_100,low5__0_n_101,low5__0_n_102}),
        .O({\band_reg[4]_i_1_n_4 ,\band_reg[4]_i_1_n_5 ,\band_reg[4]_i_1_n_6 ,\band_reg[4]_i_1_n_7 }),
        .S({\band[4]_i_2_n_0 ,\band[4]_i_3_n_0 ,\band[4]_i_4_n_0 ,\band[4]_i_5_n_0 }));
  FDRE \band_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[4]_i_1_n_6 ),
        .Q(band_reg[5]),
        .R(SS));
  FDRE \band_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[4]_i_1_n_5 ),
        .Q(band_reg[6]),
        .R(SS));
  FDRE \band_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[4]_i_1_n_4 ),
        .Q(band_reg[7]),
        .R(SS));
  FDRE \band_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[8]_i_1_n_7 ),
        .Q(band_reg[8]),
        .R(SS));
  CARRY4 \band_reg[8]_i_1 
       (.CI(\band_reg[4]_i_1_n_0 ),
        .CO({\band_reg[8]_i_1_n_0 ,\band_reg[8]_i_1_n_1 ,\band_reg[8]_i_1_n_2 ,\band_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({low5__0_n_95,low5__0_n_96,low5__0_n_97,low5__0_n_98}),
        .O({\band_reg[8]_i_1_n_4 ,\band_reg[8]_i_1_n_5 ,\band_reg[8]_i_1_n_6 ,\band_reg[8]_i_1_n_7 }),
        .S({\band[8]_i_2_n_0 ,\band[8]_i_3_n_0 ,\band[8]_i_4_n_0 ,\band[8]_i_5_n_0 }));
  FDRE \band_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\band_reg[8]_i_1_n_6 ),
        .Q(band_reg[9]),
        .R(SS));
  FDRE \high_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[0]),
        .Q(high[0]),
        .R(SS));
  FDRE \high_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[10]),
        .Q(high[10]),
        .R(SS));
  FDRE \high_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[11]),
        .Q(high[11]),
        .R(SS));
  FDRE \high_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[12]),
        .Q(high[12]),
        .R(SS));
  FDRE \high_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[13]),
        .Q(high[13]),
        .R(SS));
  FDRE \high_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[14]),
        .Q(high[14]),
        .R(SS));
  FDRE \high_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[15]),
        .Q(high[15]),
        .R(SS));
  FDRE \high_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[16]),
        .Q(high[16]),
        .R(SS));
  FDRE \high_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[17]),
        .Q(high[17]),
        .R(SS));
  FDRE \high_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[18]),
        .Q(high[18]),
        .R(SS));
  FDRE \high_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[19]),
        .Q(high[19]),
        .R(SS));
  FDRE \high_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[1]),
        .Q(high[1]),
        .R(SS));
  FDRE \high_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[20]),
        .Q(high[20]),
        .R(SS));
  FDRE \high_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[21]),
        .Q(high[21]),
        .R(SS));
  FDRE \high_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[22]),
        .Q(high[22]),
        .R(SS));
  FDRE \high_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[23]),
        .Q(high[23]),
        .R(SS));
  FDRE \high_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[24]),
        .Q(high[24]),
        .R(SS));
  FDRE \high_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[25]),
        .Q(high[25]),
        .R(SS));
  FDRE \high_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[26]),
        .Q(high[26]),
        .R(SS));
  FDRE \high_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[27]),
        .Q(high[27]),
        .R(SS));
  FDRE \high_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[28]),
        .Q(high[28]),
        .R(SS));
  FDRE \high_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[29]),
        .Q(high[29]),
        .R(SS));
  FDRE \high_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[2]),
        .Q(high[2]),
        .R(SS));
  FDRE \high_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[30]),
        .Q(high[30]),
        .R(SS));
  FDRE \high_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[31]),
        .Q(high[31]),
        .R(SS));
  FDRE \high_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[3]),
        .Q(high[3]),
        .R(SS));
  FDRE \high_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[4]),
        .Q(high[4]),
        .R(SS));
  FDRE \high_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[5]),
        .Q(high[5]),
        .R(SS));
  FDRE \high_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[6]),
        .Q(high[6]),
        .R(SS));
  FDRE \high_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[7]),
        .Q(high[7]),
        .R(SS));
  FDRE \high_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[8]),
        .Q(high[8]),
        .R(SS));
  FDRE \high_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(low6[9]),
        .Q(high[9]),
        .R(SS));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,band_next[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low2_OVERFLOW_UNCONNECTED),
        .P({low2_n_58,low2_n_59,low2_n_60,low2_n_61,low2_n_62,low2_n_63,low2_n_64,low2_n_65,low2_n_66,low2_n_67,low2_n_68,low2_n_69,low2_n_70,low2_n_71,low2_n_72,low2_n_73,low2_n_74,low2_n_75,low2_n_76,low2_n_77,low2_n_78,low2_n_79,low2_n_80,low2_n_81,low2_n_82,low2_n_83,low2_n_84,low2_n_85,low2_n_86,low2_n_87,low2_n_88,low2_n_89,low2_n_90,low2_n_91,low2_n_92,low2_n_93,low2_n_94,low2_n_95,low2_n_96,low2_n_97,low2_n_98,low2_n_99,low2_n_100,low2_n_101,low2_n_102,low2_n_103,low2_n_104,low2_n_105}),
        .PATTERNBDETECT(NLW_low2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({low2_n_106,low2_n_107,low2_n_108,low2_n_109,low2_n_110,low2_n_111,low2_n_112,low2_n_113,low2_n_114,low2_n_115,low2_n_116,low2_n_117,low2_n_118,low2_n_119,low2_n_120,low2_n_121,low2_n_122,low2_n_123,low2_n_124,low2_n_125,low2_n_126,low2_n_127,low2_n_128,low2_n_129,low2_n_130,low2_n_131,low2_n_132,low2_n_133,low2_n_134,low2_n_135,low2_n_136,low2_n_137,low2_n_138,low2_n_139,low2_n_140,low2_n_141,low2_n_142,low2_n_143,low2_n_144,low2_n_145,low2_n_146,low2_n_147,low2_n_148,low2_n_149,low2_n_150,low2_n_151,low2_n_152,low2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low2__0
       (.A({band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31],band_next[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low2__0_OVERFLOW_UNCONNECTED),
        .P({low2__0_n_58,low2__0_n_59,low2__0_n_60,low2__0_n_61,low2__0_n_62,low2__0_n_63,low2__0_n_64,low2__0_n_65,low2__0_n_66,low2__0_n_67,low2__0_n_68,low2__0_n_69,low2__0_n_70,low2__0_n_71,low2__0_n_72,low2__0_n_73,low2__0_n_74,low2__0_n_75,low2__0_n_76,low2__0_n_77,low2__0_n_78,low2__0_n_79,low2__0_n_80,low2__0_n_81,low2__0_n_82,low2__0_n_83,low2__0_n_84,low2__0_n_85,low2__0_n_86,low2__0_n_87,low2__0_n_88,low2__0_n_89,low2__0_n_90,in0,low2__0_n_92,low2__0_n_93,low2__0_n_94,low2__0_n_95,low2__0_n_96,low2__0_n_97,low2__0_n_98,low2__0_n_99,low2__0_n_100,low2__0_n_101,low2__0_n_102,low2__0_n_103,low2__0_n_104,low2__0_n_105}),
        .PATTERNBDETECT(NLW_low2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({low2_n_106,low2_n_107,low2_n_108,low2_n_109,low2_n_110,low2_n_111,low2_n_112,low2_n_113,low2_n_114,low2_n_115,low2_n_116,low2_n_117,low2_n_118,low2_n_119,low2_n_120,low2_n_121,low2_n_122,low2_n_123,low2_n_124,low2_n_125,low2_n_126,low2_n_127,low2_n_128,low2_n_129,low2_n_130,low2_n_131,low2_n_132,low2_n_133,low2_n_134,low2_n_135,low2_n_136,low2_n_137,low2_n_138,low2_n_139,low2_n_140,low2_n_141,low2_n_142,low2_n_143,low2_n_144,low2_n_145,low2_n_146,low2_n_147,low2_n_148,low2_n_149,low2_n_150,low2_n_151,low2_n_152,low2_n_153}),
        .PCOUT(NLW_low2__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low2__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,low6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low5_OVERFLOW_UNCONNECTED),
        .P({low5_n_58,low5_n_59,low5_n_60,low5_n_61,low5_n_62,low5_n_63,low5_n_64,low5_n_65,low5_n_66,low5_n_67,low5_n_68,low5_n_69,low5_n_70,low5_n_71,low5_n_72,low5_n_73,low5_n_74,low5_n_75,low5_n_76,low5_n_77,low5_n_78,low5_n_79,low5_n_80,low5_n_81,low5_n_82,low5_n_83,low5_n_84,low5_n_85,low5_n_86,low5_n_87,low5_n_88,low5_n_89,low5_n_90,low5_n_91,low5_n_92,low5_n_93,low5_n_94,low5_n_95,low5_n_96,low5_n_97,low5_n_98,low5_n_99,low5_n_100,low5_n_101,low5_n_102,low5_n_103,low5_n_104,low5_n_105}),
        .PATTERNBDETECT(NLW_low5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low5_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({low5_n_106,low5_n_107,low5_n_108,low5_n_109,low5_n_110,low5_n_111,low5_n_112,low5_n_113,low5_n_114,low5_n_115,low5_n_116,low5_n_117,low5_n_118,low5_n_119,low5_n_120,low5_n_121,low5_n_122,low5_n_123,low5_n_124,low5_n_125,low5_n_126,low5_n_127,low5_n_128,low5_n_129,low5_n_130,low5_n_131,low5_n_132,low5_n_133,low5_n_134,low5_n_135,low5_n_136,low5_n_137,low5_n_138,low5_n_139,low5_n_140,low5_n_141,low5_n_142,low5_n_143,low5_n_144,low5_n_145,low5_n_146,low5_n_147,low5_n_148,low5_n_149,low5_n_150,low5_n_151,low5_n_152,low5_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low5_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low5__0
       (.A({low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31],low6[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low5__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low5__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low5__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low5__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low5__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low5__0_OVERFLOW_UNCONNECTED),
        .P({low5__0_n_58,low5__0_n_59,low5__0_n_60,low5__0_n_61,low5__0_n_62,low5__0_n_63,low5__0_n_64,low5__0_n_65,low5__0_n_66,low5__0_n_67,low5__0_n_68,low5__0_n_69,low5__0_n_70,low5__0_n_71,low5__0_n_72,low5__0_n_73,low5__0_n_74,low5__0_n_75,low5__0_n_76,low5__0_n_77,low5__0_n_78,low5__0_n_79,low5__0_n_80,low5__0_n_81,low5__0_n_82,low5__0_n_83,low5__0_n_84,low5__0_n_85,low5__0_n_86,low5__0_n_87,low5__0_n_88,low5__0_n_89,low5__0_n_90,p_0_in0,low5__0_n_92,low5__0_n_93,low5__0_n_94,low5__0_n_95,low5__0_n_96,low5__0_n_97,low5__0_n_98,low5__0_n_99,low5__0_n_100,low5__0_n_101,low5__0_n_102,low5__0_n_103,low5__0_n_104,low5__0_n_105}),
        .PATTERNBDETECT(NLW_low5__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low5__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({low5_n_106,low5_n_107,low5_n_108,low5_n_109,low5_n_110,low5_n_111,low5_n_112,low5_n_113,low5_n_114,low5_n_115,low5_n_116,low5_n_117,low5_n_118,low5_n_119,low5_n_120,low5_n_121,low5_n_122,low5_n_123,low5_n_124,low5_n_125,low5_n_126,low5_n_127,low5_n_128,low5_n_129,low5_n_130,low5_n_131,low5_n_132,low5_n_133,low5_n_134,low5_n_135,low5_n_136,low5_n_137,low5_n_138,low5_n_139,low5_n_140,low5_n_141,low5_n_142,low5_n_143,low5_n_144,low5_n_145,low5_n_146,low5_n_147,low5_n_148,low5_n_149,low5_n_150,low5_n_151,low5_n_152,low5_n_153}),
        .PCOUT(NLW_low5__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low5__0_UNDERFLOW_UNCONNECTED));
  CARRY4 low5__0_i_1
       (.CI(low5__0_i_2_n_0),
        .CO({NLW_low5__0_i_1_CO_UNCONNECTED[3],low5__0_i_1_n_1,low5__0_i_1_n_2,low5__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,low5__0_i_4_n_0,low5__0_i_5_n_0,low5__0_i_6_n_0}),
        .O(low6[31:28]),
        .S({low5__0_i_7_n_0,low5__0_i_8_n_0,low5__0_i_9_n_0,low5__0_i_10_n_0}));
  LUT3 #(
    .INIT(8'h87)) 
    low5__0_i_10
       (.I0(low_reg[26]),
        .I1(low_reg[27]),
        .I2(low_reg[28]),
        .O(low5__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    low5__0_i_11
       (.I0(low_reg[26]),
        .I1(low_reg[25]),
        .O(low5__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    low5__0_i_12
       (.I0(low_reg[25]),
        .I1(low_reg[24]),
        .O(low5__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    low5__0_i_13
       (.I0(low_reg[24]),
        .I1(low_reg[23]),
        .O(low5__0_i_13_n_0));
  LUT4 #(
    .INIT(16'hF110)) 
    low5__0_i_14
       (.I0(low_reg[22]),
        .I1(low5__0_i_27_n_5),
        .I2(low_reg[23]),
        .I3(low5__0_i_27_n_4),
        .O(low5__0_i_14_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    low5__0_i_15
       (.I0(low_reg[25]),
        .I1(low_reg[26]),
        .I2(low_reg[27]),
        .O(low5__0_i_15_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    low5__0_i_16
       (.I0(low_reg[24]),
        .I1(low_reg[25]),
        .I2(low_reg[26]),
        .O(low5__0_i_16_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    low5__0_i_17
       (.I0(low_reg[23]),
        .I1(low_reg[24]),
        .I2(low_reg[25]),
        .O(low5__0_i_17_n_0));
  LUT5 #(
    .INIT(32'h5402ABFD)) 
    low5__0_i_18
       (.I0(low5__0_i_27_n_4),
        .I1(low5__0_i_27_n_5),
        .I2(low_reg[22]),
        .I3(low_reg[23]),
        .I4(low_reg[24]),
        .O(low5__0_i_18_n_0));
  LUT4 #(
    .INIT(16'h1EE1)) 
    low5__0_i_19
       (.I0(low5__0_i_27_n_5),
        .I1(low_reg[22]),
        .I2(low_reg[23]),
        .I3(low5__0_i_27_n_4),
        .O(low5__0_i_19_n_0));
  CARRY4 low5__0_i_2
       (.CI(low5__0_i_3_n_0),
        .CO({low5__0_i_2_n_0,low5__0_i_2_n_1,low5__0_i_2_n_2,low5__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({low5__0_i_11_n_0,low5__0_i_12_n_0,low5__0_i_13_n_0,low5__0_i_14_n_0}),
        .O(low6[27:24]),
        .S({low5__0_i_15_n_0,low5__0_i_16_n_0,low5__0_i_17_n_0,low5__0_i_18_n_0}));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5__0_i_20
       (.I0(low5__0_i_27_n_6),
        .I1(low_reg[21]),
        .I2(low5__0_i_27_n_7),
        .I3(low_reg[20]),
        .O(low5__0_i_20_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5__0_i_21
       (.I0(low5__0_i_27_n_7),
        .I1(low_reg[20]),
        .I2(low5_i_52_n_4),
        .I3(low_reg[19]),
        .O(low5__0_i_21_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5__0_i_22
       (.I0(low5_i_52_n_4),
        .I1(low_reg[19]),
        .I2(low5_i_52_n_5),
        .I3(low_reg[18]),
        .O(low5__0_i_22_n_0));
  LUT6 #(
    .INIT(64'h6666666966699999)) 
    low5__0_i_23
       (.I0(low5__0_i_27_n_4),
        .I1(low_reg[23]),
        .I2(low_reg[21]),
        .I3(low5__0_i_27_n_6),
        .I4(low_reg[22]),
        .I5(low5__0_i_27_n_5),
        .O(low5__0_i_23_n_0));
  LUT5 #(
    .INIT(32'h96969669)) 
    low5__0_i_24
       (.I0(low5__0_i_20_n_0),
        .I1(low_reg[22]),
        .I2(low5__0_i_27_n_5),
        .I3(low_reg[21]),
        .I4(low5__0_i_27_n_6),
        .O(low5__0_i_24_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5__0_i_25
       (.I0(low5__0_i_27_n_6),
        .I1(low_reg[21]),
        .I2(low5__0_i_27_n_7),
        .I3(low_reg[20]),
        .I4(low5__0_i_21_n_0),
        .O(low5__0_i_25_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5__0_i_26
       (.I0(low5__0_i_27_n_7),
        .I1(low_reg[20]),
        .I2(low5_i_52_n_4),
        .I3(low_reg[19]),
        .I4(low5__0_i_22_n_0),
        .O(low5__0_i_26_n_0));
  CARRY4 low5__0_i_27
       (.CI(low5_i_52_n_0),
        .CO({NLW_low5__0_i_27_CO_UNCONNECTED[3],low5__0_i_27_n_1,low5__0_i_27_n_2,low5__0_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,low8__1_n_92,low8__1_n_93,low8__1_n_94}),
        .O({low5__0_i_27_n_4,low5__0_i_27_n_5,low5__0_i_27_n_6,low5__0_i_27_n_7}),
        .S({low5__0_i_28_n_0,low5__0_i_29_n_0,low5__0_i_30_n_0,low5__0_i_31_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low5__0_i_28
       (.I0(low8__1_n_91),
        .I1(low8_n_91),
        .O(low5__0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5__0_i_29
       (.I0(low8__1_n_92),
        .I1(low8_n_92),
        .O(low5__0_i_29_n_0));
  CARRY4 low5__0_i_3
       (.CI(low5_i_7_n_0),
        .CO({low5__0_i_3_n_0,low5__0_i_3_n_1,low5__0_i_3_n_2,low5__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({low5__0_i_19_n_0,low5__0_i_20_n_0,low5__0_i_21_n_0,low5__0_i_22_n_0}),
        .O(low6[23:20]),
        .S({low5__0_i_23_n_0,low5__0_i_24_n_0,low5__0_i_25_n_0,low5__0_i_26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low5__0_i_30
       (.I0(low8__1_n_93),
        .I1(low8_n_93),
        .O(low5__0_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5__0_i_31
       (.I0(low8__1_n_94),
        .I1(low8_n_94),
        .O(low5__0_i_31_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    low5__0_i_4
       (.I0(low_reg[29]),
        .I1(low_reg[28]),
        .O(low5__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    low5__0_i_5
       (.I0(low_reg[28]),
        .I1(low_reg[27]),
        .O(low5__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    low5__0_i_6
       (.I0(low_reg[27]),
        .I1(low_reg[26]),
        .O(low5__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    low5__0_i_7
       (.I0(low_reg[29]),
        .I1(low_reg[30]),
        .I2(low_reg[31]),
        .O(low5__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    low5__0_i_8
       (.I0(low_reg[28]),
        .I1(low_reg[29]),
        .I2(low_reg[30]),
        .O(low5__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    low5__0_i_9
       (.I0(low_reg[27]),
        .I1(low_reg[28]),
        .I2(low_reg[29]),
        .O(low5__0_i_9_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    low5_i_1
       (.I0(\filter_reg[fc][10] ),
        .I1(\filter_reg[fc][8] ),
        .I2(\filter_reg[fc][6] ),
        .I3(\filter_reg[fc][7] ),
        .I4(\filter_reg[fc][9] ),
        .O(p_0_in[11]));
  CARRY4 low5_i_10
       (.CI(low5_i_11_n_0),
        .CO({low5_i_10_n_0,low5_i_10_n_1,low5_i_10_n_2,low5_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({low5_i_36_n_0,low5_i_37_n_0,low5_i_38_n_0,low5_i_39_n_0}),
        .O(low6[7:4]),
        .S({low5_i_40_n_0,low5_i_41_n_0,low5_i_42_n_0,low5_i_43_n_0}));
  CARRY4 low5_i_11
       (.CI(1'b0),
        .CO({low5_i_11_n_0,low5_i_11_n_1,low5_i_11_n_2,low5_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({DI[1],low5_i_45_n_0,DI[0],low5_i_47_n_0}),
        .O(low6[3:0]),
        .S({low5_i_48_n_0,low5_i_49_n_0,low5_i_50_n_0,low5_i_51_n_0}));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5_i_12
       (.I0(low5_i_52_n_5),
        .I1(low_reg[18]),
        .I2(low5_i_52_n_6),
        .I3(low_reg[17]),
        .O(low5_i_12_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5_i_13
       (.I0(low5_i_52_n_6),
        .I1(low_reg[17]),
        .I2(low5_i_52_n_7),
        .I3(low_reg[16]),
        .O(low5_i_13_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5_i_14
       (.I0(low5_i_52_n_7),
        .I1(low_reg[16]),
        .I2(low5_i_53_n_4),
        .I3(low_reg[15]),
        .O(low5_i_14_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5_i_15
       (.I0(low5_i_53_n_4),
        .I1(low_reg[15]),
        .I2(low5_i_53_n_5),
        .I3(low_reg[14]),
        .O(low5_i_15_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5_i_16
       (.I0(low5_i_52_n_4),
        .I1(low_reg[19]),
        .I2(low5_i_52_n_5),
        .I3(low_reg[18]),
        .I4(low5_i_12_n_0),
        .O(low5_i_16_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5_i_17
       (.I0(low5_i_52_n_5),
        .I1(low_reg[18]),
        .I2(low5_i_52_n_6),
        .I3(low_reg[17]),
        .I4(low5_i_13_n_0),
        .O(low5_i_17_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5_i_18
       (.I0(low5_i_52_n_6),
        .I1(low_reg[17]),
        .I2(low5_i_52_n_7),
        .I3(low_reg[16]),
        .I4(low5_i_14_n_0),
        .O(low5_i_18_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5_i_19
       (.I0(low5_i_52_n_7),
        .I1(low_reg[16]),
        .I2(low5_i_53_n_4),
        .I3(low_reg[15]),
        .I4(low5_i_15_n_0),
        .O(low5_i_19_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    low5_i_2
       (.I0(\filter_reg[fc][8] ),
        .I1(\filter_reg[fc][6] ),
        .I2(\filter_reg[fc][7] ),
        .I3(\filter_reg[fc][9] ),
        .I4(\filter_reg[fc][10] ),
        .O(p_0_in[10]));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    low5_i_20
       (.I0(low5_i_53_n_5),
        .I1(low_reg[14]),
        .I2(low5_i_53_n_6),
        .I3(low_reg[13]),
        .O(low5_i_20_n_0));
  LUT6 #(
    .INIT(64'h0000600060006666)) 
    low5_i_21
       (.I0(low5_i_53_n_6),
        .I1(low_reg[13]),
        .I2(out_filt0[11]),
        .I3(\filter_reg[filt][2] [1]),
        .I4(low_reg[12]),
        .I5(low5_i_53_n_7),
        .O(low5_i_21_n_0));
  LUT5 #(
    .INIT(32'h956A0000)) 
    low5_i_22
       (.I0(low5_i_53_n_7),
        .I1(out_filt0[11]),
        .I2(\filter_reg[filt][2] [1]),
        .I3(low_reg[12]),
        .I4(low5_i_55_n_0),
        .O(low5_i_22_n_0));
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_23
       (.I0(low5_i_56_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[11]),
        .I3(low5_i_57_n_0),
        .O(low5_i_23_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5_i_24
       (.I0(low5_i_53_n_4),
        .I1(low_reg[15]),
        .I2(low5_i_53_n_5),
        .I3(low_reg[14]),
        .I4(low5_i_20_n_0),
        .O(low5_i_24_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h99966669)) 
    low5_i_25
       (.I0(low5_i_53_n_5),
        .I1(low_reg[14]),
        .I2(low5_i_53_n_6),
        .I3(low_reg[13]),
        .I4(low5_i_21_n_0),
        .O(low5_i_25_n_0));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    low5_i_26
       (.I0(low5_i_22_n_0),
        .I1(low_reg[13]),
        .I2(low5_i_53_n_6),
        .I3(low5_i_53_n_7),
        .I4(low_reg[12]),
        .I5(low5_i_58_n_0),
        .O(low5_i_26_n_0));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    low5_i_27
       (.I0(low5_i_23_n_0),
        .I1(low_reg[12]),
        .I2(\filter_reg[filt][2] [1]),
        .I3(out_filt0[11]),
        .I4(low5_i_53_n_7),
        .I5(low5_i_55_n_0),
        .O(low5_i_27_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_28
       (.I0(low5_i_59_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[10]),
        .I3(low5_i_60_n_0),
        .O(low5_i_28_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_29
       (.I0(low5_i_61_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[9]),
        .I3(low5_i_62_n_0),
        .O(low5_i_29_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    low5_i_3
       (.I0(\filter_reg[fc][7] ),
        .I1(\filter_reg[fc][6] ),
        .I2(\filter_reg[fc][8] ),
        .I3(\filter_reg[fc][9] ),
        .O(p_0_in[9]));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_30
       (.I0(low5_i_63_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[8]),
        .I3(low5_i_64_n_0),
        .O(low5_i_30_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_31
       (.I0(low5_i_65_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[7]),
        .I3(low5_i_66_n_0),
        .O(low5_i_31_n_0));
  LUT5 #(
    .INIT(32'h69999666)) 
    low5_i_32
       (.I0(low5_i_28_n_0),
        .I1(low5_i_57_n_0),
        .I2(out1[11]),
        .I3(\filter_reg[filt][2] [2]),
        .I4(low5_i_56_n_0),
        .O(low5_i_32_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_33
       (.I0(low5_i_59_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[10]),
        .I3(low5_i_60_n_0),
        .I4(low5_i_29_n_0),
        .O(low5_i_33_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_34
       (.I0(low5_i_61_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[9]),
        .I3(low5_i_62_n_0),
        .I4(low5_i_30_n_0),
        .O(low5_i_34_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_35
       (.I0(low5_i_63_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[8]),
        .I3(low5_i_64_n_0),
        .I4(low5_i_31_n_0),
        .O(low5_i_35_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_36
       (.I0(low5_i_67_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[6]),
        .I3(low5_i_68_n_0),
        .O(low5_i_36_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_37
       (.I0(low5_i_69_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[5]),
        .I3(low5_i_70_n_0),
        .O(low5_i_37_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_38
       (.I0(low5_i_71_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[4]),
        .I3(low5_i_72_n_0),
        .O(low5_i_38_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_39
       (.I0(low5_i_73_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[3]),
        .I3(low5_i_74_n_0),
        .O(low5_i_39_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_4
       (.I0(\filter_reg[fc][6] ),
        .I1(\filter_reg[fc][7] ),
        .I2(\filter_reg[fc][8] ),
        .O(p_0_in[8]));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_40
       (.I0(low5_i_65_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[7]),
        .I3(low5_i_66_n_0),
        .I4(low5_i_36_n_0),
        .O(low5_i_40_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_41
       (.I0(low5_i_67_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[6]),
        .I3(low5_i_68_n_0),
        .I4(low5_i_37_n_0),
        .O(low5_i_41_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_42
       (.I0(low5_i_69_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[5]),
        .I3(low5_i_70_n_0),
        .I4(low5_i_38_n_0),
        .O(low5_i_42_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_43
       (.I0(low5_i_71_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[4]),
        .I3(low5_i_72_n_0),
        .I4(low5_i_39_n_0),
        .O(low5_i_43_n_0));
  LUT4 #(
    .INIT(16'hD444)) 
    low5_i_45
       (.I0(P),
        .I1(\filter_reg[filt][1] ),
        .I2(\filter_reg[filt][2] [2]),
        .I3(out1[1]),
        .O(low5_i_45_n_0));
  LUT6 #(
    .INIT(64'h9696969699666666)) 
    low5_i_47
       (.I0(low8__0_n_97),
        .I1(low_reg[0]),
        .I2(out_filt0[0]),
        .I3(out[0]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_47_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_48
       (.I0(low5_i_73_n_0),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[3]),
        .I3(low5_i_74_n_0),
        .I4(DI[1]),
        .O(low5_i_48_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    low5_i_49
       (.I0(\filter_reg[filt][1]_2 ),
        .I1(\filter_reg[filt][2] [2]),
        .I2(out1[2]),
        .I3(low5_0),
        .I4(low5_i_45_n_0),
        .O(low5_i_49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_5
       (.I0(\filter_reg[fc][6] ),
        .I1(\filter_reg[fc][7] ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    low5_i_50
       (.I0(p_3_in),
        .I1(P),
        .I2(\filter_reg[filt][1] ),
        .I3(out1_13),
        .I4(low_reg[0]),
        .I5(low8__0_n_97),
        .O(low5_i_50_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    low5_i_51
       (.I0(out1_13),
        .I1(low_reg[0]),
        .I2(low8__0_n_97),
        .I3(out1[0]),
        .I4(\filter_reg[filt][2] [2]),
        .O(low5_i_51_n_0));
  CARRY4 low5_i_52
       (.CI(low5_i_53_n_0),
        .CO({low5_i_52_n_0,low5_i_52_n_1,low5_i_52_n_2,low5_i_52_n_3}),
        .CYINIT(1'b0),
        .DI({low8__1_n_95,low8__1_n_96,low8__1_n_97,low8__1_n_98}),
        .O({low5_i_52_n_4,low5_i_52_n_5,low5_i_52_n_6,low5_i_52_n_7}),
        .S({low5_i_81_n_0,low5_i_82_n_0,low5_i_83_n_0,low5_i_84_n_0}));
  CARRY4 low5_i_53
       (.CI(low5_i_85_n_0),
        .CO({low5_i_53_n_0,low5_i_53_n_1,low5_i_53_n_2,low5_i_53_n_3}),
        .CYINIT(1'b0),
        .DI({low8__1_n_99,low8__1_n_100,low8__1_n_101,low8__1_n_102}),
        .O({low5_i_53_n_4,low5_i_53_n_5,low5_i_53_n_6,low5_i_53_n_7}),
        .S({low5_i_86_n_0,low5_i_87_n_0,low5_i_88_n_0,low5_i_89_n_0}));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_55
       (.I0(low5_i_85_n_4),
        .I1(low_reg[11]),
        .I2(out_filt0[10]),
        .I3(out[10]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_55_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_56
       (.I0(low5_i_85_n_5),
        .I1(low_reg[10]),
        .I2(out_filt0[9]),
        .I3(out[9]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_56_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_57
       (.I0(low_reg[11]),
        .I1(out_filt0[10]),
        .I2(out[10]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low5_i_85_n_4),
        .O(low5_i_57_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    low5_i_58
       (.I0(\filter_reg[filt][2] [1]),
        .I1(out_filt0[11]),
        .O(low5_i_58_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_59
       (.I0(low5_i_85_n_6),
        .I1(low_reg[9]),
        .I2(out_filt0[8]),
        .I3(out[8]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    low5_i_6
       (.I0(\filter_reg[fc][6] ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_60
       (.I0(low_reg[10]),
        .I1(out_filt0[9]),
        .I2(out[9]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low5_i_85_n_5),
        .O(low5_i_60_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_61
       (.I0(low5_i_85_n_7),
        .I1(low_reg[8]),
        .I2(out_filt0[7]),
        .I3(out[7]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_61_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_62
       (.I0(low_reg[9]),
        .I1(out_filt0[8]),
        .I2(out[8]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low5_i_85_n_6),
        .O(low5_i_62_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_63
       (.I0(low8__0_n_90),
        .I1(low_reg[7]),
        .I2(out_filt0[6]),
        .I3(out[6]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_63_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_64
       (.I0(low_reg[8]),
        .I1(out_filt0[7]),
        .I2(out[7]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low5_i_85_n_7),
        .O(low5_i_64_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_65
       (.I0(low8__0_n_91),
        .I1(low_reg[6]),
        .I2(out_filt0[5]),
        .I3(out[5]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_65_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_66
       (.I0(low_reg[7]),
        .I1(out_filt0[6]),
        .I2(out[6]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low8__0_n_90),
        .O(low5_i_66_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_67
       (.I0(low8__0_n_92),
        .I1(low_reg[5]),
        .I2(out_filt0[4]),
        .I3(out[4]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_67_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_68
       (.I0(low_reg[6]),
        .I1(out_filt0[5]),
        .I2(out[5]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low8__0_n_91),
        .O(low5_i_68_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_69
       (.I0(low8__0_n_93),
        .I1(low_reg[4]),
        .I2(out_filt0[3]),
        .I3(out[3]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_69_n_0));
  CARRY4 low5_i_7
       (.CI(low5_i_8_n_0),
        .CO({low5_i_7_n_0,low5_i_7_n_1,low5_i_7_n_2,low5_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({low5_i_12_n_0,low5_i_13_n_0,low5_i_14_n_0,low5_i_15_n_0}),
        .O(low6[19:16]),
        .S({low5_i_16_n_0,low5_i_17_n_0,low5_i_18_n_0,low5_i_19_n_0}));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_70
       (.I0(low_reg[5]),
        .I1(out_filt0[4]),
        .I2(out[4]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low8__0_n_92),
        .O(low5_i_70_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_71
       (.I0(low8__0_n_94),
        .I1(low_reg[3]),
        .I2(out_filt0[2]),
        .I3(out[2]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_71_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_72
       (.I0(low_reg[4]),
        .I1(out_filt0[3]),
        .I2(out[3]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low8__0_n_93),
        .O(low5_i_72_n_0));
  LUT6 #(
    .INIT(64'h7171717177111111)) 
    low5_i_73
       (.I0(low8__0_n_95),
        .I1(low_reg[2]),
        .I2(out_filt0[1]),
        .I3(out[1]),
        .I4(\filter_reg[filt][2] [0]),
        .I5(\filter_reg[filt][2] [1]),
        .O(low5_i_73_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_74
       (.I0(low_reg[3]),
        .I1(out_filt0[2]),
        .I2(out[2]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low8__0_n_94),
        .O(low5_i_74_n_0));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    low5_i_76
       (.I0(low_reg[2]),
        .I1(out_filt0[1]),
        .I2(out[1]),
        .I3(\filter_reg[filt][2] [0]),
        .I4(\filter_reg[filt][2] [1]),
        .I5(low8__0_n_95),
        .O(low5_0));
  CARRY4 low5_i_8
       (.CI(low5_i_9_n_0),
        .CO({low5_i_8_n_0,low5_i_8_n_1,low5_i_8_n_2,low5_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({low5_i_20_n_0,low5_i_21_n_0,low5_i_22_n_0,low5_i_23_n_0}),
        .O(low6[15:12]),
        .S({low5_i_24_n_0,low5_i_25_n_0,low5_i_26_n_0,low5_i_27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_81
       (.I0(low8__1_n_95),
        .I1(low8_n_95),
        .O(low5_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_82
       (.I0(low8__1_n_96),
        .I1(low8_n_96),
        .O(low5_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_83
       (.I0(low8__1_n_97),
        .I1(low8_n_97),
        .O(low5_i_83_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_84
       (.I0(low8__1_n_98),
        .I1(low8_n_98),
        .O(low5_i_84_n_0));
  CARRY4 low5_i_85
       (.CI(1'b0),
        .CO({low5_i_85_n_0,low5_i_85_n_1,low5_i_85_n_2,low5_i_85_n_3}),
        .CYINIT(1'b0),
        .DI({low8__1_n_103,low8__1_n_104,low8__1_n_105,1'b0}),
        .O({low5_i_85_n_4,low5_i_85_n_5,low5_i_85_n_6,low5_i_85_n_7}),
        .S({low5_i_96_n_0,low5_i_97_n_0,low5_i_98_n_0,low5_i_99_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_86
       (.I0(low8__1_n_99),
        .I1(low8_n_99),
        .O(low5_i_86_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_87
       (.I0(low8__1_n_100),
        .I1(low8_n_100),
        .O(low5_i_87_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_88
       (.I0(low8__1_n_101),
        .I1(low8_n_101),
        .O(low5_i_88_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_89
       (.I0(low8__1_n_102),
        .I1(low8_n_102),
        .O(low5_i_89_n_0));
  CARRY4 low5_i_9
       (.CI(low5_i_10_n_0),
        .CO({low5_i_9_n_0,low5_i_9_n_1,low5_i_9_n_2,low5_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({low5_i_28_n_0,low5_i_29_n_0,low5_i_30_n_0,low5_i_31_n_0}),
        .O(low6[11:8]),
        .S({low5_i_32_n_0,low5_i_33_n_0,low5_i_34_n_0,low5_i_35_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_96
       (.I0(low8__1_n_103),
        .I1(low8_n_103),
        .O(low5_i_96_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_97
       (.I0(low8__1_n_104),
        .I1(low8_n_104),
        .O(low5_i_97_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low5_i_98
       (.I0(low8__1_n_105),
        .I1(low8_n_105),
        .O(low5_i_98_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    low5_i_99
       (.I0(low8__0_n_89),
        .O(low5_i_99_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low8
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,low90_out[16:7],low8_i_8_n_0,low8_i_9_n_0,low8_i_10_n_0,low8_i_11_n_0,low8_i_12_n_0,Q[0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low8_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({band_next[31],band_next[31],band_next[31],band_next[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low8_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low8_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low8_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low8_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low8_OVERFLOW_UNCONNECTED),
        .P({low8_n_58,low8_n_59,low8_n_60,low8_n_61,low8_n_62,low8_n_63,low8_n_64,low8_n_65,low8_n_66,low8_n_67,low8_n_68,low8_n_69,low8_n_70,low8_n_71,low8_n_72,low8_n_73,low8_n_74,low8_n_75,low8_n_76,low8_n_77,low8_n_78,low8_n_79,low8_n_80,low8_n_81,low8_n_82,low8_n_83,low8_n_84,low8_n_85,low8_n_86,low8_n_87,low8_n_88,low8_n_89,low8_n_90,low8_n_91,low8_n_92,low8_n_93,low8_n_94,low8_n_95,low8_n_96,low8_n_97,low8_n_98,low8_n_99,low8_n_100,low8_n_101,low8_n_102,low8_n_103,low8_n_104,low8_n_105}),
        .PATTERNBDETECT(NLW_low8_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low8_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({low8_n_106,low8_n_107,low8_n_108,low8_n_109,low8_n_110,low8_n_111,low8_n_112,low8_n_113,low8_n_114,low8_n_115,low8_n_116,low8_n_117,low8_n_118,low8_n_119,low8_n_120,low8_n_121,low8_n_122,low8_n_123,low8_n_124,low8_n_125,low8_n_126,low8_n_127,low8_n_128,low8_n_129,low8_n_130,low8_n_131,low8_n_132,low8_n_133,low8_n_134,low8_n_135,low8_n_136,low8_n_137,low8_n_138,low8_n_139,low8_n_140,low8_n_141,low8_n_142,low8_n_143,low8_n_144,low8_n_145,low8_n_146,low8_n_147,low8_n_148,low8_n_149,low8_n_150,low8_n_151,low8_n_152,low8_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(SS),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low8_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low8__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,band_next[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low8__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,low90_out[16:7],low8_i_8_n_0,low8_i_9_n_0,low8_i_10_n_0,low8_i_11_n_0,low8_i_12_n_0,Q[0],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low8__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low8__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low8__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low8__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low8__0_OVERFLOW_UNCONNECTED),
        .P({low8__0_n_58,low8__0_n_59,low8__0_n_60,low8__0_n_61,low8__0_n_62,low8__0_n_63,low8__0_n_64,low8__0_n_65,low8__0_n_66,low8__0_n_67,low8__0_n_68,low8__0_n_69,low8__0_n_70,low8__0_n_71,low8__0_n_72,low8__0_n_73,low8__0_n_74,low8__0_n_75,low8__0_n_76,low8__0_n_77,low8__0_n_78,low8__0_n_79,low8__0_n_80,low8__0_n_81,low8__0_n_82,low8__0_n_83,low8__0_n_84,low8__0_n_85,low8__0_n_86,low8__0_n_87,low8__0_n_88,low8__0_n_89,low8__0_n_90,low8__0_n_91,low8__0_n_92,low8__0_n_93,low8__0_n_94,low8__0_n_95,P,low8__0_n_97,low8__0_n_98,low8__0_n_99,low8__0_n_100,low8__0_n_101,low8__0_n_102,low8__0_n_103,low8__0_n_104,low8__0_n_105}),
        .PATTERNBDETECT(NLW_low8__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low8__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({low8__0_n_106,low8__0_n_107,low8__0_n_108,low8__0_n_109,low8__0_n_110,low8__0_n_111,low8__0_n_112,low8__0_n_113,low8__0_n_114,low8__0_n_115,low8__0_n_116,low8__0_n_117,low8__0_n_118,low8__0_n_119,low8__0_n_120,low8__0_n_121,low8__0_n_122,low8__0_n_123,low8__0_n_124,low8__0_n_125,low8__0_n_126,low8__0_n_127,low8__0_n_128,low8__0_n_129,low8__0_n_130,low8__0_n_131,low8__0_n_132,low8__0_n_133,low8__0_n_134,low8__0_n_135,low8__0_n_136,low8__0_n_137,low8__0_n_138,low8__0_n_139,low8__0_n_140,low8__0_n_141,low8__0_n_142,low8__0_n_143,low8__0_n_144,low8__0_n_145,low8__0_n_146,low8__0_n_147,low8__0_n_148,low8__0_n_149,low8__0_n_150,low8__0_n_151,low8__0_n_152,low8__0_n_153}),
        .RSTA(SS),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low8__0_UNDERFLOW_UNCONNECTED));
  CARRY4 low8__0_i_1
       (.CI(low8__0_i_2_n_0),
        .CO({low8__0_i_1_n_0,low8__0_i_1_n_1,low8__0_i_1_n_2,low8__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({p_0_in0,band_reg[14:12]}),
        .O(band_next[15:12]),
        .S({low8__0_i_5_n_0,low8__0_i_6_n_0,low8__0_i_7_n_0,low8__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_10
       (.I0(band_reg[10]),
        .I1(low5__0_n_96),
        .O(low8__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_11
       (.I0(band_reg[9]),
        .I1(low5__0_n_97),
        .O(low8__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_12
       (.I0(band_reg[8]),
        .I1(low5__0_n_98),
        .O(low8__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_13
       (.I0(band_reg[7]),
        .I1(low5__0_n_99),
        .O(low8__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_14
       (.I0(band_reg[6]),
        .I1(low5__0_n_100),
        .O(low8__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_15
       (.I0(band_reg[5]),
        .I1(low5__0_n_101),
        .O(low8__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_16
       (.I0(band_reg[4]),
        .I1(low5__0_n_102),
        .O(low8__0_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_17
       (.I0(band_reg[3]),
        .I1(low5__0_n_103),
        .O(low8__0_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_18
       (.I0(band_reg[2]),
        .I1(low5__0_n_104),
        .O(low8__0_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_19
       (.I0(band_reg[1]),
        .I1(low5__0_n_105),
        .O(low8__0_i_19_n_0));
  CARRY4 low8__0_i_2
       (.CI(low8__0_i_3_n_0),
        .CO({low8__0_i_2_n_0,low8__0_i_2_n_1,low8__0_i_2_n_2,low8__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(band_reg[11:8]),
        .O(band_next[11:8]),
        .S({low8__0_i_9_n_0,low8__0_i_10_n_0,low8__0_i_11_n_0,low8__0_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_20
       (.I0(band_reg[0]),
        .I1(low5_n_89),
        .O(low8__0_i_20_n_0));
  CARRY4 low8__0_i_3
       (.CI(low8__0_i_4_n_0),
        .CO({low8__0_i_3_n_0,low8__0_i_3_n_1,low8__0_i_3_n_2,low8__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(band_reg[7:4]),
        .O(band_next[7:4]),
        .S({low8__0_i_13_n_0,low8__0_i_14_n_0,low8__0_i_15_n_0,low8__0_i_16_n_0}));
  CARRY4 low8__0_i_4
       (.CI(1'b0),
        .CO({low8__0_i_4_n_0,low8__0_i_4_n_1,low8__0_i_4_n_2,low8__0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(band_reg[3:0]),
        .O(band_next[3:0]),
        .S({low8__0_i_17_n_0,low8__0_i_18_n_0,low8__0_i_19_n_0,low8__0_i_20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_5
       (.I0(p_0_in0),
        .I1(band_reg[15]),
        .O(low8__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_6
       (.I0(band_reg[14]),
        .I1(low5__0_n_92),
        .O(low8__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_7
       (.I0(band_reg[13]),
        .I1(low5__0_n_93),
        .O(low8__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_8
       (.I0(band_reg[12]),
        .I1(low5__0_n_94),
        .O(low8__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8__0_i_9
       (.I0(band_reg[11]),
        .I1(low5__0_n_95),
        .O(low8__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low8__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,band_next[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low8__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({low90_out[31],low90_out[31],low90_out[31],low90_out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low8__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low8__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low8__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low8__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low8__1_OVERFLOW_UNCONNECTED),
        .P({low8__1_n_58,low8__1_n_59,low8__1_n_60,low8__1_n_61,low8__1_n_62,low8__1_n_63,low8__1_n_64,low8__1_n_65,low8__1_n_66,low8__1_n_67,low8__1_n_68,low8__1_n_69,low8__1_n_70,low8__1_n_71,low8__1_n_72,low8__1_n_73,low8__1_n_74,low8__1_n_75,low8__1_n_76,low8__1_n_77,low8__1_n_78,low8__1_n_79,low8__1_n_80,low8__1_n_81,low8__1_n_82,low8__1_n_83,low8__1_n_84,low8__1_n_85,low8__1_n_86,low8__1_n_87,low8__1_n_88,low8__1_n_89,low8__1_n_90,low8__1_n_91,low8__1_n_92,low8__1_n_93,low8__1_n_94,low8__1_n_95,low8__1_n_96,low8__1_n_97,low8__1_n_98,low8__1_n_99,low8__1_n_100,low8__1_n_101,low8__1_n_102,low8__1_n_103,low8__1_n_104,low8__1_n_105}),
        .PATTERNBDETECT(NLW_low8__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low8__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({low8__0_n_106,low8__0_n_107,low8__0_n_108,low8__0_n_109,low8__0_n_110,low8__0_n_111,low8__0_n_112,low8__0_n_113,low8__0_n_114,low8__0_n_115,low8__0_n_116,low8__0_n_117,low8__0_n_118,low8__0_n_119,low8__0_n_120,low8__0_n_121,low8__0_n_122,low8__0_n_123,low8__0_n_124,low8__0_n_125,low8__0_n_126,low8__0_n_127,low8__0_n_128,low8__0_n_129,low8__0_n_130,low8__0_n_131,low8__0_n_132,low8__0_n_133,low8__0_n_134,low8__0_n_135,low8__0_n_136,low8__0_n_137,low8__0_n_138,low8__0_n_139,low8__0_n_140,low8__0_n_141,low8__0_n_142,low8__0_n_143,low8__0_n_144,low8__0_n_145,low8__0_n_146,low8__0_n_147,low8__0_n_148,low8__0_n_149,low8__0_n_150,low8__0_n_151,low8__0_n_152,low8__0_n_153}),
        .PCOUT(NLW_low8__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(SS),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low8__1_UNDERFLOW_UNCONNECTED));
  CARRY4 low8__1_i_1
       (.CI(low8__1_i_2_n_0),
        .CO(NLW_low8__1_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_low8__1_i_1_O_UNCONNECTED[3:1],low90_out[31]}),
        .S({1'b0,1'b0,1'b0,low8__1_i_5_n_0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_10
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_11
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_12
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_13
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_14
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_14_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_15
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_15_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_16
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_17
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_17_n_0));
  CARRY4 low8__1_i_2
       (.CI(low8__1_i_3_n_0),
        .CO({low8__1_i_2_n_0,low8__1_i_2_n_1,low8__1_i_2_n_2,low8__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(low90_out[30:27]),
        .S({low8__1_i_6_n_0,low8__1_i_7_n_0,low8__1_i_8_n_0,low8__1_i_9_n_0}));
  CARRY4 low8__1_i_3
       (.CI(low8__1_i_4_n_0),
        .CO({low8__1_i_3_n_0,low8__1_i_3_n_1,low8__1_i_3_n_2,low8__1_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(low90_out[26:23]),
        .S({low8__1_i_10_n_0,low8__1_i_11_n_0,low8__1_i_12_n_0,low8__1_i_13_n_0}));
  CARRY4 low8__1_i_4
       (.CI(low8_i_5_n_0),
        .CO({low8__1_i_4_n_0,low8__1_i_4_n_1,low8__1_i_4_n_2,low8__1_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(low90_out[22:19]),
        .S({low8__1_i_14_n_0,low8__1_i_15_n_0,low8__1_i_16_n_0,low8__1_i_17_n_0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_5
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_6
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_7
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_8
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8__1_i_9
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8__1_i_9_n_0));
  CARRY4 low8_i_1
       (.CI(low8_i_2_n_0),
        .CO({NLW_low8_i_1_CO_UNCONNECTED[3],low8_i_1_n_1,low8_i_1_n_2,low8_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,band_reg[29:27]}),
        .O(band_next[31:28]),
        .S({low8_i_13_n_0,low8_i_14_n_0,low8_i_15_n_0,low8_i_16_n_0}));
  LUT4 #(
    .INIT(16'h699A)) 
    low8_i_10
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(low8_i_10_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    low8_i_11
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(low8_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(low8_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_13
       (.I0(band_reg[30]),
        .I1(band_reg[31]),
        .O(low8_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_14
       (.I0(band_reg[29]),
        .I1(band_reg[30]),
        .O(low8_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_15
       (.I0(band_reg[28]),
        .I1(band_reg[29]),
        .O(low8_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_16
       (.I0(band_reg[27]),
        .I1(band_reg[28]),
        .O(low8_i_16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_17
       (.I0(band_reg[26]),
        .I1(band_reg[27]),
        .O(low8_i_17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_18
       (.I0(band_reg[25]),
        .I1(band_reg[26]),
        .O(low8_i_18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_19
       (.I0(band_reg[24]),
        .I1(band_reg[25]),
        .O(low8_i_19_n_0));
  CARRY4 low8_i_2
       (.CI(low8_i_3_n_0),
        .CO({low8_i_2_n_0,low8_i_2_n_1,low8_i_2_n_2,low8_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(band_reg[26:23]),
        .O(band_next[27:24]),
        .S({low8_i_17_n_0,low8_i_18_n_0,low8_i_19_n_0,low8_i_20_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_20
       (.I0(band_reg[23]),
        .I1(band_reg[24]),
        .O(low8_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_21
       (.I0(band_reg[22]),
        .I1(band_reg[23]),
        .O(low8_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_22
       (.I0(band_reg[21]),
        .I1(band_reg[22]),
        .O(low8_i_22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_23
       (.I0(band_reg[20]),
        .I1(band_reg[21]),
        .O(low8_i_23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_24
       (.I0(band_reg[19]),
        .I1(band_reg[20]),
        .O(low8_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    low8_i_25
       (.I0(p_0_in0),
        .O(low8_i_25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_26
       (.I0(band_reg[18]),
        .I1(band_reg[19]),
        .O(low8_i_26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_27
       (.I0(band_reg[17]),
        .I1(band_reg[18]),
        .O(low8_i_27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    low8_i_28
       (.I0(band_reg[16]),
        .I1(band_reg[17]),
        .O(low8_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    low8_i_29
       (.I0(p_0_in0),
        .I1(band_reg[16]),
        .O(low8_i_29_n_0));
  CARRY4 low8_i_3
       (.CI(low8_i_4_n_0),
        .CO({low8_i_3_n_0,low8_i_3_n_1,low8_i_3_n_2,low8_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(band_reg[22:19]),
        .O(band_next[23:20]),
        .S({low8_i_21_n_0,low8_i_22_n_0,low8_i_23_n_0,low8_i_24_n_0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_30
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_30_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_31
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_31_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_32
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_32_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_33
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_33_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_34
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_34_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_35
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_35_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_36
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_36_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_37
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_37_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_38
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_38_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_39
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_39_n_0));
  CARRY4 low8_i_4
       (.CI(low8__0_i_1_n_0),
        .CO({low8_i_4_n_0,low8_i_4_n_1,low8_i_4_n_2,low8_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({band_reg[18:16],low8_i_25_n_0}),
        .O(band_next[19:16]),
        .S({low8_i_26_n_0,low8_i_27_n_0,low8_i_28_n_0,low8_i_29_n_0}));
  LUT4 #(
    .INIT(16'hFFFE)) 
    low8_i_40
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(low8_i_40_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    low8_i_41
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(low8_i_41_n_0));
  LUT4 #(
    .INIT(16'h3F7E)) 
    low8_i_42
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(low8_i_42_n_0));
  CARRY4 low8_i_5
       (.CI(low8_i_6_n_0),
        .CO({low8_i_5_n_0,low8_i_5_n_1,low8_i_5_n_2,low8_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(low90_out[18:15]),
        .S({low8_i_30_n_0,low8_i_31_n_0,low8_i_32_n_0,low8_i_33_n_0}));
  CARRY4 low8_i_6
       (.CI(low8_i_7_n_0),
        .CO({low8_i_6_n_0,low8_i_6_n_1,low8_i_6_n_2,low8_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(low90_out[14:11]),
        .S({low8_i_34_n_0,low8_i_35_n_0,low8_i_36_n_0,low8_i_37_n_0}));
  CARRY4 low8_i_7
       (.CI(1'b0),
        .CO({low8_i_7_n_0,low8_i_7_n_1,low8_i_7_n_2,low8_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,low8_i_38_n_0,1'b0}),
        .O(low90_out[10:7]),
        .S({low8_i_39_n_0,low8_i_40_n_0,low8_i_41_n_0,low8_i_42_n_0}));
  LUT4 #(
    .INIT(16'hB5D4)) 
    low8_i_8
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(low8_i_8_n_0));
  LUT4 #(
    .INIT(16'hBD94)) 
    low8_i_9
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(low8_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \low[0]_i_2 
       (.I0(low2__0_n_103),
        .I1(low_reg[3]),
        .O(\low[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[0]_i_3 
       (.I0(low2__0_n_104),
        .I1(low_reg[2]),
        .O(\low[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[0]_i_4 
       (.I0(low2__0_n_105),
        .I1(\low_reg[3]_0 ),
        .O(\low[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[0]_i_5 
       (.I0(low2_n_89),
        .I1(low_reg[0]),
        .O(\low[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[12]_i_2 
       (.I0(in0),
        .I1(low_reg[15]),
        .O(\low[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[12]_i_3 
       (.I0(low2__0_n_92),
        .I1(low_reg[14]),
        .O(\low[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[12]_i_4 
       (.I0(low2__0_n_93),
        .I1(low_reg[13]),
        .O(\low[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[12]_i_5 
       (.I0(low2__0_n_94),
        .I1(low_reg[12]),
        .O(\low[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[16]_i_2 
       (.I0(in0),
        .I1(low_reg[19]),
        .O(\low[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[16]_i_3 
       (.I0(in0),
        .I1(low_reg[18]),
        .O(\low[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[16]_i_4 
       (.I0(in0),
        .I1(low_reg[17]),
        .O(\low[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[16]_i_5 
       (.I0(in0),
        .I1(low_reg[16]),
        .O(\low[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[20]_i_2 
       (.I0(in0),
        .I1(low_reg[23]),
        .O(\low[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[20]_i_3 
       (.I0(in0),
        .I1(low_reg[22]),
        .O(\low[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[20]_i_4 
       (.I0(in0),
        .I1(low_reg[21]),
        .O(\low[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[20]_i_5 
       (.I0(in0),
        .I1(low_reg[20]),
        .O(\low[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[24]_i_2 
       (.I0(in0),
        .I1(low_reg[27]),
        .O(\low[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[24]_i_3 
       (.I0(in0),
        .I1(low_reg[26]),
        .O(\low[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[24]_i_4 
       (.I0(in0),
        .I1(low_reg[25]),
        .O(\low[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[24]_i_5 
       (.I0(in0),
        .I1(low_reg[24]),
        .O(\low[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[28]_i_2 
       (.I0(in0),
        .I1(low_reg[31]),
        .O(\low[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[28]_i_3 
       (.I0(in0),
        .I1(low_reg[30]),
        .O(\low[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[28]_i_4 
       (.I0(in0),
        .I1(low_reg[29]),
        .O(\low[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[28]_i_5 
       (.I0(in0),
        .I1(low_reg[28]),
        .O(\low[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[4]_i_2 
       (.I0(low2__0_n_99),
        .I1(low_reg[7]),
        .O(\low[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[4]_i_3 
       (.I0(low2__0_n_100),
        .I1(low_reg[6]),
        .O(\low[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[4]_i_4 
       (.I0(low2__0_n_101),
        .I1(low_reg[5]),
        .O(\low[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[4]_i_5 
       (.I0(low2__0_n_102),
        .I1(low_reg[4]),
        .O(\low[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[8]_i_2 
       (.I0(low2__0_n_95),
        .I1(low_reg[11]),
        .O(\low[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[8]_i_3 
       (.I0(low2__0_n_96),
        .I1(low_reg[10]),
        .O(\low[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[8]_i_4 
       (.I0(low2__0_n_97),
        .I1(low_reg[9]),
        .O(\low[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \low[8]_i_5 
       (.I0(low2__0_n_98),
        .I1(low_reg[8]),
        .O(\low[8]_i_5_n_0 ));
  FDRE \low_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[0]_i_1_n_7 ),
        .Q(low_reg[0]),
        .R(SS));
  CARRY4 \low_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\low_reg[0]_i_1_n_0 ,\low_reg[0]_i_1_n_1 ,\low_reg[0]_i_1_n_2 ,\low_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({low2__0_n_103,low2__0_n_104,low2__0_n_105,low2_n_89}),
        .O({\low_reg[0]_i_1_n_4 ,\low_reg[0]_i_1_n_5 ,\low_reg[0]_i_1_n_6 ,\low_reg[0]_i_1_n_7 }),
        .S({\low[0]_i_2_n_0 ,\low[0]_i_3_n_0 ,\low[0]_i_4_n_0 ,\low[0]_i_5_n_0 }));
  FDRE \low_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[8]_i_1_n_5 ),
        .Q(low_reg[10]),
        .R(SS));
  FDRE \low_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[8]_i_1_n_4 ),
        .Q(low_reg[11]),
        .R(SS));
  FDRE \low_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[12]_i_1_n_7 ),
        .Q(low_reg[12]),
        .R(SS));
  CARRY4 \low_reg[12]_i_1 
       (.CI(\low_reg[8]_i_1_n_0 ),
        .CO({\low_reg[12]_i_1_n_0 ,\low_reg[12]_i_1_n_1 ,\low_reg[12]_i_1_n_2 ,\low_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in0,low2__0_n_92,low2__0_n_93,low2__0_n_94}),
        .O({\low_reg[12]_i_1_n_4 ,\low_reg[12]_i_1_n_5 ,\low_reg[12]_i_1_n_6 ,\low_reg[12]_i_1_n_7 }),
        .S({\low[12]_i_2_n_0 ,\low[12]_i_3_n_0 ,\low[12]_i_4_n_0 ,\low[12]_i_5_n_0 }));
  FDRE \low_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[12]_i_1_n_6 ),
        .Q(low_reg[13]),
        .R(SS));
  FDRE \low_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[12]_i_1_n_5 ),
        .Q(low_reg[14]),
        .R(SS));
  FDRE \low_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[12]_i_1_n_4 ),
        .Q(low_reg[15]),
        .R(SS));
  FDRE \low_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[16]_i_1_n_7 ),
        .Q(low_reg[16]),
        .R(SS));
  CARRY4 \low_reg[16]_i_1 
       (.CI(\low_reg[12]_i_1_n_0 ),
        .CO({\low_reg[16]_i_1_n_0 ,\low_reg[16]_i_1_n_1 ,\low_reg[16]_i_1_n_2 ,\low_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in0,in0,in0,in0}),
        .O({\low_reg[16]_i_1_n_4 ,\low_reg[16]_i_1_n_5 ,\low_reg[16]_i_1_n_6 ,\low_reg[16]_i_1_n_7 }),
        .S({\low[16]_i_2_n_0 ,\low[16]_i_3_n_0 ,\low[16]_i_4_n_0 ,\low[16]_i_5_n_0 }));
  FDRE \low_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[16]_i_1_n_6 ),
        .Q(low_reg[17]),
        .R(SS));
  FDRE \low_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[16]_i_1_n_5 ),
        .Q(low_reg[18]),
        .R(SS));
  FDRE \low_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[16]_i_1_n_4 ),
        .Q(low_reg[19]),
        .R(SS));
  FDRE \low_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[0]_i_1_n_6 ),
        .Q(\low_reg[3]_0 ),
        .R(SS));
  FDRE \low_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[20]_i_1_n_7 ),
        .Q(low_reg[20]),
        .R(SS));
  CARRY4 \low_reg[20]_i_1 
       (.CI(\low_reg[16]_i_1_n_0 ),
        .CO({\low_reg[20]_i_1_n_0 ,\low_reg[20]_i_1_n_1 ,\low_reg[20]_i_1_n_2 ,\low_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in0,in0,in0,in0}),
        .O({\low_reg[20]_i_1_n_4 ,\low_reg[20]_i_1_n_5 ,\low_reg[20]_i_1_n_6 ,\low_reg[20]_i_1_n_7 }),
        .S({\low[20]_i_2_n_0 ,\low[20]_i_3_n_0 ,\low[20]_i_4_n_0 ,\low[20]_i_5_n_0 }));
  FDRE \low_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[20]_i_1_n_6 ),
        .Q(low_reg[21]),
        .R(SS));
  FDRE \low_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[20]_i_1_n_5 ),
        .Q(low_reg[22]),
        .R(SS));
  FDRE \low_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[20]_i_1_n_4 ),
        .Q(low_reg[23]),
        .R(SS));
  FDRE \low_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[24]_i_1_n_7 ),
        .Q(low_reg[24]),
        .R(SS));
  CARRY4 \low_reg[24]_i_1 
       (.CI(\low_reg[20]_i_1_n_0 ),
        .CO({\low_reg[24]_i_1_n_0 ,\low_reg[24]_i_1_n_1 ,\low_reg[24]_i_1_n_2 ,\low_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in0,in0,in0,in0}),
        .O({\low_reg[24]_i_1_n_4 ,\low_reg[24]_i_1_n_5 ,\low_reg[24]_i_1_n_6 ,\low_reg[24]_i_1_n_7 }),
        .S({\low[24]_i_2_n_0 ,\low[24]_i_3_n_0 ,\low[24]_i_4_n_0 ,\low[24]_i_5_n_0 }));
  FDRE \low_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[24]_i_1_n_6 ),
        .Q(low_reg[25]),
        .R(SS));
  FDRE \low_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[24]_i_1_n_5 ),
        .Q(low_reg[26]),
        .R(SS));
  FDRE \low_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[24]_i_1_n_4 ),
        .Q(low_reg[27]),
        .R(SS));
  FDRE \low_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[28]_i_1_n_7 ),
        .Q(low_reg[28]),
        .R(SS));
  CARRY4 \low_reg[28]_i_1 
       (.CI(\low_reg[24]_i_1_n_0 ),
        .CO({\NLW_low_reg[28]_i_1_CO_UNCONNECTED [3],\low_reg[28]_i_1_n_1 ,\low_reg[28]_i_1_n_2 ,\low_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in0,in0,in0}),
        .O({\low_reg[28]_i_1_n_4 ,\low_reg[28]_i_1_n_5 ,\low_reg[28]_i_1_n_6 ,\low_reg[28]_i_1_n_7 }),
        .S({\low[28]_i_2_n_0 ,\low[28]_i_3_n_0 ,\low[28]_i_4_n_0 ,\low[28]_i_5_n_0 }));
  FDRE \low_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[28]_i_1_n_6 ),
        .Q(low_reg[29]),
        .R(SS));
  FDRE \low_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[0]_i_1_n_5 ),
        .Q(low_reg[2]),
        .R(SS));
  FDRE \low_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[28]_i_1_n_5 ),
        .Q(low_reg[30]),
        .R(SS));
  FDRE \low_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[28]_i_1_n_4 ),
        .Q(low_reg[31]),
        .R(SS));
  FDRE \low_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[0]_i_1_n_4 ),
        .Q(low_reg[3]),
        .R(SS));
  FDRE \low_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[4]_i_1_n_7 ),
        .Q(low_reg[4]),
        .R(SS));
  CARRY4 \low_reg[4]_i_1 
       (.CI(\low_reg[0]_i_1_n_0 ),
        .CO({\low_reg[4]_i_1_n_0 ,\low_reg[4]_i_1_n_1 ,\low_reg[4]_i_1_n_2 ,\low_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({low2__0_n_99,low2__0_n_100,low2__0_n_101,low2__0_n_102}),
        .O({\low_reg[4]_i_1_n_4 ,\low_reg[4]_i_1_n_5 ,\low_reg[4]_i_1_n_6 ,\low_reg[4]_i_1_n_7 }),
        .S({\low[4]_i_2_n_0 ,\low[4]_i_3_n_0 ,\low[4]_i_4_n_0 ,\low[4]_i_5_n_0 }));
  FDRE \low_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[4]_i_1_n_6 ),
        .Q(low_reg[5]),
        .R(SS));
  FDRE \low_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[4]_i_1_n_5 ),
        .Q(low_reg[6]),
        .R(SS));
  FDRE \low_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[4]_i_1_n_4 ),
        .Q(low_reg[7]),
        .R(SS));
  FDRE \low_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[8]_i_1_n_7 ),
        .Q(low_reg[8]),
        .R(SS));
  CARRY4 \low_reg[8]_i_1 
       (.CI(\low_reg[4]_i_1_n_0 ),
        .CO({\low_reg[8]_i_1_n_0 ,\low_reg[8]_i_1_n_1 ,\low_reg[8]_i_1_n_2 ,\low_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({low2__0_n_95,low2__0_n_96,low2__0_n_97,low2__0_n_98}),
        .O({\low_reg[8]_i_1_n_4 ,\low_reg[8]_i_1_n_5 ,\low_reg[8]_i_1_n_6 ,\low_reg[8]_i_1_n_7 }),
        .S({\low[8]_i_2_n_0 ,\low[8]_i_3_n_0 ,\low[8]_i_4_n_0 ,\low[8]_i_5_n_0 }));
  FDRE \low_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\low_reg[8]_i_1_n_6 ),
        .Q(low_reg[9]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "sid_wave" *) 
module design_1_block_test_0_0_sid_wave
   (out,
    out1_0,
    out0_in,
    low5,
    low5_0,
    low5_1,
    \audio_out_reg[0] ,
    \audio_out_reg[12] ,
    \audio_out_reg[15] ,
    \audio_out_reg[15]_0 ,
    \audio_out_reg[12]_0 ,
    \audio_out_reg[12]_1 ,
    \audio_out_reg[12]_2 ,
    \audio_out_reg[12]_3 ,
    \audio_out_reg[12]_4 ,
    \audio_out_reg[12]_5 ,
    \audio_out_reg[8] ,
    \audio_out_reg[12]_6 ,
    \audio_out_reg[12]_7 ,
    \audio_out_reg[8]_0 ,
    \audio_out_reg[8]_1 ,
    \audio_out_reg[8]_2 ,
    \audio_out_reg[8]_3 ,
    \audio_out_reg[8]_4 ,
    \audio_out_reg[8]_5 ,
    \audio_out_reg[0]_0 ,
    \audio_out_reg[8]_6 ,
    \audio_out_reg[8]_7 ,
    \audio_out_reg[0]_1 ,
    \audio_out_reg[0]_2 ,
    \audio_out_reg[15]_1 ,
    \audio_out_reg[15]_2 ,
    DI,
    low5_2,
    low5_3,
    low5_4,
    \audio_out_reg[0]_3 ,
    \audio_out_reg[8]_8 ,
    \audio_out_reg[15]_3 ,
    E,
    clk,
    SS,
    D,
    A,
    \v_reg[0][ring] ,
    acc_23_delay,
    CO,
    \v_reg[0][pulse] ,
    \v_reg[0][noise] ,
    Q,
    O,
    \low_reg[1] ,
    out_next0,
    \filter_reg[off3] ,
    S,
    P,
    out1_1,
    \low_reg[2] ,
    out1_2);
  output [10:0]out;
  output out1_0;
  output [0:0]out0_in;
  output low5;
  output low5_0;
  output low5_1;
  output \audio_out_reg[0] ;
  output \audio_out_reg[12] ;
  output [3:0]\audio_out_reg[15] ;
  output \audio_out_reg[15]_0 ;
  output \audio_out_reg[12]_0 ;
  output \audio_out_reg[12]_1 ;
  output \audio_out_reg[12]_2 ;
  output \audio_out_reg[12]_3 ;
  output \audio_out_reg[12]_4 ;
  output \audio_out_reg[12]_5 ;
  output \audio_out_reg[8] ;
  output [3:0]\audio_out_reg[12]_6 ;
  output \audio_out_reg[12]_7 ;
  output \audio_out_reg[8]_0 ;
  output \audio_out_reg[8]_1 ;
  output \audio_out_reg[8]_2 ;
  output \audio_out_reg[8]_3 ;
  output \audio_out_reg[8]_4 ;
  output \audio_out_reg[8]_5 ;
  output \audio_out_reg[0]_0 ;
  output [3:0]\audio_out_reg[8]_6 ;
  output \audio_out_reg[8]_7 ;
  output \audio_out_reg[0]_1 ;
  output \audio_out_reg[0]_2 ;
  output [0:0]\audio_out_reg[15]_1 ;
  output [0:0]\audio_out_reg[15]_2 ;
  output [1:0]DI;
  output [3:0]low5_2;
  output [3:0]low5_3;
  output [3:0]low5_4;
  output [3:0]\audio_out_reg[0]_3 ;
  output [3:0]\audio_out_reg[8]_8 ;
  output [3:0]\audio_out_reg[15]_3 ;
  input [0:0]E;
  input clk;
  input [0:0]SS;
  input [7:0]D;
  input [11:0]A;
  input \v_reg[0][ring] ;
  input acc_23_delay;
  input [0:0]CO;
  input \v_reg[0][pulse] ;
  input \v_reg[0][noise] ;
  input [2:0]Q;
  input [1:0]O;
  input [0:0]\low_reg[1] ;
  input [11:0]out_next0;
  input \filter_reg[off3] ;
  input [0:0]S;
  input [0:0]P;
  input [11:0]out1_1;
  input \low_reg[2] ;
  input [11:0]out1_2;

  wire [11:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]O;
  wire [0:0]P;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire acc_23_delay;
  wire \audio_out[12]_i_57_n_0 ;
  wire \audio_out[12]_i_58_n_0 ;
  wire \audio_out[12]_i_59_n_0 ;
  wire \audio_out[12]_i_60_n_0 ;
  wire \audio_out[12]_i_61_n_0 ;
  wire \audio_out[12]_i_62_n_0 ;
  wire \audio_out[12]_i_63_n_0 ;
  wire \audio_out[12]_i_64_n_0 ;
  wire \audio_out[15]_i_152_n_0 ;
  wire \audio_out[15]_i_153_n_0 ;
  wire \audio_out[15]_i_154_n_0 ;
  wire \audio_out[15]_i_155_n_0 ;
  wire \audio_out[15]_i_156_n_0 ;
  wire \audio_out[15]_i_157_n_0 ;
  wire \audio_out[15]_i_158_n_0 ;
  wire \audio_out[15]_i_159_n_0 ;
  wire \audio_out[8]_i_57_n_0 ;
  wire \audio_out[8]_i_58_n_0 ;
  wire \audio_out[8]_i_59_n_0 ;
  wire \audio_out[8]_i_60_n_0 ;
  wire \audio_out[8]_i_61_n_0 ;
  wire \audio_out[8]_i_62_n_0 ;
  wire \audio_out[8]_i_63_n_0 ;
  wire \audio_out[8]_i_64_n_0 ;
  wire \audio_out_reg[0] ;
  wire \audio_out_reg[0]_0 ;
  wire \audio_out_reg[0]_1 ;
  wire \audio_out_reg[0]_2 ;
  wire [3:0]\audio_out_reg[0]_3 ;
  wire \audio_out_reg[12] ;
  wire \audio_out_reg[12]_0 ;
  wire \audio_out_reg[12]_1 ;
  wire \audio_out_reg[12]_2 ;
  wire \audio_out_reg[12]_3 ;
  wire \audio_out_reg[12]_4 ;
  wire \audio_out_reg[12]_5 ;
  wire [3:0]\audio_out_reg[12]_6 ;
  wire \audio_out_reg[12]_7 ;
  wire \audio_out_reg[12]_i_50_n_0 ;
  wire \audio_out_reg[12]_i_50_n_1 ;
  wire \audio_out_reg[12]_i_50_n_2 ;
  wire \audio_out_reg[12]_i_50_n_3 ;
  wire [3:0]\audio_out_reg[15] ;
  wire \audio_out_reg[15]_0 ;
  wire [0:0]\audio_out_reg[15]_1 ;
  wire [0:0]\audio_out_reg[15]_2 ;
  wire [3:0]\audio_out_reg[15]_3 ;
  wire \audio_out_reg[15]_i_125_n_0 ;
  wire \audio_out_reg[15]_i_125_n_1 ;
  wire \audio_out_reg[15]_i_125_n_2 ;
  wire \audio_out_reg[15]_i_125_n_3 ;
  wire \audio_out_reg[8] ;
  wire \audio_out_reg[8]_0 ;
  wire \audio_out_reg[8]_1 ;
  wire \audio_out_reg[8]_2 ;
  wire \audio_out_reg[8]_3 ;
  wire \audio_out_reg[8]_4 ;
  wire \audio_out_reg[8]_5 ;
  wire [3:0]\audio_out_reg[8]_6 ;
  wire \audio_out_reg[8]_7 ;
  wire [3:0]\audio_out_reg[8]_8 ;
  wire \audio_out_reg[8]_i_50_n_0 ;
  wire \audio_out_reg[8]_i_50_n_1 ;
  wire \audio_out_reg[8]_i_50_n_2 ;
  wire \audio_out_reg[8]_i_50_n_3 ;
  wire clk;
  wire \filter_reg[off3] ;
  wire low5;
  wire low5_0;
  wire low5_1;
  wire [3:0]low5_2;
  wire [3:0]low5_3;
  wire [3:0]low5_4;
  wire [0:0]\low_reg[1] ;
  wire \low_reg[2] ;
  wire [10:0]out;
  wire [0:0]out0_in;
  wire out1_0;
  wire [11:0]out1_1;
  wire [11:0]out1_2;
  wire out1_n_100;
  wire out1_n_101;
  wire out1_n_102;
  wire out1_n_103;
  wire out1_n_104;
  wire out1_n_105;
  wire out1_n_98;
  wire out1_n_99;
  wire [11:0]out_next0;
  wire [1:1]\v[0][out] ;
  wire \v_reg[0][noise] ;
  wire \v_reg[0][pulse] ;
  wire \v_reg[0][ring] ;
  wire [3:0]\NLW_audio_out_reg[15]_i_117_CO_UNCONNECTED ;
  wire [3:1]\NLW_audio_out_reg[15]_i_117_O_UNCONNECTED ;
  wire NLW_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out1_OVERFLOW_UNCONNECTED;
  wire NLW_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out1_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_out1_P_UNCONNECTED;
  wire [47:0]NLW_out1_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[0]_i_21 
       (.I0(out[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[2]),
        .O(\audio_out_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[0]_i_24 
       (.I0(\v[0][out] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[1]),
        .O(\audio_out_reg[0] ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[0]_i_25 
       (.I0(out[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[3]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[8]_6 [3]),
        .O(\audio_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[0]_i_27 
       (.I0(out[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[0]),
        .O(\audio_out_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_40 
       (.I0(out[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[10]),
        .O(\audio_out_reg[12]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_43 
       (.I0(out[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[9]),
        .O(\audio_out_reg[12]_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_46 
       (.I0(out[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[8]),
        .O(\audio_out_reg[12]_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_49 
       (.I0(out[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[7]),
        .O(\audio_out_reg[12]_7 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[12]_i_52 
       (.I0(out[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[11]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[15] [3]),
        .O(\audio_out_reg[12] ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[12]_i_53 
       (.I0(out[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[10]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[15] [2]),
        .O(\audio_out_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[12]_i_54 
       (.I0(out[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[9]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[15] [1]),
        .O(\audio_out_reg[12]_2 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[12]_i_55 
       (.I0(out[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[8]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[15] [0]),
        .O(\audio_out_reg[12]_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_57 
       (.I0(out[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[7]),
        .O(\audio_out[12]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_58 
       (.I0(out[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[6]),
        .O(\audio_out[12]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_59 
       (.I0(out[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[5]),
        .O(\audio_out[12]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[12]_i_60 
       (.I0(out[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[4]),
        .O(\audio_out[12]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[12]_i_61 
       (.I0(out_next0[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[6]),
        .I4(out1_1[7]),
        .O(\audio_out[12]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[12]_i_62 
       (.I0(out_next0[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[5]),
        .I4(out1_1[6]),
        .O(\audio_out[12]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[12]_i_63 
       (.I0(out_next0[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[4]),
        .I4(out1_1[5]),
        .O(\audio_out[12]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[12]_i_64 
       (.I0(out_next0[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[3]),
        .I4(out1_1[4]),
        .O(\audio_out[12]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[12]_i_65 
       (.I0(Q[0]),
        .I1(out[6]),
        .I2(out1_2[7]),
        .O(\audio_out_reg[8]_8 [3]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[12]_i_66 
       (.I0(Q[0]),
        .I1(out[5]),
        .I2(out1_2[6]),
        .O(\audio_out_reg[8]_8 [2]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[12]_i_67 
       (.I0(Q[0]),
        .I1(out[4]),
        .I2(out1_2[5]),
        .O(\audio_out_reg[8]_8 [1]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[12]_i_68 
       (.I0(Q[0]),
        .I1(out[3]),
        .I2(out1_2[4]),
        .O(\audio_out_reg[8]_8 [0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[15]_i_124 
       (.I0(out[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[11]),
        .O(\audio_out_reg[15]_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[15]_i_152 
       (.I0(out[10]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[11]),
        .O(\audio_out[15]_i_152_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[15]_i_153 
       (.I0(out[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[10]),
        .O(\audio_out[15]_i_153_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[15]_i_154 
       (.I0(out[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[9]),
        .O(\audio_out[15]_i_154_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[15]_i_155 
       (.I0(out[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[8]),
        .O(\audio_out[15]_i_155_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[15]_i_156 
       (.I0(out_next0[11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[10]),
        .I4(out1_1[11]),
        .O(\audio_out[15]_i_156_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[15]_i_157 
       (.I0(out_next0[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[9]),
        .I4(out1_1[10]),
        .O(\audio_out[15]_i_157_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[15]_i_158 
       (.I0(out_next0[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[8]),
        .I4(out1_1[9]),
        .O(\audio_out[15]_i_158_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[15]_i_159 
       (.I0(out_next0[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[7]),
        .I4(out1_1[8]),
        .O(\audio_out[15]_i_159_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[15]_i_171 
       (.I0(Q[0]),
        .I1(out[10]),
        .I2(out1_2[11]),
        .O(\audio_out_reg[15]_3 [3]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[15]_i_172 
       (.I0(Q[0]),
        .I1(out[9]),
        .I2(out1_2[10]),
        .O(\audio_out_reg[15]_3 [2]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[15]_i_173 
       (.I0(Q[0]),
        .I1(out[8]),
        .I2(out1_2[9]),
        .O(\audio_out_reg[15]_3 [1]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[15]_i_174 
       (.I0(Q[0]),
        .I1(out[7]),
        .I2(out1_2[8]),
        .O(\audio_out_reg[15]_3 [0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_40 
       (.I0(out[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[6]),
        .O(\audio_out_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_43 
       (.I0(out[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[5]),
        .O(\audio_out_reg[8]_3 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_46 
       (.I0(out[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[4]),
        .O(\audio_out_reg[8]_5 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_49 
       (.I0(out[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[3]),
        .O(\audio_out_reg[8]_7 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[8]_i_52 
       (.I0(out[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[7]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[12]_6 [3]),
        .O(\audio_out_reg[8] ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[8]_i_53 
       (.I0(out[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[6]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[12]_6 [2]),
        .O(\audio_out_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[8]_i_54 
       (.I0(out[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[5]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[12]_6 [1]),
        .O(\audio_out_reg[8]_2 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \audio_out[8]_i_55 
       (.I0(out[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[4]),
        .I4(\filter_reg[off3] ),
        .I5(\audio_out_reg[12]_6 [0]),
        .O(\audio_out_reg[8]_4 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_57 
       (.I0(out[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[3]),
        .O(\audio_out[8]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_58 
       (.I0(out[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[2]),
        .O(\audio_out[8]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_59 
       (.I0(\v[0][out] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[1]),
        .O(\audio_out[8]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \audio_out[8]_i_60 
       (.I0(out[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(out_next0[0]),
        .O(\audio_out[8]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[8]_i_61 
       (.I0(out_next0[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[2]),
        .I4(out1_1[3]),
        .O(\audio_out[8]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[8]_i_62 
       (.I0(out_next0[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[1]),
        .I4(out1_1[2]),
        .O(\audio_out[8]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[8]_i_63 
       (.I0(out_next0[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\v[0][out] ),
        .I4(out1_1[1]),
        .O(\audio_out[8]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hD1DD2E22)) 
    \audio_out[8]_i_64 
       (.I0(out_next0[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[0]),
        .I4(out1_1[0]),
        .O(\audio_out[8]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[8]_i_65 
       (.I0(Q[0]),
        .I1(out[2]),
        .I2(out1_2[3]),
        .O(\audio_out_reg[0]_3 [3]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[8]_i_66 
       (.I0(Q[0]),
        .I1(out[1]),
        .I2(out1_2[2]),
        .O(\audio_out_reg[0]_3 [2]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[8]_i_67 
       (.I0(Q[0]),
        .I1(\v[0][out] ),
        .I2(out1_2[1]),
        .O(\audio_out_reg[0]_3 [1]));
  LUT3 #(
    .INIT(8'hB4)) 
    \audio_out[8]_i_68 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out1_2[0]),
        .O(\audio_out_reg[0]_3 [0]));
  CARRY4 \audio_out_reg[12]_i_50 
       (.CI(\audio_out_reg[8]_i_50_n_0 ),
        .CO({\audio_out_reg[12]_i_50_n_0 ,\audio_out_reg[12]_i_50_n_1 ,\audio_out_reg[12]_i_50_n_2 ,\audio_out_reg[12]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[12]_i_57_n_0 ,\audio_out[12]_i_58_n_0 ,\audio_out[12]_i_59_n_0 ,\audio_out[12]_i_60_n_0 }),
        .O(\audio_out_reg[12]_6 ),
        .S({\audio_out[12]_i_61_n_0 ,\audio_out[12]_i_62_n_0 ,\audio_out[12]_i_63_n_0 ,\audio_out[12]_i_64_n_0 }));
  CARRY4 \audio_out_reg[15]_i_117 
       (.CI(\audio_out_reg[15]_i_125_n_0 ),
        .CO({\NLW_audio_out_reg[15]_i_117_CO_UNCONNECTED [3:2],\audio_out_reg[15]_1 ,\NLW_audio_out_reg[15]_i_117_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_audio_out_reg[15]_i_117_O_UNCONNECTED [3:1],\audio_out_reg[15]_2 }),
        .S({1'b0,1'b0,1'b1,S}));
  CARRY4 \audio_out_reg[15]_i_125 
       (.CI(\audio_out_reg[12]_i_50_n_0 ),
        .CO({\audio_out_reg[15]_i_125_n_0 ,\audio_out_reg[15]_i_125_n_1 ,\audio_out_reg[15]_i_125_n_2 ,\audio_out_reg[15]_i_125_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[15]_i_152_n_0 ,\audio_out[15]_i_153_n_0 ,\audio_out[15]_i_154_n_0 ,\audio_out[15]_i_155_n_0 }),
        .O(\audio_out_reg[15] ),
        .S({\audio_out[15]_i_156_n_0 ,\audio_out[15]_i_157_n_0 ,\audio_out[15]_i_158_n_0 ,\audio_out[15]_i_159_n_0 }));
  CARRY4 \audio_out_reg[8]_i_50 
       (.CI(1'b0),
        .CO({\audio_out_reg[8]_i_50_n_0 ,\audio_out_reg[8]_i_50_n_1 ,\audio_out_reg[8]_i_50_n_2 ,\audio_out_reg[8]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({\audio_out[8]_i_57_n_0 ,\audio_out[8]_i_58_n_0 ,\audio_out[8]_i_59_n_0 ,\audio_out[8]_i_60_n_0 }),
        .O(\audio_out_reg[8]_6 ),
        .S({\audio_out[8]_i_61_n_0 ,\audio_out[8]_i_62_n_0 ,\audio_out[8]_i_63_n_0 ,\audio_out[8]_i_64_n_0 }));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_100
       (.I0(out[10]),
        .I1(Q[0]),
        .I2(out1_2[11]),
        .O(low5_4[3]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_101
       (.I0(out[9]),
        .I1(Q[0]),
        .I2(out1_2[10]),
        .O(low5_4[2]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_102
       (.I0(out[8]),
        .I1(Q[0]),
        .I2(out1_2[9]),
        .O(low5_4[1]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_103
       (.I0(out[7]),
        .I1(Q[0]),
        .I2(out1_2[8]),
        .O(low5_4[0]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_104
       (.I0(out[6]),
        .I1(Q[0]),
        .I2(out1_2[7]),
        .O(low5_3[3]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_105
       (.I0(out[5]),
        .I1(Q[0]),
        .I2(out1_2[6]),
        .O(low5_3[2]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_106
       (.I0(out[4]),
        .I1(Q[0]),
        .I2(out1_2[5]),
        .O(low5_3[1]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_107
       (.I0(out[3]),
        .I1(Q[0]),
        .I2(out1_2[4]),
        .O(low5_3[0]));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    low5_i_44
       (.I0(low5),
        .I1(Q[2]),
        .I2(out1_1[2]),
        .I3(\low_reg[2] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h6999)) 
    low5_i_46
       (.I0(low5_0),
        .I1(P),
        .I2(Q[2]),
        .I3(out1_1[1]),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hEA40FFFF)) 
    low5_i_75
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\v[0][out] ),
        .I3(O[1]),
        .I4(\low_reg[1] ),
        .O(low5));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    low5_i_77
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\v[0][out] ),
        .I3(O[1]),
        .I4(\low_reg[1] ),
        .O(low5_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    low5_i_80
       (.I0(O[0]),
        .I1(out[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(low5_1));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_92
       (.I0(out[2]),
        .I1(Q[0]),
        .I2(out1_2[3]),
        .O(low5_2[3]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_93
       (.I0(out[1]),
        .I1(Q[0]),
        .I2(out1_2[2]),
        .O(low5_2[2]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_94
       (.I0(\v[0][out] ),
        .I1(Q[0]),
        .I2(out1_2[1]),
        .O(low5_2[1]));
  LUT3 #(
    .INIT(8'h78)) 
    low5_i_95
       (.I0(out[0]),
        .I1(Q[0]),
        .I2(out1_2[0]),
        .O(low5_2[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_out1_P_UNCONNECTED[47:20],out[10:1],\v[0][out] ,out[0],out1_n_98,out1_n_99,out1_n_100,out1_n_101,out1_n_102,out1_n_103,out1_n_104,out1_n_105}),
        .PATTERNBDETECT(NLW_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(SS),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    out1_i_24
       (.I0(\v_reg[0][ring] ),
        .I1(acc_23_delay),
        .O(out1_0));
  LUT3 #(
    .INIT(8'h0B)) 
    out1_i_25
       (.I0(CO),
        .I1(\v_reg[0][pulse] ),
        .I2(\v_reg[0][noise] ),
        .O(out0_in));
endmodule

(* ORIG_REF_NAME = "sid_wave" *) 
module design_1_block_test_0_0_sid_wave_10
   (low5,
    out0_in,
    out_filt0,
    out_next0,
    E,
    clk,
    SS,
    D,
    A,
    CO,
    \v_reg[1][pulse] ,
    \v_reg[1][noise] ,
    out1_0,
    out1_1,
    out1_2,
    \filter_reg[filt][0] ,
    \filter_reg[filt][0]_0 ,
    \filter_reg[filt][0]_1 );
  output [11:0]low5;
  output [0:0]out0_in;
  output [12:0]out_filt0;
  output [12:0]out_next0;
  input [0:0]E;
  input clk;
  input [0:0]SS;
  input [7:0]D;
  input [11:0]A;
  input [0:0]CO;
  input \v_reg[1][pulse] ;
  input \v_reg[1][noise] ;
  input [3:0]out1_0;
  input [3:0]out1_1;
  input [3:0]out1_2;
  input [3:0]\filter_reg[filt][0] ;
  input [3:0]\filter_reg[filt][0]_0 ;
  input [3:0]\filter_reg[filt][0]_1 ;

  wire [11:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire \audio_out_reg[12]_i_56_n_0 ;
  wire \audio_out_reg[12]_i_56_n_1 ;
  wire \audio_out_reg[12]_i_56_n_2 ;
  wire \audio_out_reg[12]_i_56_n_3 ;
  wire \audio_out_reg[15]_i_151_n_0 ;
  wire \audio_out_reg[15]_i_151_n_1 ;
  wire \audio_out_reg[15]_i_151_n_2 ;
  wire \audio_out_reg[15]_i_151_n_3 ;
  wire \audio_out_reg[8]_i_56_n_0 ;
  wire \audio_out_reg[8]_i_56_n_1 ;
  wire \audio_out_reg[8]_i_56_n_2 ;
  wire \audio_out_reg[8]_i_56_n_3 ;
  wire clk;
  wire [3:0]\filter_reg[filt][0] ;
  wire [3:0]\filter_reg[filt][0]_0 ;
  wire [3:0]\filter_reg[filt][0]_1 ;
  wire [11:0]low5;
  wire low5_i_78_n_0;
  wire low5_i_78_n_1;
  wire low5_i_78_n_2;
  wire low5_i_78_n_3;
  wire low5_i_90_n_0;
  wire low5_i_90_n_1;
  wire low5_i_90_n_2;
  wire low5_i_90_n_3;
  wire low5_i_91_n_0;
  wire low5_i_91_n_1;
  wire low5_i_91_n_2;
  wire low5_i_91_n_3;
  wire [0:0]out0_in;
  wire [3:0]out1_0;
  wire [3:0]out1_1;
  wire [3:0]out1_2;
  wire out1_n_100;
  wire out1_n_101;
  wire out1_n_102;
  wire out1_n_103;
  wire out1_n_104;
  wire out1_n_105;
  wire out1_n_98;
  wire out1_n_99;
  wire [12:0]out_filt0;
  wire [12:0]out_next0;
  wire \v_reg[1][noise] ;
  wire \v_reg[1][pulse] ;
  wire [3:1]\NLW_audio_out_reg[15]_i_120_CO_UNCONNECTED ;
  wire [3:0]\NLW_audio_out_reg[15]_i_120_O_UNCONNECTED ;
  wire [3:1]NLW_low5_i_54_CO_UNCONNECTED;
  wire [3:0]NLW_low5_i_54_O_UNCONNECTED;
  wire NLW_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out1_OVERFLOW_UNCONNECTED;
  wire NLW_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out1_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_out1_P_UNCONNECTED;
  wire [47:0]NLW_out1_PCOUT_UNCONNECTED;

  CARRY4 \audio_out_reg[12]_i_56 
       (.CI(\audio_out_reg[8]_i_56_n_0 ),
        .CO({\audio_out_reg[12]_i_56_n_0 ,\audio_out_reg[12]_i_56_n_1 ,\audio_out_reg[12]_i_56_n_2 ,\audio_out_reg[12]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI(low5[7:4]),
        .O(out_next0[7:4]),
        .S(\filter_reg[filt][0]_0 ));
  CARRY4 \audio_out_reg[15]_i_120 
       (.CI(\audio_out_reg[15]_i_151_n_0 ),
        .CO({\NLW_audio_out_reg[15]_i_120_CO_UNCONNECTED [3:1],out_next0[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_audio_out_reg[15]_i_120_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \audio_out_reg[15]_i_151 
       (.CI(\audio_out_reg[12]_i_56_n_0 ),
        .CO({\audio_out_reg[15]_i_151_n_0 ,\audio_out_reg[15]_i_151_n_1 ,\audio_out_reg[15]_i_151_n_2 ,\audio_out_reg[15]_i_151_n_3 }),
        .CYINIT(1'b0),
        .DI(low5[11:8]),
        .O(out_next0[11:8]),
        .S(\filter_reg[filt][0]_1 ));
  CARRY4 \audio_out_reg[8]_i_56 
       (.CI(1'b0),
        .CO({\audio_out_reg[8]_i_56_n_0 ,\audio_out_reg[8]_i_56_n_1 ,\audio_out_reg[8]_i_56_n_2 ,\audio_out_reg[8]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI(low5[3:0]),
        .O(out_next0[3:0]),
        .S(\filter_reg[filt][0] ));
  CARRY4 low5_i_54
       (.CI(low5_i_90_n_0),
        .CO({NLW_low5_i_54_CO_UNCONNECTED[3:1],out_filt0[12]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_low5_i_54_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 low5_i_78
       (.CI(1'b0),
        .CO({low5_i_78_n_0,low5_i_78_n_1,low5_i_78_n_2,low5_i_78_n_3}),
        .CYINIT(1'b0),
        .DI(low5[3:0]),
        .O(out_filt0[3:0]),
        .S(out1_0));
  CARRY4 low5_i_90
       (.CI(low5_i_91_n_0),
        .CO({low5_i_90_n_0,low5_i_90_n_1,low5_i_90_n_2,low5_i_90_n_3}),
        .CYINIT(1'b0),
        .DI(low5[11:8]),
        .O(out_filt0[11:8]),
        .S(out1_2));
  CARRY4 low5_i_91
       (.CI(low5_i_78_n_0),
        .CO({low5_i_91_n_0,low5_i_91_n_1,low5_i_91_n_2,low5_i_91_n_3}),
        .CYINIT(1'b0),
        .DI(low5[7:4]),
        .O(out_filt0[7:4]),
        .S(out1_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_out1_P_UNCONNECTED[47:20],low5,out1_n_98,out1_n_99,out1_n_100,out1_n_101,out1_n_102,out1_n_103,out1_n_104,out1_n_105}),
        .PATTERNBDETECT(NLW_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(SS),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out1_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h0B)) 
    out1_i_25__0
       (.I0(CO),
        .I1(\v_reg[1][pulse] ),
        .I2(\v_reg[1][noise] ),
        .O(out0_in));
endmodule

(* ORIG_REF_NAME = "sid_wave" *) 
module design_1_block_test_0_0_sid_wave_13
   (low5,
    out0_in,
    p_3_in,
    E,
    clk,
    SS,
    D,
    A,
    CO,
    \v_reg[2][pulse] ,
    \v_reg[2][noise] ,
    Q);
  output [11:0]low5;
  output [0:0]out0_in;
  output [0:0]p_3_in;
  input [0:0]E;
  input clk;
  input [0:0]SS;
  input [7:0]D;
  input [11:0]A;
  input [0:0]CO;
  input \v_reg[2][pulse] ;
  input \v_reg[2][noise] ;
  input [0:0]Q;

  wire [11:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire clk;
  wire [11:0]low5;
  wire [0:0]out0_in;
  wire out1_n_100;
  wire out1_n_101;
  wire out1_n_102;
  wire out1_n_103;
  wire out1_n_104;
  wire out1_n_105;
  wire out1_n_98;
  wire out1_n_99;
  wire [0:0]p_3_in;
  wire \v_reg[2][noise] ;
  wire \v_reg[2][pulse] ;
  wire NLW_out1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_out1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_out1_OVERFLOW_UNCONNECTED;
  wire NLW_out1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_out1_PATTERNDETECT_UNCONNECTED;
  wire NLW_out1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_out1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_out1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_out1_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_out1_P_UNCONNECTED;
  wire [47:0]NLW_out1_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    low5_i_79
       (.I0(Q),
        .I1(low5[1]),
        .O(p_3_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    out1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_out1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_out1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_out1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_out1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_out1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_out1_OVERFLOW_UNCONNECTED),
        .P({NLW_out1_P_UNCONNECTED[47:20],low5,out1_n_98,out1_n_99,out1_n_100,out1_n_101,out1_n_102,out1_n_103,out1_n_104,out1_n_105}),
        .PATTERNBDETECT(NLW_out1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_out1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_out1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(SS),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_out1_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h0B)) 
    out1_i_25__1
       (.I0(CO),
        .I1(\v_reg[2][pulse] ),
        .I2(\v_reg[2][noise] ),
        .O(out0_in));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator
   (y_pos_minus_7,
    ram_reg_1,
    show_pixel_sprite_0,
    ram_reg_1_0,
    out_pixel_sprite_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    \toggle_reg[0]_0 ,
    store_sprite_pixel_byte,
    Q,
    \y_expand_reg[0] ,
    \y_pos_reg[8] ,
    \x_pos_reg[8] ,
    \sprite_0_xpos_reg[7] ,
    \x_expand_reg[0] ,
    \x_pos_reg[7] ,
    \sprite_msb_x_reg[0] ,
    \x_pos_reg[6] ,
    \x_pos_reg[5] ,
    \sprite_priority_reg[0] ,
    out_pixel_sprite_1,
    out_pixel_sprite_2,
    show_pixel_sprite_2,
    show_pixel_sprite_1,
    p_45_in,
    \sprite_enabled_reg[0] ,
    \multi_color_mode_reg[0] ,
    \sprite_multi_color_1_reg[3] ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_0_reg[3] ,
    p_0_out,
    raster_x_pos,
    \y_pos_reg[0] ,
    clk);
  output [4:0]y_pos_minus_7;
  output ram_reg_1;
  output show_pixel_sprite_0;
  output ram_reg_1_0;
  output [3:0]out_pixel_sprite_0;
  output ram_reg_1_1;
  output ram_reg_1_2;
  output ram_reg_1_3;
  output \toggle_reg[0]_0 ;
  output store_sprite_pixel_byte;
  input [7:0]Q;
  input [0:0]\y_expand_reg[0] ;
  input [8:0]\y_pos_reg[8] ;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_0_xpos_reg[7] ;
  input [0:0]\x_expand_reg[0] ;
  input \x_pos_reg[7] ;
  input [0:0]\sprite_msb_x_reg[0] ;
  input \x_pos_reg[6] ;
  input \x_pos_reg[5] ;
  input [0:0]\sprite_priority_reg[0] ;
  input [3:0]out_pixel_sprite_1;
  input [3:0]out_pixel_sprite_2;
  input show_pixel_sprite_2;
  input show_pixel_sprite_1;
  input p_45_in;
  input [0:0]\sprite_enabled_reg[0] ;
  input [0:0]\multi_color_mode_reg[0] ;
  input [3:0]\sprite_multi_color_1_reg[3] ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_0_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]raster_x_pos;
  input \y_pos_reg[0] ;
  input clk;

  wire [7:0]Q;
  wire clk;
  wire [0:0]\multi_color_mode_reg[0] ;
  wire [3:0]out_pixel_sprite_0;
  wire [3:0]out_pixel_sprite_1;
  wire [3:0]out_pixel_sprite_2;
  wire [1:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_45_in;
  wire p_6_in;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire [0:0]raster_x_pos;
  wire show_pixel_sprite_0;
  wire show_pixel_sprite_1;
  wire show_pixel_sprite_2;
  wire [7:0]\sprite_0_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1_n_0 ;
  wire \sprite_data[10]_i_1_n_0 ;
  wire \sprite_data[11]_i_1_n_0 ;
  wire \sprite_data[12]_i_1_n_0 ;
  wire \sprite_data[13]_i_1_n_0 ;
  wire \sprite_data[14]_i_1_n_0 ;
  wire \sprite_data[15]_i_1_n_0 ;
  wire \sprite_data[16]_i_1_n_0 ;
  wire \sprite_data[17]_i_1_n_0 ;
  wire \sprite_data[18]_i_1_n_0 ;
  wire \sprite_data[19]_i_1_n_0 ;
  wire \sprite_data[1]_i_1_n_0 ;
  wire \sprite_data[20]_i_1_n_0 ;
  wire \sprite_data[21]_i_1_n_0 ;
  wire \sprite_data[22]_i_1_n_0 ;
  wire \sprite_data[23]_i_1_n_0 ;
  wire \sprite_data[23]_i_2_n_0 ;
  wire \sprite_data[2]_i_1_n_0 ;
  wire \sprite_data[3]_i_1_n_0 ;
  wire \sprite_data[4]_i_1_n_0 ;
  wire \sprite_data[5]_i_1_n_0 ;
  wire \sprite_data[6]_i_1_n_0 ;
  wire \sprite_data[7]_i_1_n_0 ;
  wire \sprite_data[8]_i_1_n_0 ;
  wire \sprite_data[9]_i_1_n_0 ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire sprite_display_region15_in;
  wire [0:0]\sprite_enabled_reg[0] ;
  wire [0:0]\sprite_msb_x_reg[0] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_primary_color_0_reg[3] ;
  wire [0:0]\sprite_priority_reg[0] ;
  wire store_byte027_out;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1_n_0 ;
  wire \toggle[1]_i_11_n_0 ;
  wire \toggle[1]_i_13_n_0 ;
  wire \toggle[1]_i_14_n_0 ;
  wire \toggle[1]_i_16_n_0 ;
  wire \toggle[1]_i_17_n_0 ;
  wire \toggle[1]_i_1_n_0 ;
  wire \toggle[1]_i_22__6_n_0 ;
  wire \toggle[1]_i_23_n_0 ;
  wire \toggle[1]_i_24_n_0 ;
  wire \toggle[1]_i_25_n_0 ;
  wire \toggle[1]_i_26__6_n_0 ;
  wire \toggle[1]_i_27_n_0 ;
  wire \toggle[1]_i_29__6_n_0 ;
  wire \toggle[1]_i_30__6_n_0 ;
  wire \toggle[1]_i_31_n_0 ;
  wire \toggle[1]_i_32__6_n_0 ;
  wire \toggle[1]_i_33__6_n_0 ;
  wire \toggle[1]_i_34__6_n_0 ;
  wire \toggle[1]_i_35_n_0 ;
  wire \toggle[1]_i_36_n_0 ;
  wire \toggle[1]_i_39_n_0 ;
  wire \toggle[1]_i_40_n_0 ;
  wire \toggle[1]_i_41_n_0 ;
  wire \toggle[1]_i_42__6_n_0 ;
  wire \toggle[1]_i_43_n_0 ;
  wire \toggle[1]_i_44_n_0 ;
  wire \toggle[1]_i_45_n_0 ;
  wire \toggle[1]_i_46_n_0 ;
  wire \toggle[1]_i_47_n_0 ;
  wire \toggle[1]_i_48_n_0 ;
  wire \toggle[1]_i_49_n_0 ;
  wire \toggle[1]_i_50_n_0 ;
  wire \toggle[1]_i_51_n_0 ;
  wire \toggle[1]_i_52_n_0 ;
  wire \toggle[1]_i_53_n_0 ;
  wire \toggle[1]_i_54_n_0 ;
  wire \toggle[1]_i_55_n_0 ;
  wire \toggle[1]_i_56__6_n_0 ;
  wire \toggle[1]_i_57__6_n_0 ;
  wire \toggle[1]_i_58__6_n_0 ;
  wire \toggle[1]_i_59_n_0 ;
  wire \toggle[1]_i_60_n_0 ;
  wire \toggle[1]_i_61_n_0 ;
  wire \toggle[1]_i_62_n_0 ;
  wire \toggle[1]_i_63_n_0 ;
  wire \toggle[1]_i_64_n_0 ;
  wire \toggle[1]_i_65_n_0 ;
  wire \toggle[1]_i_66_n_0 ;
  wire \toggle[1]_i_8_n_0 ;
  wire \toggle_reg[0]_0 ;
  wire \toggle_reg[1]_i_12_n_0 ;
  wire \toggle_reg[1]_i_12_n_1 ;
  wire \toggle_reg[1]_i_12_n_2 ;
  wire \toggle_reg[1]_i_12_n_3 ;
  wire \toggle_reg[1]_i_15_n_0 ;
  wire \toggle_reg[1]_i_15_n_1 ;
  wire \toggle_reg[1]_i_15_n_2 ;
  wire \toggle_reg[1]_i_15_n_3 ;
  wire \toggle_reg[1]_i_18_n_0 ;
  wire \toggle_reg[1]_i_18_n_1 ;
  wire \toggle_reg[1]_i_18_n_2 ;
  wire \toggle_reg[1]_i_18_n_3 ;
  wire \toggle_reg[1]_i_28_n_0 ;
  wire \toggle_reg[1]_i_28_n_1 ;
  wire \toggle_reg[1]_i_28_n_2 ;
  wire \toggle_reg[1]_i_28_n_3 ;
  wire \toggle_reg[1]_i_2_n_3 ;
  wire \toggle_reg[1]_i_3_n_3 ;
  wire \toggle_reg[1]_i_6_n_0 ;
  wire \toggle_reg[1]_i_6_n_1 ;
  wire \toggle_reg[1]_i_6_n_2 ;
  wire \toggle_reg[1]_i_6_n_3 ;
  wire \toggle_reg[1]_i_9_n_0 ;
  wire \toggle_reg[1]_i_9_n_1 ;
  wire \toggle_reg[1]_i_9_n_2 ;
  wire \toggle_reg[1]_i_9_n_3 ;
  wire [0:0]\x_expand_reg[0] ;
  wire \x_pos_reg[5] ;
  wire \x_pos_reg[6] ;
  wire \x_pos_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[0] ;
  wire [4:0]y_pos_minus_7;
  wire \y_pos_reg[0] ;
  wire [8:0]\y_pos_reg[8] ;
  wire [3:0]\NLW_toggle_reg[1]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_18_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_28_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h9)) 
    is_equal_raster_delayed_i_12
       (.I0(\toggle_reg[0]_0 ),
        .I1(\y_pos_reg[8] [6]),
        .O(y_pos_minus_7[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000155)) 
    is_equal_raster_delayed_i_13
       (.I0(\y_pos_reg[8] [4]),
        .I1(\y_pos_reg[8] [0]),
        .I2(\y_pos_reg[8] [1]),
        .I3(\y_pos_reg[8] [2]),
        .I4(\y_pos_reg[8] [3]),
        .I5(\y_pos_reg[8] [5]),
        .O(y_pos_minus_7[1]));
  LUT5 #(
    .INIT(32'hEEEA1115)) 
    is_equal_raster_delayed_i_8
       (.I0(\y_pos_reg[8] [3]),
        .I1(\y_pos_reg[8] [2]),
        .I2(\y_pos_reg[8] [1]),
        .I3(\y_pos_reg[8] [0]),
        .I4(\y_pos_reg[8] [4]),
        .O(y_pos_minus_7[0]));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \out_rgb[19]_INST_0_i_22 
       (.I0(out_pixel_sprite_0[1]),
        .I1(show_pixel_sprite_0),
        .I2(out_pixel_sprite_1[1]),
        .I3(out_pixel_sprite_2[1]),
        .I4(show_pixel_sprite_2),
        .I5(show_pixel_sprite_1),
        .O(ram_reg_1_2));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \out_rgb[19]_INST_0_i_31 
       (.I0(out_pixel_sprite_0[0]),
        .I1(show_pixel_sprite_0),
        .I2(out_pixel_sprite_1[0]),
        .I3(out_pixel_sprite_2[0]),
        .I4(show_pixel_sprite_2),
        .I5(show_pixel_sprite_1),
        .O(ram_reg_1_3));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \out_rgb[19]_INST_0_i_37 
       (.I0(out_pixel_sprite_0[2]),
        .I1(show_pixel_sprite_0),
        .I2(out_pixel_sprite_1[2]),
        .I3(out_pixel_sprite_2[2]),
        .I4(show_pixel_sprite_2),
        .I5(show_pixel_sprite_1),
        .O(ram_reg_1_1));
  LUT6 #(
    .INIT(64'h4747474744774444)) 
    \out_rgb[19]_INST_0_i_43 
       (.I0(out_pixel_sprite_0[3]),
        .I1(show_pixel_sprite_0),
        .I2(out_pixel_sprite_1[3]),
        .I3(out_pixel_sprite_2[3]),
        .I4(show_pixel_sprite_2),
        .I5(show_pixel_sprite_1),
        .O(ram_reg_1_0));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_58 
       (.I0(\sprite_multi_color_1_reg[3] [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[0] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_0_reg[3] [1]),
        .O(out_pixel_sprite_0[1]));
  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_59 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[0] ),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[0] ),
        .I4(p_0_in[1]),
        .O(show_pixel_sprite_0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_rgb[19]_INST_0_i_71 
       (.I0(show_pixel_sprite_0),
        .I1(\sprite_priority_reg[0] ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_78 
       (.I0(\sprite_multi_color_1_reg[3] [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[0] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_0_reg[3] [0]),
        .O(out_pixel_sprite_0[0]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_87 
       (.I0(\sprite_multi_color_1_reg[3] [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[0] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_0_reg[3] [2]),
        .O(out_pixel_sprite_0[2]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_96 
       (.I0(\sprite_multi_color_1_reg[3] [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[0] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_0_reg[3] [3]),
        .O(out_pixel_sprite_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1 
       (.I0(store_byte027_out),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1 
       (.I0(p_0_out[1]),
        .I1(store_byte027_out),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1 
       (.I0(store_byte027_out),
        .I1(\multi_color_mode_reg[0] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[0] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte027_out),
        .I2(p_0_in[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sprite_data[23]_i_3__6 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\x_pos_reg[8] [5]),
        .I2(\x_pos_reg[8] [6]),
        .I3(store_sprite_pixel_byte),
        .O(store_byte027_out));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4 
       (.I0(\toggle_reg[1]_i_2_n_3 ),
        .I1(\toggle_reg[1]_i_3_n_3 ),
        .I2(sprite_display_region15_in),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5 
       (.I0(\multi_color_mode_reg[0] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[0] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \sprite_data[23]_i_6 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\x_pos_reg[8] [3]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\x_pos_reg[8] [0]),
        .I4(p_45_in),
        .O(store_sprite_pixel_byte));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1 
       (.I0(p_0_out[2]),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1 
       (.I0(p_0_out[3]),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1 
       (.I0(p_0_out[4]),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1 
       (.I0(p_0_out[5]),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1 
       (.I0(p_0_out[6]),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1 
       (.I0(p_0_out[7]),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte027_out),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[0]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[10]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[11]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[12]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[13]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[14]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[15]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[16]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[17]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[18]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[19]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[1]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[20]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[21]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[22]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[23]_i_2_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[2]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[3]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[4]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[5]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[6]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[7]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[8]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1_n_0 ),
        .D(\sprite_data[9]_i_1_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2_n_3 ),
        .I2(\toggle_reg[1]_i_3_n_3 ),
        .I3(sprite_display_region15_in),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2_n_3 ),
        .I3(\toggle_reg[1]_i_3_n_3 ),
        .I4(sprite_display_region15_in),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_10 
       (.I0(\y_pos_reg[8] [7]),
        .I1(\toggle_reg[0]_0 ),
        .I2(\y_pos_reg[8] [6]),
        .I3(\y_pos_reg[8] [8]),
        .O(y_pos_minus_7[4]));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_11 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_13 
       (.I0(\y_pos_reg[8] [7]),
        .I1(\toggle_reg[0]_0 ),
        .I2(\y_pos_reg[8] [6]),
        .I3(\y_pos_reg[8] [8]),
        .O(\toggle[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_14 
       (.I0(y_pos_minus_7[4]),
        .O(\toggle[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_16 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[0] ),
        .O(\toggle[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_17 
       (.I0(\sprite_msb_x_reg[0] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_22__6 
       (.I0(\x_pos_reg[8] [4]),
        .O(\toggle[1]_i_22__6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_23 
       (.I0(\x_pos_reg[6] ),
        .I1(\sprite_0_xpos_reg[7] [7]),
        .I2(\sprite_0_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_59_n_0 ),
        .I4(\sprite_0_xpos_reg[7] [5]),
        .I5(\x_expand_reg[0] ),
        .O(\toggle[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_24 
       (.I0(\x_pos_reg[5] ),
        .I1(\sprite_0_xpos_reg[7] [6]),
        .I2(\x_expand_reg[0] ),
        .I3(\sprite_0_xpos_reg[7] [5]),
        .I4(\sprite_0_xpos_reg[7] [4]),
        .I5(\sprite_0_xpos_reg[7] [3]),
        .O(\toggle[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_25 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_0_xpos_reg[7] [5]),
        .I3(\x_expand_reg[0] ),
        .I4(\sprite_0_xpos_reg[7] [3]),
        .I5(\sprite_0_xpos_reg[7] [4]),
        .O(\toggle[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_26__6 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_0_xpos_reg[7] [4]),
        .I2(\sprite_0_xpos_reg[7] [3]),
        .I3(\x_expand_reg[0] ),
        .O(\toggle[1]_i_26__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_27 
       (.I0(\sprite_0_xpos_reg[7] [6]),
        .I1(\sprite_0_xpos_reg[7] [3]),
        .I2(\sprite_0_xpos_reg[7] [4]),
        .I3(\sprite_0_xpos_reg[7] [5]),
        .I4(\x_expand_reg[0] ),
        .O(\toggle[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_29__6 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_29__6_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_30__6 
       (.I0(\y_expand_reg[0] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30__6_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_31 
       (.I0(Q[4]),
        .I1(\y_expand_reg[0] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_32__6 
       (.I0(\y_expand_reg[0] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[8] [3]),
        .I3(\y_pos_reg[8] [2]),
        .I4(\y_pos_reg[8] [1]),
        .I5(\y_pos_reg[8] [0]),
        .O(\toggle[1]_i_32__6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_33__6 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_33__6_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_34__6 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[0] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_34__6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_35 
       (.I0(\toggle[1]_i_31_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[0] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_35_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_36 
       (.I0(Q[4]),
        .I1(\y_expand_reg[0] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_32__6_n_0 ),
        .O(\toggle[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \toggle[1]_i_37__6 
       (.I0(\y_pos_reg[8] [4]),
        .I1(\y_pos_reg[8] [0]),
        .I2(\y_pos_reg[8] [1]),
        .I3(\y_pos_reg[8] [2]),
        .I4(\y_pos_reg[8] [3]),
        .I5(\y_pos_reg[8] [5]),
        .O(\toggle_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \toggle[1]_i_38__6 
       (.I0(\y_pos_reg[8] [6]),
        .I1(\toggle_reg[0]_0 ),
        .I2(\y_pos_reg[8] [7]),
        .O(y_pos_minus_7[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_39 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_40 
       (.I0(y_pos_minus_7[0]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_41 
       (.I0(Q[2]),
        .I1(\y_pos_reg[8] [0]),
        .I2(\y_pos_reg[8] [1]),
        .I3(\y_pos_reg[8] [2]),
        .I4(\y_pos_reg[8] [3]),
        .I5(Q[3]),
        .O(\toggle[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_42__6 
       (.I0(Q[0]),
        .I1(\y_pos_reg[8] [0]),
        .I2(\y_pos_reg[8] [1]),
        .I3(Q[1]),
        .O(\toggle[1]_i_42__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_43 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .I2(y_pos_minus_7[3]),
        .I3(Q[7]),
        .O(\toggle[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_44 
       (.I0(y_pos_minus_7[0]),
        .I1(Q[4]),
        .I2(y_pos_minus_7[1]),
        .I3(Q[5]),
        .O(\toggle[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_45 
       (.I0(Q[2]),
        .I1(\y_pos_reg[8] [0]),
        .I2(\y_pos_reg[8] [1]),
        .I3(\y_pos_reg[8] [2]),
        .I4(\y_pos_reg[8] [3]),
        .I5(Q[3]),
        .O(\toggle[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_46 
       (.I0(Q[0]),
        .I1(\y_pos_reg[8] [0]),
        .I2(\y_pos_reg[8] [1]),
        .I3(Q[1]),
        .O(\toggle[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_47 
       (.I0(\sprite_0_xpos_reg[7] [6]),
        .I1(\sprite_0_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_48 
       (.I0(\sprite_0_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_0_xpos_reg[7] [5]),
        .O(\toggle[1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_49 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_0_xpos_reg[7] [2]),
        .I2(\sprite_0_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_50 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_0_xpos_reg[7] [0]),
        .I2(\sprite_0_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_51 
       (.I0(\sprite_0_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_0_xpos_reg[7] [7]),
        .O(\toggle[1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_52 
       (.I0(\sprite_0_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_0_xpos_reg[7] [5]),
        .O(\toggle[1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_53 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_0_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_0_xpos_reg[7] [3]),
        .O(\toggle[1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_54 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_0_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_0_xpos_reg[7] [1]),
        .O(\toggle[1]_i_54_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_55 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[0] ),
        .I2(\sprite_0_xpos_reg[7] [3]),
        .O(\toggle[1]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_56__6 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_0_xpos_reg[7] [2]),
        .O(\toggle[1]_i_56__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_57__6 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_0_xpos_reg[7] [1]),
        .O(\toggle[1]_i_57__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_58__6 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_0_xpos_reg[7] [0]),
        .O(\toggle[1]_i_58__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_59 
       (.I0(\x_expand_reg[0] ),
        .I1(\sprite_0_xpos_reg[7] [3]),
        .I2(\sprite_0_xpos_reg[7] [4]),
        .O(\toggle[1]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_60 
       (.I0(Q[2]),
        .I1(\y_expand_reg[0] ),
        .I2(\y_pos_reg[8] [2]),
        .I3(\y_pos_reg[8] [0]),
        .I4(\y_pos_reg[8] [1]),
        .O(\toggle[1]_i_60_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_61 
       (.I0(\y_expand_reg[0] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[8] [1]),
        .I3(\y_pos_reg[8] [0]),
        .O(\toggle[1]_i_61_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_62 
       (.I0(Q[0]),
        .I1(\y_expand_reg[0] ),
        .I2(\y_pos_reg[8] [0]),
        .O(\toggle[1]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_63 
       (.I0(\toggle[1]_i_60_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[0] ),
        .I3(\y_pos_reg[0] ),
        .O(\toggle[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_64 
       (.I0(\toggle[1]_i_61_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[0] ),
        .I3(\y_pos_reg[8] [1]),
        .I4(\y_pos_reg[8] [0]),
        .I5(\y_pos_reg[8] [2]),
        .O(\toggle[1]_i_64_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_65 
       (.I0(\y_expand_reg[0] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[8] [1]),
        .I3(\y_pos_reg[8] [0]),
        .I4(\toggle[1]_i_62_n_0 ),
        .O(\toggle[1]_i_65_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_66 
       (.I0(Q[0]),
        .I1(\y_expand_reg[0] ),
        .I2(\y_pos_reg[8] [0]),
        .O(\toggle[1]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_8 
       (.I0(\x_pos_reg[7] ),
        .I1(\sprite_msb_x_reg[0] ),
        .I2(\sprite_0_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_27_n_0 ),
        .O(\toggle[1]_i_8_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_12 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_12_n_0 ,\toggle_reg[1]_i_12_n_1 ,\toggle_reg[1]_i_12_n_2 ,\toggle_reg[1]_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_39_n_0 ,\toggle[1]_i_40_n_0 ,\toggle[1]_i_41_n_0 ,\toggle[1]_i_42__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_43_n_0 ,\toggle[1]_i_44_n_0 ,\toggle[1]_i_45_n_0 ,\toggle[1]_i_46_n_0 }));
  CARRY4 \toggle_reg[1]_i_15 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_15_n_0 ,\toggle_reg[1]_i_15_n_1 ,\toggle_reg[1]_i_15_n_2 ,\toggle_reg[1]_i_15_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_47_n_0 ,\toggle[1]_i_48_n_0 ,\toggle[1]_i_49_n_0 ,\toggle[1]_i_50_n_0 }),
        .O(\NLW_toggle_reg[1]_i_15_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_51_n_0 ,\toggle[1]_i_52_n_0 ,\toggle[1]_i_53_n_0 ,\toggle[1]_i_54_n_0 }));
  CARRY4 \toggle_reg[1]_i_18 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_18_n_0 ,\toggle_reg[1]_i_18_n_1 ,\toggle_reg[1]_i_18_n_2 ,\toggle_reg[1]_i_18_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_18_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_55_n_0 ,\toggle[1]_i_56__6_n_0 ,\toggle[1]_i_57__6_n_0 ,\toggle[1]_i_58__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_2 
       (.CI(\toggle_reg[1]_i_6_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_pos_reg[7] }),
        .O(\NLW_toggle_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_8_n_0 }));
  CARRY4 \toggle_reg[1]_i_28 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_28_n_0 ,\toggle_reg[1]_i_28_n_1 ,\toggle_reg[1]_i_28_n_2 ,\toggle_reg[1]_i_28_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_60_n_0 ,\toggle[1]_i_61_n_0 ,\toggle[1]_i_62_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_28_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_63_n_0 ,\toggle[1]_i_64_n_0 ,\toggle[1]_i_65_n_0 ,\toggle[1]_i_66_n_0 }));
  CARRY4 \toggle_reg[1]_i_3 
       (.CI(\toggle_reg[1]_i_9_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_11_n_0 }));
  CARRY4 \toggle_reg[1]_i_4 
       (.CI(\toggle_reg[1]_i_12_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4_CO_UNCONNECTED [3:1],sprite_display_region15_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_13_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_14_n_0 }));
  CARRY4 \toggle_reg[1]_i_5 
       (.CI(\toggle_reg[1]_i_15_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_16_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_17_n_0 }));
  CARRY4 \toggle_reg[1]_i_6 
       (.CI(\toggle_reg[1]_i_18_n_0 ),
        .CO({\toggle_reg[1]_i_6_n_0 ,\toggle_reg[1]_i_6_n_1 ,\toggle_reg[1]_i_6_n_2 ,\toggle_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_pos_reg[6] ,\x_pos_reg[5] ,raster_x_pos,\toggle[1]_i_22__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_23_n_0 ,\toggle[1]_i_24_n_0 ,\toggle[1]_i_25_n_0 ,\toggle[1]_i_26__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_9 
       (.CI(\toggle_reg[1]_i_28_n_0 ),
        .CO({\toggle_reg[1]_i_9_n_0 ,\toggle_reg[1]_i_9_n_1 ,\toggle_reg[1]_i_9_n_2 ,\toggle_reg[1]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_29__6_n_0 ,\toggle[1]_i_30__6_n_0 ,\toggle[1]_i_31_n_0 ,\toggle[1]_i_32__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_9_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_33__6_n_0 ,\toggle[1]_i_34__6_n_0 ,\toggle[1]_i_35_n_0 ,\toggle[1]_i_36_n_0 }));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator_1
   (out_rgb,
    ram_reg_1,
    show_pixel_sprite_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    out_pixel_sprite_1,
    Q,
    \y_expand_reg[1] ,
    \y_pos_reg[3] ,
    y_pos_minus_7,
    \x_pos_reg[8] ,
    \sprite_1_xpos_reg[7] ,
    \x_expand_reg[1] ,
    \x_pos_reg[7] ,
    \sprite_msb_x_reg[1] ,
    \x_pos_reg[6] ,
    \x_pos_reg[5] ,
    final_color1,
    \border_color_reg[3] ,
    \sprite_data_reg[23]_0 ,
    \sprite_priority_reg[4] ,
    \sprite_data_reg[23]_1 ,
    \sprite_priority_reg[4]_0 ,
    \sprite_data_reg[23]_2 ,
    \sprite_priority_reg[4]_1 ,
    \sprite_data_reg[23]_3 ,
    \sprite_priority_reg[4]_2 ,
    \sprite_priority_reg[7] ,
    show_pixel_sprite_0,
    \pixel_shift_reg_reg[7] ,
    show_pixel_sprite_6,
    show_pixel_sprite_7,
    \sprite_priority_reg[4]_3 ,
    show_pixel_sprite_2,
    \multi_color_mode_reg[1] ,
    \sprite_enabled_reg[1] ,
    store_sprite_pixel_byte,
    \sprite_multi_color_1_reg[3] ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_1_reg[3] ,
    p_0_out,
    CO,
    raster_x_pos,
    \y_pos_reg[0] ,
    clk);
  output [11:0]out_rgb;
  output ram_reg_1;
  output show_pixel_sprite_1;
  output ram_reg_1_0;
  output ram_reg_1_1;
  output ram_reg_1_2;
  output [3:0]out_pixel_sprite_1;
  input [7:0]Q;
  input [0:0]\y_expand_reg[1] ;
  input [3:0]\y_pos_reg[3] ;
  input [4:0]y_pos_minus_7;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_1_xpos_reg[7] ;
  input [0:0]\x_expand_reg[1] ;
  input \x_pos_reg[7] ;
  input [0:0]\sprite_msb_x_reg[1] ;
  input \x_pos_reg[6] ;
  input \x_pos_reg[5] ;
  input final_color1;
  input [3:0]\border_color_reg[3] ;
  input \sprite_data_reg[23]_0 ;
  input \sprite_priority_reg[4] ;
  input \sprite_data_reg[23]_1 ;
  input \sprite_priority_reg[4]_0 ;
  input \sprite_data_reg[23]_2 ;
  input \sprite_priority_reg[4]_1 ;
  input \sprite_data_reg[23]_3 ;
  input \sprite_priority_reg[4]_2 ;
  input [4:0]\sprite_priority_reg[7] ;
  input show_pixel_sprite_0;
  input [0:0]\pixel_shift_reg_reg[7] ;
  input show_pixel_sprite_6;
  input show_pixel_sprite_7;
  input \sprite_priority_reg[4]_3 ;
  input show_pixel_sprite_2;
  input [0:0]\multi_color_mode_reg[1] ;
  input [0:0]\sprite_enabled_reg[1] ;
  input store_sprite_pixel_byte;
  input [3:0]\sprite_multi_color_1_reg[3] ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_1_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]CO;
  input [0:0]raster_x_pos;
  input \y_pos_reg[0] ;
  input clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire [3:0]\border_color_reg[3] ;
  wire clk;
  wire [3:0]final_color;
  wire final_color1;
  wire [0:0]\multi_color_mode_reg[1] ;
  wire [3:0]out_pixel_sprite_1;
  wire [11:0]out_rgb;
  wire \out_rgb[19]_INST_0_i_6_n_0 ;
  wire [1:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_6_in;
  wire [0:0]\pixel_shift_reg_reg[7] ;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire [0:0]raster_x_pos;
  wire show_pixel_sprite_0;
  wire show_pixel_sprite_1;
  wire show_pixel_sprite_2;
  wire show_pixel_sprite_6;
  wire show_pixel_sprite_7;
  wire [7:0]\sprite_1_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1__0_n_0 ;
  wire \sprite_data[10]_i_1__0_n_0 ;
  wire \sprite_data[11]_i_1__0_n_0 ;
  wire \sprite_data[12]_i_1__0_n_0 ;
  wire \sprite_data[13]_i_1__0_n_0 ;
  wire \sprite_data[14]_i_1__0_n_0 ;
  wire \sprite_data[15]_i_1__0_n_0 ;
  wire \sprite_data[16]_i_1__0_n_0 ;
  wire \sprite_data[17]_i_1__0_n_0 ;
  wire \sprite_data[18]_i_1__0_n_0 ;
  wire \sprite_data[19]_i_1__0_n_0 ;
  wire \sprite_data[1]_i_1__0_n_0 ;
  wire \sprite_data[20]_i_1__0_n_0 ;
  wire \sprite_data[21]_i_1__0_n_0 ;
  wire \sprite_data[22]_i_1__0_n_0 ;
  wire \sprite_data[23]_i_1__0_n_0 ;
  wire \sprite_data[23]_i_2__0_n_0 ;
  wire \sprite_data[2]_i_1__0_n_0 ;
  wire \sprite_data[3]_i_1__0_n_0 ;
  wire \sprite_data[4]_i_1__0_n_0 ;
  wire \sprite_data[5]_i_1__0_n_0 ;
  wire \sprite_data[6]_i_1__0_n_0 ;
  wire \sprite_data[7]_i_1__0_n_0 ;
  wire \sprite_data[8]_i_1__0_n_0 ;
  wire \sprite_data[9]_i_1__0_n_0 ;
  wire \sprite_data_reg[23]_0 ;
  wire \sprite_data_reg[23]_1 ;
  wire \sprite_data_reg[23]_2 ;
  wire \sprite_data_reg[23]_3 ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire [0:0]\sprite_enabled_reg[1] ;
  wire [0:0]\sprite_msb_x_reg[1] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_primary_color_1_reg[3] ;
  wire \sprite_priority_reg[4] ;
  wire \sprite_priority_reg[4]_0 ;
  wire \sprite_priority_reg[4]_1 ;
  wire \sprite_priority_reg[4]_2 ;
  wire \sprite_priority_reg[4]_3 ;
  wire [4:0]\sprite_priority_reg[7] ;
  wire store_byte025_out;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1__0_n_0 ;
  wire \toggle[1]_i_14__6_n_0 ;
  wire \toggle[1]_i_15_n_0 ;
  wire \toggle[1]_i_17__1_n_0 ;
  wire \toggle[1]_i_18_n_0 ;
  wire \toggle[1]_i_19__0_n_0 ;
  wire \toggle[1]_i_1__0_n_0 ;
  wire \toggle[1]_i_20__0_n_0 ;
  wire \toggle[1]_i_21__0_n_0 ;
  wire \toggle[1]_i_22_n_0 ;
  wire \toggle[1]_i_24__6_n_0 ;
  wire \toggle[1]_i_25__0_n_0 ;
  wire \toggle[1]_i_26_n_0 ;
  wire \toggle[1]_i_27__0_n_0 ;
  wire \toggle[1]_i_28__5_n_0 ;
  wire \toggle[1]_i_29_n_0 ;
  wire \toggle[1]_i_30_n_0 ;
  wire \toggle[1]_i_31__0_n_0 ;
  wire \toggle[1]_i_40__0_n_0 ;
  wire \toggle[1]_i_41__0_n_0 ;
  wire \toggle[1]_i_42_n_0 ;
  wire \toggle[1]_i_43__0_n_0 ;
  wire \toggle[1]_i_44__0_n_0 ;
  wire \toggle[1]_i_45__0_n_0 ;
  wire \toggle[1]_i_46__0_n_0 ;
  wire \toggle[1]_i_47__0_n_0 ;
  wire \toggle[1]_i_48__0_n_0 ;
  wire \toggle[1]_i_49__0_n_0 ;
  wire \toggle[1]_i_50__0_n_0 ;
  wire \toggle[1]_i_51__0_n_0 ;
  wire \toggle[1]_i_52__0_n_0 ;
  wire \toggle[1]_i_53__0_n_0 ;
  wire \toggle[1]_i_54__0_n_0 ;
  wire \toggle[1]_i_55__0_n_0 ;
  wire \toggle[1]_i_56_n_0 ;
  wire \toggle[1]_i_57_n_0 ;
  wire \toggle[1]_i_58_n_0 ;
  wire \toggle[1]_i_59__0_n_0 ;
  wire \toggle[1]_i_7__0_n_0 ;
  wire \toggle[1]_i_9_n_0 ;
  wire \toggle_reg[1]_i_13_n_0 ;
  wire \toggle_reg[1]_i_13_n_1 ;
  wire \toggle_reg[1]_i_13_n_2 ;
  wire \toggle_reg[1]_i_13_n_3 ;
  wire \toggle_reg[1]_i_16_n_0 ;
  wire \toggle_reg[1]_i_16_n_1 ;
  wire \toggle_reg[1]_i_16_n_2 ;
  wire \toggle_reg[1]_i_16_n_3 ;
  wire \toggle_reg[1]_i_23_n_0 ;
  wire \toggle_reg[1]_i_23_n_1 ;
  wire \toggle_reg[1]_i_23_n_2 ;
  wire \toggle_reg[1]_i_23_n_3 ;
  wire \toggle_reg[1]_i_2__0_n_3 ;
  wire \toggle_reg[1]_i_3__0_n_3 ;
  wire \toggle_reg[1]_i_6__0_n_0 ;
  wire \toggle_reg[1]_i_6__0_n_1 ;
  wire \toggle_reg[1]_i_6__0_n_2 ;
  wire \toggle_reg[1]_i_6__0_n_3 ;
  wire \toggle_reg[1]_i_8_n_0 ;
  wire \toggle_reg[1]_i_8_n_1 ;
  wire \toggle_reg[1]_i_8_n_2 ;
  wire \toggle_reg[1]_i_8_n_3 ;
  wire [0:0]\x_expand_reg[1] ;
  wire \x_pos_reg[5] ;
  wire \x_pos_reg[6] ;
  wire \x_pos_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[1] ;
  wire [4:0]y_pos_minus_7;
  wire \y_pos_reg[0] ;
  wire [3:0]\y_pos_reg[3] ;
  wire [3:0]\NLW_toggle_reg[1]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_23_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3__0_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6__0_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_8_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hF38C)) 
    \out_rgb[0]_INST_0 
       (.I0(final_color[2]),
        .I1(final_color[0]),
        .I2(final_color[1]),
        .I3(final_color[3]),
        .O(out_rgb[0]));
  LUT4 #(
    .INIT(16'h7738)) 
    \out_rgb[10]_INST_0 
       (.I0(final_color[3]),
        .I1(final_color[1]),
        .I2(final_color[2]),
        .I3(final_color[0]),
        .O(out_rgb[6]));
  LUT4 #(
    .INIT(16'hAC9C)) 
    \out_rgb[11]_INST_0 
       (.I0(final_color[2]),
        .I1(final_color[0]),
        .I2(final_color[3]),
        .I3(final_color[1]),
        .O(out_rgb[7]));
  LUT4 #(
    .INIT(16'hC14C)) 
    \out_rgb[16]_INST_0 
       (.I0(final_color[2]),
        .I1(final_color[3]),
        .I2(final_color[1]),
        .I3(final_color[0]),
        .O(out_rgb[8]));
  LUT4 #(
    .INIT(16'hB8EA)) 
    \out_rgb[17]_INST_0 
       (.I0(final_color[0]),
        .I1(final_color[1]),
        .I2(final_color[3]),
        .I3(final_color[2]),
        .O(out_rgb[9]));
  LUT4 #(
    .INIT(16'h1794)) 
    \out_rgb[18]_INST_0 
       (.I0(final_color[1]),
        .I1(final_color[0]),
        .I2(final_color[2]),
        .I3(final_color[3]),
        .O(out_rgb[10]));
  LUT4 #(
    .INIT(16'hC39E)) 
    \out_rgb[19]_INST_0 
       (.I0(final_color[1]),
        .I1(final_color[0]),
        .I2(final_color[2]),
        .I3(final_color[3]),
        .O(out_rgb[11]));
  LUT5 #(
    .INIT(32'hD8FA5072)) 
    \out_rgb[19]_INST_0_i_1 
       (.I0(final_color1),
        .I1(\out_rgb[19]_INST_0_i_6_n_0 ),
        .I2(\border_color_reg[3] [1]),
        .I3(\sprite_data_reg[23]_2 ),
        .I4(\sprite_priority_reg[4]_1 ),
        .O(final_color[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \out_rgb[19]_INST_0_i_15 
       (.I0(ram_reg_1_1),
        .I1(\sprite_priority_reg[4]_3 ),
        .O(ram_reg_1_0));
  LUT5 #(
    .INIT(32'hD8FA5072)) 
    \out_rgb[19]_INST_0_i_2 
       (.I0(final_color1),
        .I1(\out_rgb[19]_INST_0_i_6_n_0 ),
        .I2(\border_color_reg[3] [0]),
        .I3(\sprite_data_reg[23]_3 ),
        .I4(\sprite_priority_reg[4]_2 ),
        .O(final_color[0]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \out_rgb[19]_INST_0_i_24 
       (.I0(show_pixel_sprite_1),
        .I1(\sprite_priority_reg[7] [1]),
        .I2(show_pixel_sprite_0),
        .I3(\sprite_priority_reg[7] [0]),
        .I4(\sprite_priority_reg[7] [2]),
        .I5(show_pixel_sprite_2),
        .O(ram_reg_1_1));
  LUT5 #(
    .INIT(32'hD8FA5072)) 
    \out_rgb[19]_INST_0_i_3 
       (.I0(final_color1),
        .I1(\out_rgb[19]_INST_0_i_6_n_0 ),
        .I2(\border_color_reg[3] [2]),
        .I3(\sprite_data_reg[23]_1 ),
        .I4(\sprite_priority_reg[4]_0 ),
        .O(final_color[2]));
  LUT5 #(
    .INIT(32'hD8FA5072)) 
    \out_rgb[19]_INST_0_i_4 
       (.I0(final_color1),
        .I1(\out_rgb[19]_INST_0_i_6_n_0 ),
        .I2(\border_color_reg[3] [3]),
        .I3(\sprite_data_reg[23]_0 ),
        .I4(\sprite_priority_reg[4] ),
        .O(final_color[3]));
  LUT6 #(
    .INIT(64'hFEEEAAAAAAAAAAAA)) 
    \out_rgb[19]_INST_0_i_47 
       (.I0(show_pixel_sprite_0),
        .I1(p_0_in[1]),
        .I2(\multi_color_mode_reg[1] ),
        .I3(p_0_in[0]),
        .I4(\sprite_enabled_reg[1] ),
        .I5(p_6_in),
        .O(ram_reg_1_2));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \out_rgb[19]_INST_0_i_6 
       (.I0(ram_reg_1_0),
        .I1(\pixel_shift_reg_reg[7] ),
        .I2(\sprite_priority_reg[7] [3]),
        .I3(show_pixel_sprite_6),
        .I4(\sprite_priority_reg[7] [4]),
        .I5(show_pixel_sprite_7),
        .O(\out_rgb[19]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_60 
       (.I0(\sprite_multi_color_1_reg[3] [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[1] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_1_reg[3] [1]),
        .O(out_pixel_sprite_1[1]));
  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_63 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[1] ),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[1] ),
        .I4(p_0_in[1]),
        .O(show_pixel_sprite_1));
  LUT4 #(
    .INIT(16'h4044)) 
    \out_rgb[19]_INST_0_i_70 
       (.I0(\sprite_priority_reg[7] [1]),
        .I1(show_pixel_sprite_1),
        .I2(\sprite_priority_reg[7] [0]),
        .I3(show_pixel_sprite_0),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_79 
       (.I0(\sprite_multi_color_1_reg[3] [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[1] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_1_reg[3] [0]),
        .O(out_pixel_sprite_1[0]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_88 
       (.I0(\sprite_multi_color_1_reg[3] [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[1] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_1_reg[3] [2]),
        .O(out_pixel_sprite_1[2]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_97 
       (.I0(\sprite_multi_color_1_reg[3] [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[1] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_1_reg[3] [3]),
        .O(out_pixel_sprite_1[3]));
  LUT4 #(
    .INIT(16'hFE98)) 
    \out_rgb[1]_INST_0 
       (.I0(final_color[3]),
        .I1(final_color[2]),
        .I2(final_color[0]),
        .I3(final_color[1]),
        .O(out_rgb[1]));
  LUT4 #(
    .INIT(16'h7D3C)) 
    \out_rgb[2]_INST_0 
       (.I0(final_color[1]),
        .I1(final_color[0]),
        .I2(final_color[3]),
        .I3(final_color[2]),
        .O(out_rgb[2]));
  LUT4 #(
    .INIT(16'h9C14)) 
    \out_rgb[3]_INST_0 
       (.I0(final_color[3]),
        .I1(final_color[2]),
        .I2(final_color[0]),
        .I3(final_color[1]),
        .O(out_rgb[3]));
  LUT4 #(
    .INIT(16'hCB48)) 
    \out_rgb[8]_INST_0 
       (.I0(final_color[1]),
        .I1(final_color[3]),
        .I2(final_color[2]),
        .I3(final_color[0]),
        .O(out_rgb[4]));
  LUT4 #(
    .INIT(16'hF298)) 
    \out_rgb[9]_INST_0 
       (.I0(final_color[3]),
        .I1(final_color[2]),
        .I2(final_color[0]),
        .I3(final_color[1]),
        .O(out_rgb[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1__0 
       (.I0(store_byte025_out),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1__0 
       (.I0(p_0_out[1]),
        .I1(store_byte025_out),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1__0 
       (.I0(store_byte025_out),
        .I1(\multi_color_mode_reg[1] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[1] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2__0 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte025_out),
        .I2(p_0_in[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \sprite_data[23]_i_3__4 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [6]),
        .I2(store_sprite_pixel_byte),
        .I3(\x_pos_reg[8] [4]),
        .O(store_byte025_out));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4__0 
       (.I0(\toggle_reg[1]_i_2__0_n_3 ),
        .I1(\toggle_reg[1]_i_3__0_n_3 ),
        .I2(CO),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5__0 
       (.I0(\multi_color_mode_reg[1] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[1] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1__0 
       (.I0(p_0_out[2]),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1__0 
       (.I0(p_0_out[3]),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1__0 
       (.I0(p_0_out[4]),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1__0 
       (.I0(p_0_out[5]),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1__0 
       (.I0(p_0_out[6]),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1__0 
       (.I0(p_0_out[7]),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1__0 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte025_out),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1__0_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[0]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[10]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[11]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[12]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[13]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[14]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[15]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[16]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[17]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[18]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[19]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[1]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[20]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[21]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[22]_i_1__0_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[23]_i_2__0_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[2]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[3]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[4]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[5]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[6]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[7]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[8]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__0_n_0 ),
        .D(\sprite_data[9]_i_1__0_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1__0 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2__0_n_3 ),
        .I2(\toggle_reg[1]_i_3__0_n_3 ),
        .I3(CO),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_14__6 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[1] ),
        .O(\toggle[1]_i_14__6_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_15 
       (.I0(\sprite_msb_x_reg[1] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_17__1 
       (.I0(\x_pos_reg[8] [4]),
        .O(\toggle[1]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_18 
       (.I0(\x_pos_reg[6] ),
        .I1(\sprite_1_xpos_reg[7] [7]),
        .I2(\sprite_1_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_52__0_n_0 ),
        .I4(\sprite_1_xpos_reg[7] [5]),
        .I5(\x_expand_reg[1] ),
        .O(\toggle[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_19__0 
       (.I0(\x_pos_reg[5] ),
        .I1(\sprite_1_xpos_reg[7] [6]),
        .I2(\x_expand_reg[1] ),
        .I3(\sprite_1_xpos_reg[7] [5]),
        .I4(\sprite_1_xpos_reg[7] [4]),
        .I5(\sprite_1_xpos_reg[7] [3]),
        .O(\toggle[1]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1__0 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2__0_n_3 ),
        .I3(\toggle_reg[1]_i_3__0_n_3 ),
        .I4(CO),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_20__0 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_1_xpos_reg[7] [5]),
        .I3(\x_expand_reg[1] ),
        .I4(\sprite_1_xpos_reg[7] [3]),
        .I5(\sprite_1_xpos_reg[7] [4]),
        .O(\toggle[1]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_21__0 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_1_xpos_reg[7] [4]),
        .I2(\sprite_1_xpos_reg[7] [3]),
        .I3(\x_expand_reg[1] ),
        .O(\toggle[1]_i_21__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_22 
       (.I0(\sprite_1_xpos_reg[7] [6]),
        .I1(\sprite_1_xpos_reg[7] [3]),
        .I2(\sprite_1_xpos_reg[7] [4]),
        .I3(\sprite_1_xpos_reg[7] [5]),
        .I4(\x_expand_reg[1] ),
        .O(\toggle[1]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_24__6 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_24__6_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_25__0 
       (.I0(\y_expand_reg[1] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_25__0_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_26 
       (.I0(Q[4]),
        .I1(\y_expand_reg[1] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_27__0 
       (.I0(\y_expand_reg[1] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[3] [3]),
        .I3(\y_pos_reg[3] [2]),
        .I4(\y_pos_reg[3] [1]),
        .I5(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_28__5 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_28__5_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_29 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[1] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_30 
       (.I0(\toggle[1]_i_26_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[1] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_31__0 
       (.I0(Q[4]),
        .I1(\y_expand_reg[1] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_27__0_n_0 ),
        .O(\toggle[1]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_40__0 
       (.I0(\sprite_1_xpos_reg[7] [6]),
        .I1(\sprite_1_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_41__0 
       (.I0(\sprite_1_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_1_xpos_reg[7] [5]),
        .O(\toggle[1]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_42 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_1_xpos_reg[7] [2]),
        .I2(\sprite_1_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_43__0 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_1_xpos_reg[7] [0]),
        .I2(\sprite_1_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_43__0_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_44__0 
       (.I0(\sprite_1_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_1_xpos_reg[7] [7]),
        .O(\toggle[1]_i_44__0_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_45__0 
       (.I0(\sprite_1_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_1_xpos_reg[7] [5]),
        .O(\toggle[1]_i_45__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_46__0 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_1_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_1_xpos_reg[7] [3]),
        .O(\toggle[1]_i_46__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_47__0 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_1_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_1_xpos_reg[7] [1]),
        .O(\toggle[1]_i_47__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_48__0 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[1] ),
        .I2(\sprite_1_xpos_reg[7] [3]),
        .O(\toggle[1]_i_48__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_49__0 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_1_xpos_reg[7] [2]),
        .O(\toggle[1]_i_49__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_50__0 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_1_xpos_reg[7] [1]),
        .O(\toggle[1]_i_50__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_51__0 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_1_xpos_reg[7] [0]),
        .O(\toggle[1]_i_51__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_52__0 
       (.I0(\x_expand_reg[1] ),
        .I1(\sprite_1_xpos_reg[7] [3]),
        .I2(\sprite_1_xpos_reg[7] [4]),
        .O(\toggle[1]_i_52__0_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_53__0 
       (.I0(Q[2]),
        .I1(\y_expand_reg[1] ),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\y_pos_reg[3] [1]),
        .O(\toggle[1]_i_53__0_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_54__0 
       (.I0(\y_expand_reg[1] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_54__0_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_55__0 
       (.I0(Q[0]),
        .I1(\y_expand_reg[1] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_55__0_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_56 
       (.I0(\toggle[1]_i_53__0_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[1] ),
        .I3(\y_pos_reg[0] ),
        .O(\toggle[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_57 
       (.I0(\toggle[1]_i_54__0_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[1] ),
        .I3(\y_pos_reg[3] [1]),
        .I4(\y_pos_reg[3] [0]),
        .I5(\y_pos_reg[3] [2]),
        .O(\toggle[1]_i_57_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_58 
       (.I0(\y_expand_reg[1] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\toggle[1]_i_55__0_n_0 ),
        .O(\toggle[1]_i_58_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_59__0 
       (.I0(Q[0]),
        .I1(\y_expand_reg[1] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_59__0_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_7__0 
       (.I0(\x_pos_reg[7] ),
        .I1(\sprite_msb_x_reg[1] ),
        .I2(\sprite_1_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_22_n_0 ),
        .O(\toggle[1]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_9 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_9_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1__0_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1__0_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_13 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_13_n_0 ,\toggle_reg[1]_i_13_n_1 ,\toggle_reg[1]_i_13_n_2 ,\toggle_reg[1]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_40__0_n_0 ,\toggle[1]_i_41__0_n_0 ,\toggle[1]_i_42_n_0 ,\toggle[1]_i_43__0_n_0 }),
        .O(\NLW_toggle_reg[1]_i_13_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_44__0_n_0 ,\toggle[1]_i_45__0_n_0 ,\toggle[1]_i_46__0_n_0 ,\toggle[1]_i_47__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_16 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_16_n_0 ,\toggle_reg[1]_i_16_n_1 ,\toggle_reg[1]_i_16_n_2 ,\toggle_reg[1]_i_16_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_16_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_48__0_n_0 ,\toggle[1]_i_49__0_n_0 ,\toggle[1]_i_50__0_n_0 ,\toggle[1]_i_51__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_23 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_23_n_0 ,\toggle_reg[1]_i_23_n_1 ,\toggle_reg[1]_i_23_n_2 ,\toggle_reg[1]_i_23_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_53__0_n_0 ,\toggle[1]_i_54__0_n_0 ,\toggle[1]_i_55__0_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_23_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_56_n_0 ,\toggle[1]_i_57_n_0 ,\toggle[1]_i_58_n_0 ,\toggle[1]_i_59__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_2__0 
       (.CI(\toggle_reg[1]_i_6__0_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2__0_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_pos_reg[7] }),
        .O(\NLW_toggle_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_7__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_3__0 
       (.CI(\toggle_reg[1]_i_8_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3__0_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_9_n_0 }));
  CARRY4 \toggle_reg[1]_i_5__0 
       (.CI(\toggle_reg[1]_i_13_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5__0_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_14__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_15_n_0 }));
  CARRY4 \toggle_reg[1]_i_6__0 
       (.CI(\toggle_reg[1]_i_16_n_0 ),
        .CO({\toggle_reg[1]_i_6__0_n_0 ,\toggle_reg[1]_i_6__0_n_1 ,\toggle_reg[1]_i_6__0_n_2 ,\toggle_reg[1]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_pos_reg[6] ,\x_pos_reg[5] ,raster_x_pos,\toggle[1]_i_17__1_n_0 }),
        .O(\NLW_toggle_reg[1]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_18_n_0 ,\toggle[1]_i_19__0_n_0 ,\toggle[1]_i_20__0_n_0 ,\toggle[1]_i_21__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_8 
       (.CI(\toggle_reg[1]_i_23_n_0 ),
        .CO({\toggle_reg[1]_i_8_n_0 ,\toggle_reg[1]_i_8_n_1 ,\toggle_reg[1]_i_8_n_2 ,\toggle_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_24__6_n_0 ,\toggle[1]_i_25__0_n_0 ,\toggle[1]_i_26_n_0 ,\toggle[1]_i_27__0_n_0 }),
        .O(\NLW_toggle_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_28__5_n_0 ,\toggle[1]_i_29_n_0 ,\toggle[1]_i_30_n_0 ,\toggle[1]_i_31__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator_2
   (ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    out_pixel_sprite_2,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    show_pixel_sprite_2,
    Q,
    \y_expand_reg[2] ,
    \y_pos_reg[3] ,
    y_pos_minus_7,
    \x_pos_reg[8] ,
    \sprite_2_xpos_reg[7] ,
    \x_expand_reg[2] ,
    \x_pos_reg[7] ,
    \sprite_msb_x_reg[2] ,
    \x_pos_reg[6] ,
    \x_pos_reg[5] ,
    \sprite_data_reg[23]_0 ,
    \sprite_enabled_reg[7] ,
    \sprite_enabled_reg[4] ,
    \sprite_multi_color_1_reg[3] ,
    \sprite_enabled_reg[7]_0 ,
    \sprite_enabled_reg[4]_0 ,
    \sprite_multi_color_1_reg[2] ,
    \sprite_enabled_reg[7]_1 ,
    \sprite_enabled_reg[4]_1 ,
    \sprite_multi_color_1_reg[1] ,
    \sprite_enabled_reg[7]_2 ,
    \sprite_enabled_reg[4]_2 ,
    \sprite_multi_color_1_reg[0] ,
    \sprite_priority_reg[1] ,
    out_pixel_sprite_1,
    \sprite_priority_reg[0] ,
    out_pixel_sprite_0,
    \sprite_priority_reg[2] ,
    show_pixel_sprite_1,
    show_pixel_sprite_0,
    \sprite_data_reg[23]_1 ,
    \multi_color_mode_reg[2] ,
    \sprite_enabled_reg[2] ,
    store_sprite_pixel_byte,
    \sprite_multi_color_1_reg[3]_0 ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_2_reg[3] ,
    p_0_out,
    CO,
    raster_x_pos,
    \y_pos_reg[0] ,
    clk);
  output ram_reg_1;
  output ram_reg_1_0;
  output ram_reg_1_1;
  output ram_reg_1_2;
  output ram_reg_1_3;
  output [3:0]out_pixel_sprite_2;
  output ram_reg_1_4;
  output ram_reg_1_5;
  output ram_reg_1_6;
  output show_pixel_sprite_2;
  input [7:0]Q;
  input [0:0]\y_expand_reg[2] ;
  input [3:0]\y_pos_reg[3] ;
  input [4:0]y_pos_minus_7;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_2_xpos_reg[7] ;
  input [0:0]\x_expand_reg[2] ;
  input \x_pos_reg[7] ;
  input [0:0]\sprite_msb_x_reg[2] ;
  input \x_pos_reg[6] ;
  input \x_pos_reg[5] ;
  input \sprite_data_reg[23]_0 ;
  input \sprite_enabled_reg[7] ;
  input \sprite_enabled_reg[4] ;
  input \sprite_multi_color_1_reg[3] ;
  input \sprite_enabled_reg[7]_0 ;
  input \sprite_enabled_reg[4]_0 ;
  input \sprite_multi_color_1_reg[2] ;
  input \sprite_enabled_reg[7]_1 ;
  input \sprite_enabled_reg[4]_1 ;
  input \sprite_multi_color_1_reg[1] ;
  input \sprite_enabled_reg[7]_2 ;
  input \sprite_enabled_reg[4]_2 ;
  input \sprite_multi_color_1_reg[0] ;
  input \sprite_priority_reg[1] ;
  input [3:0]out_pixel_sprite_1;
  input \sprite_priority_reg[0] ;
  input [3:0]out_pixel_sprite_0;
  input [2:0]\sprite_priority_reg[2] ;
  input show_pixel_sprite_1;
  input show_pixel_sprite_0;
  input \sprite_data_reg[23]_1 ;
  input [0:0]\multi_color_mode_reg[2] ;
  input [0:0]\sprite_enabled_reg[2] ;
  input store_sprite_pixel_byte;
  input [3:0]\sprite_multi_color_1_reg[3]_0 ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_2_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]CO;
  input [0:0]raster_x_pos;
  input \y_pos_reg[0] ;
  input clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire clk;
  wire [0:0]\multi_color_mode_reg[2] ;
  wire [3:0]out_pixel_sprite_0;
  wire [3:0]out_pixel_sprite_1;
  wire [3:0]out_pixel_sprite_2;
  wire \out_rgb[19]_INST_0_i_18_n_0 ;
  wire \out_rgb[19]_INST_0_i_69_n_0 ;
  wire [1:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_6_in;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [0:0]raster_x_pos;
  wire show_pixel_sprite_0;
  wire show_pixel_sprite_1;
  wire show_pixel_sprite_2;
  wire [7:0]\sprite_2_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1__1_n_0 ;
  wire \sprite_data[10]_i_1__1_n_0 ;
  wire \sprite_data[11]_i_1__1_n_0 ;
  wire \sprite_data[12]_i_1__1_n_0 ;
  wire \sprite_data[13]_i_1__1_n_0 ;
  wire \sprite_data[14]_i_1__1_n_0 ;
  wire \sprite_data[15]_i_1__1_n_0 ;
  wire \sprite_data[16]_i_1__1_n_0 ;
  wire \sprite_data[17]_i_1__1_n_0 ;
  wire \sprite_data[18]_i_1__1_n_0 ;
  wire \sprite_data[19]_i_1__1_n_0 ;
  wire \sprite_data[1]_i_1__1_n_0 ;
  wire \sprite_data[20]_i_1__1_n_0 ;
  wire \sprite_data[21]_i_1__1_n_0 ;
  wire \sprite_data[22]_i_1__1_n_0 ;
  wire \sprite_data[23]_i_1__1_n_0 ;
  wire \sprite_data[23]_i_2__1_n_0 ;
  wire \sprite_data[2]_i_1__1_n_0 ;
  wire \sprite_data[3]_i_1__1_n_0 ;
  wire \sprite_data[4]_i_1__1_n_0 ;
  wire \sprite_data[5]_i_1__1_n_0 ;
  wire \sprite_data[6]_i_1__1_n_0 ;
  wire \sprite_data[7]_i_1__1_n_0 ;
  wire \sprite_data[8]_i_1__1_n_0 ;
  wire \sprite_data[9]_i_1__1_n_0 ;
  wire \sprite_data_reg[23]_0 ;
  wire \sprite_data_reg[23]_1 ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire [0:0]\sprite_enabled_reg[2] ;
  wire \sprite_enabled_reg[4] ;
  wire \sprite_enabled_reg[4]_0 ;
  wire \sprite_enabled_reg[4]_1 ;
  wire \sprite_enabled_reg[4]_2 ;
  wire \sprite_enabled_reg[7] ;
  wire \sprite_enabled_reg[7]_0 ;
  wire \sprite_enabled_reg[7]_1 ;
  wire \sprite_enabled_reg[7]_2 ;
  wire [0:0]\sprite_msb_x_reg[2] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire \sprite_multi_color_1_reg[0] ;
  wire \sprite_multi_color_1_reg[1] ;
  wire \sprite_multi_color_1_reg[2] ;
  wire \sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3]_0 ;
  wire [3:0]\sprite_primary_color_2_reg[3] ;
  wire \sprite_priority_reg[0] ;
  wire \sprite_priority_reg[1] ;
  wire [2:0]\sprite_priority_reg[2] ;
  wire store_byte023_out;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1__1_n_0 ;
  wire \toggle[1]_i_14__5_n_0 ;
  wire \toggle[1]_i_15__0_n_0 ;
  wire \toggle[1]_i_17__2_n_0 ;
  wire \toggle[1]_i_18__0_n_0 ;
  wire \toggle[1]_i_19__1_n_0 ;
  wire \toggle[1]_i_1__1_n_0 ;
  wire \toggle[1]_i_20__1_n_0 ;
  wire \toggle[1]_i_21__1_n_0 ;
  wire \toggle[1]_i_22__0_n_0 ;
  wire \toggle[1]_i_24__5_n_0 ;
  wire \toggle[1]_i_25__1_n_0 ;
  wire \toggle[1]_i_26__0_n_0 ;
  wire \toggle[1]_i_27__1_n_0 ;
  wire \toggle[1]_i_28__4_n_0 ;
  wire \toggle[1]_i_29__0_n_0 ;
  wire \toggle[1]_i_30__0_n_0 ;
  wire \toggle[1]_i_31__1_n_0 ;
  wire \toggle[1]_i_40__1_n_0 ;
  wire \toggle[1]_i_41__1_n_0 ;
  wire \toggle[1]_i_42__0_n_0 ;
  wire \toggle[1]_i_43__1_n_0 ;
  wire \toggle[1]_i_44__1_n_0 ;
  wire \toggle[1]_i_45__1_n_0 ;
  wire \toggle[1]_i_46__1_n_0 ;
  wire \toggle[1]_i_47__1_n_0 ;
  wire \toggle[1]_i_48__1_n_0 ;
  wire \toggle[1]_i_49__1_n_0 ;
  wire \toggle[1]_i_50__1_n_0 ;
  wire \toggle[1]_i_51__1_n_0 ;
  wire \toggle[1]_i_52__1_n_0 ;
  wire \toggle[1]_i_53__1_n_0 ;
  wire \toggle[1]_i_54__1_n_0 ;
  wire \toggle[1]_i_55__1_n_0 ;
  wire \toggle[1]_i_56__0_n_0 ;
  wire \toggle[1]_i_57__0_n_0 ;
  wire \toggle[1]_i_58__0_n_0 ;
  wire \toggle[1]_i_59__1_n_0 ;
  wire \toggle[1]_i_7__1_n_0 ;
  wire \toggle[1]_i_9__0_n_0 ;
  wire \toggle_reg[1]_i_13__0_n_0 ;
  wire \toggle_reg[1]_i_13__0_n_1 ;
  wire \toggle_reg[1]_i_13__0_n_2 ;
  wire \toggle_reg[1]_i_13__0_n_3 ;
  wire \toggle_reg[1]_i_16__0_n_0 ;
  wire \toggle_reg[1]_i_16__0_n_1 ;
  wire \toggle_reg[1]_i_16__0_n_2 ;
  wire \toggle_reg[1]_i_16__0_n_3 ;
  wire \toggle_reg[1]_i_23__0_n_0 ;
  wire \toggle_reg[1]_i_23__0_n_1 ;
  wire \toggle_reg[1]_i_23__0_n_2 ;
  wire \toggle_reg[1]_i_23__0_n_3 ;
  wire \toggle_reg[1]_i_2__1_n_3 ;
  wire \toggle_reg[1]_i_3__1_n_3 ;
  wire \toggle_reg[1]_i_6__1_n_0 ;
  wire \toggle_reg[1]_i_6__1_n_1 ;
  wire \toggle_reg[1]_i_6__1_n_2 ;
  wire \toggle_reg[1]_i_6__1_n_3 ;
  wire \toggle_reg[1]_i_8__0_n_0 ;
  wire \toggle_reg[1]_i_8__0_n_1 ;
  wire \toggle_reg[1]_i_8__0_n_2 ;
  wire \toggle_reg[1]_i_8__0_n_3 ;
  wire [0:0]\x_expand_reg[2] ;
  wire \x_pos_reg[5] ;
  wire \x_pos_reg[6] ;
  wire \x_pos_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[2] ;
  wire [4:0]y_pos_minus_7;
  wire \y_pos_reg[0] ;
  wire [3:0]\y_pos_reg[3] ;
  wire [3:0]\NLW_toggle_reg[1]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_16__0_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_23__0_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2__1_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3__1_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5__1_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6__1_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_8__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFF1054)) 
    \out_rgb[19]_INST_0_i_11 
       (.I0(\out_rgb[19]_INST_0_i_18_n_0 ),
        .I1(\sprite_data_reg[23]_0 ),
        .I2(\sprite_enabled_reg[7]_0 ),
        .I3(\sprite_enabled_reg[4]_0 ),
        .I4(\sprite_multi_color_1_reg[2] ),
        .O(ram_reg_1_0));
  LUT5 #(
    .INIT(32'hFFFF1054)) 
    \out_rgb[19]_INST_0_i_13 
       (.I0(\out_rgb[19]_INST_0_i_18_n_0 ),
        .I1(\sprite_data_reg[23]_0 ),
        .I2(\sprite_enabled_reg[7] ),
        .I3(\sprite_enabled_reg[4] ),
        .I4(\sprite_multi_color_1_reg[3] ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFEEEAAAAAAAAAAAA)) 
    \out_rgb[19]_INST_0_i_18 
       (.I0(\sprite_data_reg[23]_1 ),
        .I1(p_0_in[1]),
        .I2(\multi_color_mode_reg[2] ),
        .I3(p_0_in[0]),
        .I4(\sprite_enabled_reg[2] ),
        .I5(p_6_in),
        .O(\out_rgb[19]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_28 
       (.I0(\out_rgb[19]_INST_0_i_69_n_0 ),
        .I1(out_pixel_sprite_2[1]),
        .I2(\sprite_priority_reg[1] ),
        .I3(out_pixel_sprite_1[1]),
        .I4(\sprite_priority_reg[0] ),
        .I5(out_pixel_sprite_0[1]),
        .O(ram_reg_1_5));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_34 
       (.I0(\out_rgb[19]_INST_0_i_69_n_0 ),
        .I1(out_pixel_sprite_2[0]),
        .I2(\sprite_priority_reg[1] ),
        .I3(out_pixel_sprite_1[0]),
        .I4(\sprite_priority_reg[0] ),
        .I5(out_pixel_sprite_0[0]),
        .O(ram_reg_1_6));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_40 
       (.I0(\out_rgb[19]_INST_0_i_69_n_0 ),
        .I1(out_pixel_sprite_2[2]),
        .I2(\sprite_priority_reg[1] ),
        .I3(out_pixel_sprite_1[2]),
        .I4(\sprite_priority_reg[0] ),
        .I5(out_pixel_sprite_0[2]),
        .O(ram_reg_1_4));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_46 
       (.I0(\out_rgb[19]_INST_0_i_69_n_0 ),
        .I1(out_pixel_sprite_2[3]),
        .I2(\sprite_priority_reg[1] ),
        .I3(out_pixel_sprite_1[3]),
        .I4(\sprite_priority_reg[0] ),
        .I5(out_pixel_sprite_0[3]),
        .O(ram_reg_1_3));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_61 
       (.I0(\sprite_multi_color_1_reg[3]_0 [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[2] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_2_reg[3] [1]),
        .O(out_pixel_sprite_2[1]));
  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_62 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[2] ),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[2] ),
        .I4(p_0_in[1]),
        .O(show_pixel_sprite_2));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \out_rgb[19]_INST_0_i_69 
       (.I0(\sprite_priority_reg[2] [2]),
        .I1(show_pixel_sprite_2),
        .I2(show_pixel_sprite_1),
        .I3(\sprite_priority_reg[2] [1]),
        .I4(show_pixel_sprite_0),
        .I5(\sprite_priority_reg[2] [0]),
        .O(\out_rgb[19]_INST_0_i_69_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1054)) 
    \out_rgb[19]_INST_0_i_7 
       (.I0(\out_rgb[19]_INST_0_i_18_n_0 ),
        .I1(\sprite_data_reg[23]_0 ),
        .I2(\sprite_enabled_reg[7]_1 ),
        .I3(\sprite_enabled_reg[4]_1 ),
        .I4(\sprite_multi_color_1_reg[1] ),
        .O(ram_reg_1_1));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_80 
       (.I0(\sprite_multi_color_1_reg[3]_0 [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[2] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_2_reg[3] [0]),
        .O(out_pixel_sprite_2[0]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_89 
       (.I0(\sprite_multi_color_1_reg[3]_0 [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[2] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_2_reg[3] [2]),
        .O(out_pixel_sprite_2[2]));
  LUT5 #(
    .INIT(32'hFFFF1054)) 
    \out_rgb[19]_INST_0_i_9 
       (.I0(\out_rgb[19]_INST_0_i_18_n_0 ),
        .I1(\sprite_data_reg[23]_0 ),
        .I2(\sprite_enabled_reg[7]_2 ),
        .I3(\sprite_enabled_reg[4]_2 ),
        .I4(\sprite_multi_color_1_reg[0] ),
        .O(ram_reg_1_2));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_98 
       (.I0(\sprite_multi_color_1_reg[3]_0 [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[2] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_2_reg[3] [3]),
        .O(out_pixel_sprite_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1__1 
       (.I0(store_byte023_out),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1__1 
       (.I0(p_0_out[1]),
        .I1(store_byte023_out),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1__1 
       (.I0(store_byte023_out),
        .I1(\multi_color_mode_reg[2] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[2] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2__1 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte023_out),
        .I2(p_0_in[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \sprite_data[23]_i_3__3 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\x_pos_reg[8] [5]),
        .I2(\x_pos_reg[8] [6]),
        .I3(store_sprite_pixel_byte),
        .O(store_byte023_out));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4__1 
       (.I0(\toggle_reg[1]_i_2__1_n_3 ),
        .I1(\toggle_reg[1]_i_3__1_n_3 ),
        .I2(CO),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5__1 
       (.I0(\multi_color_mode_reg[2] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[2] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1__1 
       (.I0(p_0_out[2]),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1__1 
       (.I0(p_0_out[3]),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1__1 
       (.I0(p_0_out[4]),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1__1 
       (.I0(p_0_out[5]),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1__1 
       (.I0(p_0_out[6]),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1__1 
       (.I0(p_0_out[7]),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1__1 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte023_out),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1__1_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[0]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[10]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[11]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[12]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[13]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[14]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[15]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[16]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[17]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[18]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[19]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[1]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[20]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[21]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[22]_i_1__1_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[23]_i_2__1_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[2]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[3]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[4]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[5]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[6]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[7]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[8]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__1_n_0 ),
        .D(\sprite_data[9]_i_1__1_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1__1 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2__1_n_3 ),
        .I2(\toggle_reg[1]_i_3__1_n_3 ),
        .I3(CO),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_14__5 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[2] ),
        .O(\toggle[1]_i_14__5_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_15__0 
       (.I0(\sprite_msb_x_reg[2] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_17__2 
       (.I0(\x_pos_reg[8] [4]),
        .O(\toggle[1]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_18__0 
       (.I0(\x_pos_reg[6] ),
        .I1(\sprite_2_xpos_reg[7] [7]),
        .I2(\sprite_2_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_52__1_n_0 ),
        .I4(\sprite_2_xpos_reg[7] [5]),
        .I5(\x_expand_reg[2] ),
        .O(\toggle[1]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_19__1 
       (.I0(\x_pos_reg[5] ),
        .I1(\sprite_2_xpos_reg[7] [6]),
        .I2(\x_expand_reg[2] ),
        .I3(\sprite_2_xpos_reg[7] [5]),
        .I4(\sprite_2_xpos_reg[7] [4]),
        .I5(\sprite_2_xpos_reg[7] [3]),
        .O(\toggle[1]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1__1 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2__1_n_3 ),
        .I3(\toggle_reg[1]_i_3__1_n_3 ),
        .I4(CO),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_20__1 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_2_xpos_reg[7] [5]),
        .I3(\x_expand_reg[2] ),
        .I4(\sprite_2_xpos_reg[7] [3]),
        .I5(\sprite_2_xpos_reg[7] [4]),
        .O(\toggle[1]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_21__1 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_2_xpos_reg[7] [4]),
        .I2(\sprite_2_xpos_reg[7] [3]),
        .I3(\x_expand_reg[2] ),
        .O(\toggle[1]_i_21__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_22__0 
       (.I0(\sprite_2_xpos_reg[7] [6]),
        .I1(\sprite_2_xpos_reg[7] [3]),
        .I2(\sprite_2_xpos_reg[7] [4]),
        .I3(\sprite_2_xpos_reg[7] [5]),
        .I4(\x_expand_reg[2] ),
        .O(\toggle[1]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_24__5 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_24__5_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_25__1 
       (.I0(\y_expand_reg[2] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_25__1_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_26__0 
       (.I0(Q[4]),
        .I1(\y_expand_reg[2] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_27__1 
       (.I0(\y_expand_reg[2] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[3] [3]),
        .I3(\y_pos_reg[3] [2]),
        .I4(\y_pos_reg[3] [1]),
        .I5(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_28__4 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_28__4_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_29__0 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[2] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_30__0 
       (.I0(\toggle[1]_i_26__0_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[2] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30__0_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_31__1 
       (.I0(Q[4]),
        .I1(\y_expand_reg[2] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_27__1_n_0 ),
        .O(\toggle[1]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_40__1 
       (.I0(\sprite_2_xpos_reg[7] [6]),
        .I1(\sprite_2_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_40__1_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_41__1 
       (.I0(\sprite_2_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_2_xpos_reg[7] [5]),
        .O(\toggle[1]_i_41__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_42__0 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_2_xpos_reg[7] [2]),
        .I2(\sprite_2_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_43__1 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_2_xpos_reg[7] [0]),
        .I2(\sprite_2_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_43__1_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_44__1 
       (.I0(\sprite_2_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_2_xpos_reg[7] [7]),
        .O(\toggle[1]_i_44__1_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_45__1 
       (.I0(\sprite_2_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_2_xpos_reg[7] [5]),
        .O(\toggle[1]_i_45__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_46__1 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_2_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_2_xpos_reg[7] [3]),
        .O(\toggle[1]_i_46__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_47__1 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_2_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_2_xpos_reg[7] [1]),
        .O(\toggle[1]_i_47__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_48__1 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[2] ),
        .I2(\sprite_2_xpos_reg[7] [3]),
        .O(\toggle[1]_i_48__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_49__1 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_2_xpos_reg[7] [2]),
        .O(\toggle[1]_i_49__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_50__1 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_2_xpos_reg[7] [1]),
        .O(\toggle[1]_i_50__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_51__1 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_2_xpos_reg[7] [0]),
        .O(\toggle[1]_i_51__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_52__1 
       (.I0(\x_expand_reg[2] ),
        .I1(\sprite_2_xpos_reg[7] [3]),
        .I2(\sprite_2_xpos_reg[7] [4]),
        .O(\toggle[1]_i_52__1_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_53__1 
       (.I0(Q[2]),
        .I1(\y_expand_reg[2] ),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\y_pos_reg[3] [1]),
        .O(\toggle[1]_i_53__1_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_54__1 
       (.I0(\y_expand_reg[2] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_54__1_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_55__1 
       (.I0(Q[0]),
        .I1(\y_expand_reg[2] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_55__1_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_56__0 
       (.I0(\toggle[1]_i_53__1_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[2] ),
        .I3(\y_pos_reg[0] ),
        .O(\toggle[1]_i_56__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_57__0 
       (.I0(\toggle[1]_i_54__1_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[2] ),
        .I3(\y_pos_reg[3] [1]),
        .I4(\y_pos_reg[3] [0]),
        .I5(\y_pos_reg[3] [2]),
        .O(\toggle[1]_i_57__0_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_58__0 
       (.I0(\y_expand_reg[2] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\toggle[1]_i_55__1_n_0 ),
        .O(\toggle[1]_i_58__0_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_59__1 
       (.I0(Q[0]),
        .I1(\y_expand_reg[2] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_59__1_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_7__1 
       (.I0(\x_pos_reg[7] ),
        .I1(\sprite_msb_x_reg[2] ),
        .I2(\sprite_2_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_22__0_n_0 ),
        .O(\toggle[1]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_9__0 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_9__0_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1__1_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1__1_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_13__0 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_13__0_n_0 ,\toggle_reg[1]_i_13__0_n_1 ,\toggle_reg[1]_i_13__0_n_2 ,\toggle_reg[1]_i_13__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_40__1_n_0 ,\toggle[1]_i_41__1_n_0 ,\toggle[1]_i_42__0_n_0 ,\toggle[1]_i_43__1_n_0 }),
        .O(\NLW_toggle_reg[1]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_44__1_n_0 ,\toggle[1]_i_45__1_n_0 ,\toggle[1]_i_46__1_n_0 ,\toggle[1]_i_47__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_16__0 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_16__0_n_0 ,\toggle_reg[1]_i_16__0_n_1 ,\toggle_reg[1]_i_16__0_n_2 ,\toggle_reg[1]_i_16__0_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_16__0_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_48__1_n_0 ,\toggle[1]_i_49__1_n_0 ,\toggle[1]_i_50__1_n_0 ,\toggle[1]_i_51__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_23__0 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_23__0_n_0 ,\toggle_reg[1]_i_23__0_n_1 ,\toggle_reg[1]_i_23__0_n_2 ,\toggle_reg[1]_i_23__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_53__1_n_0 ,\toggle[1]_i_54__1_n_0 ,\toggle[1]_i_55__1_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_23__0_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_56__0_n_0 ,\toggle[1]_i_57__0_n_0 ,\toggle[1]_i_58__0_n_0 ,\toggle[1]_i_59__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_2__1 
       (.CI(\toggle_reg[1]_i_6__1_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2__1_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_pos_reg[7] }),
        .O(\NLW_toggle_reg[1]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_7__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_3__1 
       (.CI(\toggle_reg[1]_i_8__0_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3__1_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_9__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_5__1 
       (.CI(\toggle_reg[1]_i_13__0_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5__1_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_14__5_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_15__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_6__1 
       (.CI(\toggle_reg[1]_i_16__0_n_0 ),
        .CO({\toggle_reg[1]_i_6__1_n_0 ,\toggle_reg[1]_i_6__1_n_1 ,\toggle_reg[1]_i_6__1_n_2 ,\toggle_reg[1]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_pos_reg[6] ,\x_pos_reg[5] ,raster_x_pos,\toggle[1]_i_17__2_n_0 }),
        .O(\NLW_toggle_reg[1]_i_6__1_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_18__0_n_0 ,\toggle[1]_i_19__1_n_0 ,\toggle[1]_i_20__1_n_0 ,\toggle[1]_i_21__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_8__0 
       (.CI(\toggle_reg[1]_i_23__0_n_0 ),
        .CO({\toggle_reg[1]_i_8__0_n_0 ,\toggle_reg[1]_i_8__0_n_1 ,\toggle_reg[1]_i_8__0_n_2 ,\toggle_reg[1]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_24__5_n_0 ,\toggle[1]_i_25__1_n_0 ,\toggle[1]_i_26__0_n_0 ,\toggle[1]_i_27__1_n_0 }),
        .O(\NLW_toggle_reg[1]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_28__4_n_0 ,\toggle[1]_i_29__0_n_0 ,\toggle[1]_i_30__0_n_0 ,\toggle[1]_i_31__1_n_0 }));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator_3
   (ram_reg_1,
    show_pixel_sprite_3,
    out_pixel_sprite_3,
    Q,
    \y_expand_reg[3] ,
    \y_pos_reg[3] ,
    y_pos_minus_7,
    \x_pos_reg[8] ,
    \sprite_3_xpos_reg[7] ,
    \x_expand_reg[3] ,
    \x_pos_reg[7] ,
    \sprite_msb_x_reg[3] ,
    \x_pos_reg[6] ,
    \x_pos_reg[5] ,
    \sprite_priority_reg[3] ,
    store_sprite_pixel_byte,
    \sprite_enabled_reg[3] ,
    \multi_color_mode_reg[3] ,
    \sprite_multi_color_1_reg[3] ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_3_reg[3] ,
    p_0_out,
    CO,
    raster_x_pos,
    \y_pos_reg[0] ,
    clk);
  output ram_reg_1;
  output show_pixel_sprite_3;
  output [3:0]out_pixel_sprite_3;
  input [7:0]Q;
  input [0:0]\y_expand_reg[3] ;
  input [3:0]\y_pos_reg[3] ;
  input [4:0]y_pos_minus_7;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_3_xpos_reg[7] ;
  input [0:0]\x_expand_reg[3] ;
  input \x_pos_reg[7] ;
  input [0:0]\sprite_msb_x_reg[3] ;
  input \x_pos_reg[6] ;
  input \x_pos_reg[5] ;
  input [0:0]\sprite_priority_reg[3] ;
  input store_sprite_pixel_byte;
  input [0:0]\sprite_enabled_reg[3] ;
  input [0:0]\multi_color_mode_reg[3] ;
  input [3:0]\sprite_multi_color_1_reg[3] ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_3_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]CO;
  input [0:0]raster_x_pos;
  input \y_pos_reg[0] ;
  input clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire clk;
  wire [0:0]\multi_color_mode_reg[3] ;
  wire [3:0]out_pixel_sprite_3;
  wire [1:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_6_in;
  wire ram_reg_1;
  wire [0:0]raster_x_pos;
  wire show_pixel_sprite_3;
  wire [7:0]\sprite_3_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1__2_n_0 ;
  wire \sprite_data[10]_i_1__2_n_0 ;
  wire \sprite_data[11]_i_1__2_n_0 ;
  wire \sprite_data[12]_i_1__2_n_0 ;
  wire \sprite_data[13]_i_1__2_n_0 ;
  wire \sprite_data[14]_i_1__2_n_0 ;
  wire \sprite_data[15]_i_1__2_n_0 ;
  wire \sprite_data[16]_i_1__2_n_0 ;
  wire \sprite_data[17]_i_1__2_n_0 ;
  wire \sprite_data[18]_i_1__2_n_0 ;
  wire \sprite_data[19]_i_1__2_n_0 ;
  wire \sprite_data[1]_i_1__2_n_0 ;
  wire \sprite_data[20]_i_1__2_n_0 ;
  wire \sprite_data[21]_i_1__2_n_0 ;
  wire \sprite_data[22]_i_1__2_n_0 ;
  wire \sprite_data[23]_i_1__2_n_0 ;
  wire \sprite_data[23]_i_2__2_n_0 ;
  wire \sprite_data[2]_i_1__2_n_0 ;
  wire \sprite_data[3]_i_1__2_n_0 ;
  wire \sprite_data[4]_i_1__2_n_0 ;
  wire \sprite_data[5]_i_1__2_n_0 ;
  wire \sprite_data[6]_i_1__2_n_0 ;
  wire \sprite_data[7]_i_1__2_n_0 ;
  wire \sprite_data[8]_i_1__2_n_0 ;
  wire \sprite_data[9]_i_1__2_n_0 ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire [0:0]\sprite_enabled_reg[3] ;
  wire [0:0]\sprite_msb_x_reg[3] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_primary_color_3_reg[3] ;
  wire [0:0]\sprite_priority_reg[3] ;
  wire store_byte021_out;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1__2_n_0 ;
  wire \toggle[1]_i_14__4_n_0 ;
  wire \toggle[1]_i_15__1_n_0 ;
  wire \toggle[1]_i_17__3_n_0 ;
  wire \toggle[1]_i_18__1_n_0 ;
  wire \toggle[1]_i_19__2_n_0 ;
  wire \toggle[1]_i_1__2_n_0 ;
  wire \toggle[1]_i_20__2_n_0 ;
  wire \toggle[1]_i_21__2_n_0 ;
  wire \toggle[1]_i_22__1_n_0 ;
  wire \toggle[1]_i_24__4_n_0 ;
  wire \toggle[1]_i_25__2_n_0 ;
  wire \toggle[1]_i_26__1_n_0 ;
  wire \toggle[1]_i_27__2_n_0 ;
  wire \toggle[1]_i_28__3_n_0 ;
  wire \toggle[1]_i_29__1_n_0 ;
  wire \toggle[1]_i_30__1_n_0 ;
  wire \toggle[1]_i_31__2_n_0 ;
  wire \toggle[1]_i_40__2_n_0 ;
  wire \toggle[1]_i_41__2_n_0 ;
  wire \toggle[1]_i_42__1_n_0 ;
  wire \toggle[1]_i_43__2_n_0 ;
  wire \toggle[1]_i_44__2_n_0 ;
  wire \toggle[1]_i_45__2_n_0 ;
  wire \toggle[1]_i_46__2_n_0 ;
  wire \toggle[1]_i_47__2_n_0 ;
  wire \toggle[1]_i_48__2_n_0 ;
  wire \toggle[1]_i_49__2_n_0 ;
  wire \toggle[1]_i_50__2_n_0 ;
  wire \toggle[1]_i_51__2_n_0 ;
  wire \toggle[1]_i_52__2_n_0 ;
  wire \toggle[1]_i_53__2_n_0 ;
  wire \toggle[1]_i_54__2_n_0 ;
  wire \toggle[1]_i_55__2_n_0 ;
  wire \toggle[1]_i_56__1_n_0 ;
  wire \toggle[1]_i_57__1_n_0 ;
  wire \toggle[1]_i_58__1_n_0 ;
  wire \toggle[1]_i_59__2_n_0 ;
  wire \toggle[1]_i_7__2_n_0 ;
  wire \toggle[1]_i_9__1_n_0 ;
  wire \toggle_reg[1]_i_13__1_n_0 ;
  wire \toggle_reg[1]_i_13__1_n_1 ;
  wire \toggle_reg[1]_i_13__1_n_2 ;
  wire \toggle_reg[1]_i_13__1_n_3 ;
  wire \toggle_reg[1]_i_16__1_n_0 ;
  wire \toggle_reg[1]_i_16__1_n_1 ;
  wire \toggle_reg[1]_i_16__1_n_2 ;
  wire \toggle_reg[1]_i_16__1_n_3 ;
  wire \toggle_reg[1]_i_23__1_n_0 ;
  wire \toggle_reg[1]_i_23__1_n_1 ;
  wire \toggle_reg[1]_i_23__1_n_2 ;
  wire \toggle_reg[1]_i_23__1_n_3 ;
  wire \toggle_reg[1]_i_2__2_n_3 ;
  wire \toggle_reg[1]_i_3__2_n_3 ;
  wire \toggle_reg[1]_i_6__2_n_0 ;
  wire \toggle_reg[1]_i_6__2_n_1 ;
  wire \toggle_reg[1]_i_6__2_n_2 ;
  wire \toggle_reg[1]_i_6__2_n_3 ;
  wire \toggle_reg[1]_i_8__1_n_0 ;
  wire \toggle_reg[1]_i_8__1_n_1 ;
  wire \toggle_reg[1]_i_8__1_n_2 ;
  wire \toggle_reg[1]_i_8__1_n_3 ;
  wire [0:0]\x_expand_reg[3] ;
  wire \x_pos_reg[5] ;
  wire \x_pos_reg[6] ;
  wire \x_pos_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[3] ;
  wire [4:0]y_pos_minus_7;
  wire \y_pos_reg[0] ;
  wire [3:0]\y_pos_reg[3] ;
  wire [3:0]\NLW_toggle_reg[1]_i_13__1_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_16__1_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_23__1_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2__2_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3__2_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5__2_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6__2_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_8__1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_56 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[3] ),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[3] ),
        .I4(p_0_in[1]),
        .O(show_pixel_sprite_3));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_57 
       (.I0(\sprite_multi_color_1_reg[3] [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[3] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_3_reg[3] [1]),
        .O(out_pixel_sprite_3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_rgb[19]_INST_0_i_68 
       (.I0(show_pixel_sprite_3),
        .I1(\sprite_priority_reg[3] ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_77 
       (.I0(\sprite_multi_color_1_reg[3] [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[3] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_3_reg[3] [0]),
        .O(out_pixel_sprite_3[0]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_86 
       (.I0(\sprite_multi_color_1_reg[3] [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[3] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_3_reg[3] [2]),
        .O(out_pixel_sprite_3[2]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_95 
       (.I0(\sprite_multi_color_1_reg[3] [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[3] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_3_reg[3] [3]),
        .O(out_pixel_sprite_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1__2 
       (.I0(store_byte021_out),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1__2 
       (.I0(p_0_out[1]),
        .I1(store_byte021_out),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1__2 
       (.I0(store_byte021_out),
        .I1(\multi_color_mode_reg[3] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[3] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2__2 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte021_out),
        .I2(p_0_in[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \sprite_data[23]_i_3__1 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [6]),
        .I2(store_sprite_pixel_byte),
        .I3(\x_pos_reg[8] [4]),
        .O(store_byte021_out));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4__2 
       (.I0(\toggle_reg[1]_i_2__2_n_3 ),
        .I1(\toggle_reg[1]_i_3__2_n_3 ),
        .I2(CO),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5__2 
       (.I0(\multi_color_mode_reg[3] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[3] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1__2 
       (.I0(p_0_out[2]),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1__2 
       (.I0(p_0_out[3]),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1__2 
       (.I0(p_0_out[4]),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1__2 
       (.I0(p_0_out[5]),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1__2 
       (.I0(p_0_out[6]),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1__2 
       (.I0(p_0_out[7]),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1__2 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte021_out),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1__2_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[0]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[10]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[11]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[12]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[13]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[14]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[15]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[16]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[17]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[18]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[19]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[1]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[20]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[21]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[22]_i_1__2_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[23]_i_2__2_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[2]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[3]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[4]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[5]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[6]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[7]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[8]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__2_n_0 ),
        .D(\sprite_data[9]_i_1__2_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1__2 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2__2_n_3 ),
        .I2(\toggle_reg[1]_i_3__2_n_3 ),
        .I3(CO),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_14__4 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[3] ),
        .O(\toggle[1]_i_14__4_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_15__1 
       (.I0(\sprite_msb_x_reg[3] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_15__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_17__3 
       (.I0(\x_pos_reg[8] [4]),
        .O(\toggle[1]_i_17__3_n_0 ));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_18__1 
       (.I0(\x_pos_reg[6] ),
        .I1(\sprite_3_xpos_reg[7] [7]),
        .I2(\sprite_3_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_52__2_n_0 ),
        .I4(\sprite_3_xpos_reg[7] [5]),
        .I5(\x_expand_reg[3] ),
        .O(\toggle[1]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_19__2 
       (.I0(\x_pos_reg[5] ),
        .I1(\sprite_3_xpos_reg[7] [6]),
        .I2(\x_expand_reg[3] ),
        .I3(\sprite_3_xpos_reg[7] [5]),
        .I4(\sprite_3_xpos_reg[7] [4]),
        .I5(\sprite_3_xpos_reg[7] [3]),
        .O(\toggle[1]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1__2 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2__2_n_3 ),
        .I3(\toggle_reg[1]_i_3__2_n_3 ),
        .I4(CO),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_20__2 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_3_xpos_reg[7] [5]),
        .I3(\x_expand_reg[3] ),
        .I4(\sprite_3_xpos_reg[7] [3]),
        .I5(\sprite_3_xpos_reg[7] [4]),
        .O(\toggle[1]_i_20__2_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_21__2 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_3_xpos_reg[7] [4]),
        .I2(\sprite_3_xpos_reg[7] [3]),
        .I3(\x_expand_reg[3] ),
        .O(\toggle[1]_i_21__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_22__1 
       (.I0(\sprite_3_xpos_reg[7] [6]),
        .I1(\sprite_3_xpos_reg[7] [3]),
        .I2(\sprite_3_xpos_reg[7] [4]),
        .I3(\sprite_3_xpos_reg[7] [5]),
        .I4(\x_expand_reg[3] ),
        .O(\toggle[1]_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_24__4 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_24__4_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_25__2 
       (.I0(\y_expand_reg[3] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_25__2_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_26__1 
       (.I0(Q[4]),
        .I1(\y_expand_reg[3] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_27__2 
       (.I0(\y_expand_reg[3] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[3] [3]),
        .I3(\y_pos_reg[3] [2]),
        .I4(\y_pos_reg[3] [1]),
        .I5(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_27__2_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_28__3 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_28__3_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_29__1 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[3] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_29__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_30__1 
       (.I0(\toggle[1]_i_26__1_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[3] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30__1_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_31__2 
       (.I0(Q[4]),
        .I1(\y_expand_reg[3] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_27__2_n_0 ),
        .O(\toggle[1]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_40__2 
       (.I0(\sprite_3_xpos_reg[7] [6]),
        .I1(\sprite_3_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_40__2_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_41__2 
       (.I0(\sprite_3_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_3_xpos_reg[7] [5]),
        .O(\toggle[1]_i_41__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_42__1 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_3_xpos_reg[7] [2]),
        .I2(\sprite_3_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_42__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_43__2 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_3_xpos_reg[7] [0]),
        .I2(\sprite_3_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_43__2_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_44__2 
       (.I0(\sprite_3_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_3_xpos_reg[7] [7]),
        .O(\toggle[1]_i_44__2_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_45__2 
       (.I0(\sprite_3_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_3_xpos_reg[7] [5]),
        .O(\toggle[1]_i_45__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_46__2 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_3_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_3_xpos_reg[7] [3]),
        .O(\toggle[1]_i_46__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_47__2 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_3_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_3_xpos_reg[7] [1]),
        .O(\toggle[1]_i_47__2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_48__2 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[3] ),
        .I2(\sprite_3_xpos_reg[7] [3]),
        .O(\toggle[1]_i_48__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_49__2 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_3_xpos_reg[7] [2]),
        .O(\toggle[1]_i_49__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_50__2 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_3_xpos_reg[7] [1]),
        .O(\toggle[1]_i_50__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_51__2 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_3_xpos_reg[7] [0]),
        .O(\toggle[1]_i_51__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_52__2 
       (.I0(\x_expand_reg[3] ),
        .I1(\sprite_3_xpos_reg[7] [3]),
        .I2(\sprite_3_xpos_reg[7] [4]),
        .O(\toggle[1]_i_52__2_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_53__2 
       (.I0(Q[2]),
        .I1(\y_expand_reg[3] ),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\y_pos_reg[3] [1]),
        .O(\toggle[1]_i_53__2_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_54__2 
       (.I0(\y_expand_reg[3] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_54__2_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_55__2 
       (.I0(Q[0]),
        .I1(\y_expand_reg[3] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_55__2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_56__1 
       (.I0(\toggle[1]_i_53__2_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[3] ),
        .I3(\y_pos_reg[0] ),
        .O(\toggle[1]_i_56__1_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_57__1 
       (.I0(\toggle[1]_i_54__2_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[3] ),
        .I3(\y_pos_reg[3] [1]),
        .I4(\y_pos_reg[3] [0]),
        .I5(\y_pos_reg[3] [2]),
        .O(\toggle[1]_i_57__1_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_58__1 
       (.I0(\y_expand_reg[3] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\toggle[1]_i_55__2_n_0 ),
        .O(\toggle[1]_i_58__1_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_59__2 
       (.I0(Q[0]),
        .I1(\y_expand_reg[3] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_59__2_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_7__2 
       (.I0(\x_pos_reg[7] ),
        .I1(\sprite_msb_x_reg[3] ),
        .I2(\sprite_3_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_22__1_n_0 ),
        .O(\toggle[1]_i_7__2_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_9__1 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_9__1_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1__2_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1__2_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_13__1 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_13__1_n_0 ,\toggle_reg[1]_i_13__1_n_1 ,\toggle_reg[1]_i_13__1_n_2 ,\toggle_reg[1]_i_13__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_40__2_n_0 ,\toggle[1]_i_41__2_n_0 ,\toggle[1]_i_42__1_n_0 ,\toggle[1]_i_43__2_n_0 }),
        .O(\NLW_toggle_reg[1]_i_13__1_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_44__2_n_0 ,\toggle[1]_i_45__2_n_0 ,\toggle[1]_i_46__2_n_0 ,\toggle[1]_i_47__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_16__1 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_16__1_n_0 ,\toggle_reg[1]_i_16__1_n_1 ,\toggle_reg[1]_i_16__1_n_2 ,\toggle_reg[1]_i_16__1_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_16__1_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_48__2_n_0 ,\toggle[1]_i_49__2_n_0 ,\toggle[1]_i_50__2_n_0 ,\toggle[1]_i_51__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_23__1 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_23__1_n_0 ,\toggle_reg[1]_i_23__1_n_1 ,\toggle_reg[1]_i_23__1_n_2 ,\toggle_reg[1]_i_23__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_53__2_n_0 ,\toggle[1]_i_54__2_n_0 ,\toggle[1]_i_55__2_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_23__1_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_56__1_n_0 ,\toggle[1]_i_57__1_n_0 ,\toggle[1]_i_58__1_n_0 ,\toggle[1]_i_59__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_2__2 
       (.CI(\toggle_reg[1]_i_6__2_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2__2_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_pos_reg[7] }),
        .O(\NLW_toggle_reg[1]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_7__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_3__2 
       (.CI(\toggle_reg[1]_i_8__1_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3__2_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_9__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_5__2 
       (.CI(\toggle_reg[1]_i_13__1_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5__2_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_14__4_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_15__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_6__2 
       (.CI(\toggle_reg[1]_i_16__1_n_0 ),
        .CO({\toggle_reg[1]_i_6__2_n_0 ,\toggle_reg[1]_i_6__2_n_1 ,\toggle_reg[1]_i_6__2_n_2 ,\toggle_reg[1]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_pos_reg[6] ,\x_pos_reg[5] ,raster_x_pos,\toggle[1]_i_17__3_n_0 }),
        .O(\NLW_toggle_reg[1]_i_6__2_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_18__1_n_0 ,\toggle[1]_i_19__2_n_0 ,\toggle[1]_i_20__2_n_0 ,\toggle[1]_i_21__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_8__1 
       (.CI(\toggle_reg[1]_i_23__1_n_0 ),
        .CO({\toggle_reg[1]_i_8__1_n_0 ,\toggle_reg[1]_i_8__1_n_1 ,\toggle_reg[1]_i_8__1_n_2 ,\toggle_reg[1]_i_8__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_24__4_n_0 ,\toggle[1]_i_25__2_n_0 ,\toggle[1]_i_26__1_n_0 ,\toggle[1]_i_27__2_n_0 }),
        .O(\NLW_toggle_reg[1]_i_8__1_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_28__3_n_0 ,\toggle[1]_i_29__1_n_0 ,\toggle[1]_i_30__1_n_0 ,\toggle[1]_i_31__2_n_0 }));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator_4
   (ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    show_pixel_sprite_4,
    ram_reg_1_5,
    out_pixel_sprite_4,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    Q,
    \y_expand_reg[4] ,
    \y_pos_reg[3] ,
    y_pos_minus_7,
    \x_pos_reg[8] ,
    \sprite_4_xpos_reg[7] ,
    \x_expand_reg[4] ,
    \x_pos_reg[7] ,
    \sprite_msb_x_reg[4] ,
    \x_pos_reg[6] ,
    \x_pos_reg[5] ,
    \sprite_priority_reg[1] ,
    \pixel_shift_reg_reg[7] ,
    \pixel_shift_reg_reg[7]_0 ,
    \sprite_priority_reg[5] ,
    \sprite_priority_reg[2] ,
    \pixel_shift_reg_reg[7]_1 ,
    \sprite_priority_reg[5]_0 ,
    \sprite_priority_reg[2]_0 ,
    \pixel_shift_reg_reg[7]_2 ,
    \sprite_priority_reg[5]_1 ,
    \sprite_priority_reg[2]_1 ,
    \pixel_shift_reg_reg[7]_3 ,
    \sprite_priority_reg[5]_2 ,
    \sprite_priority_reg[2]_2 ,
    \sprite_priority_reg[5]_3 ,
    show_pixel_sprite_3,
    show_pixel_sprite_5,
    out_pixel_sprite_5,
    out_pixel_sprite_3,
    \multi_color_mode_reg[4] ,
    \sprite_enabled_reg[4] ,
    store_sprite_pixel_byte,
    \sprite_multi_color_1_reg[3] ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_4_reg[3] ,
    p_0_out,
    CO,
    raster_x_pos,
    \y_pos_reg[0] ,
    clk);
  output ram_reg_1;
  output ram_reg_1_0;
  output ram_reg_1_1;
  output ram_reg_1_2;
  output ram_reg_1_3;
  output ram_reg_1_4;
  output show_pixel_sprite_4;
  output ram_reg_1_5;
  output [3:0]out_pixel_sprite_4;
  output ram_reg_1_6;
  output ram_reg_1_7;
  output ram_reg_1_8;
  output ram_reg_1_9;
  input [7:0]Q;
  input [0:0]\y_expand_reg[4] ;
  input [3:0]\y_pos_reg[3] ;
  input [4:0]y_pos_minus_7;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_4_xpos_reg[7] ;
  input [0:0]\x_expand_reg[4] ;
  input \x_pos_reg[7] ;
  input [0:0]\sprite_msb_x_reg[4] ;
  input \x_pos_reg[6] ;
  input \x_pos_reg[5] ;
  input \sprite_priority_reg[1] ;
  input \pixel_shift_reg_reg[7] ;
  input \pixel_shift_reg_reg[7]_0 ;
  input \sprite_priority_reg[5] ;
  input \sprite_priority_reg[2] ;
  input \pixel_shift_reg_reg[7]_1 ;
  input \sprite_priority_reg[5]_0 ;
  input \sprite_priority_reg[2]_0 ;
  input \pixel_shift_reg_reg[7]_2 ;
  input \sprite_priority_reg[5]_1 ;
  input \sprite_priority_reg[2]_1 ;
  input \pixel_shift_reg_reg[7]_3 ;
  input \sprite_priority_reg[5]_2 ;
  input \sprite_priority_reg[2]_2 ;
  input [2:0]\sprite_priority_reg[5]_3 ;
  input show_pixel_sprite_3;
  input show_pixel_sprite_5;
  input [3:0]out_pixel_sprite_5;
  input [3:0]out_pixel_sprite_3;
  input [0:0]\multi_color_mode_reg[4] ;
  input [0:0]\sprite_enabled_reg[4] ;
  input store_sprite_pixel_byte;
  input [3:0]\sprite_multi_color_1_reg[3] ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_4_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]CO;
  input [0:0]raster_x_pos;
  input \y_pos_reg[0] ;
  input clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire clk;
  wire [0:0]\multi_color_mode_reg[4] ;
  wire [3:0]out_pixel_sprite_3;
  wire [3:0]out_pixel_sprite_4;
  wire [3:0]out_pixel_sprite_5;
  wire [1:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_6_in;
  wire \pixel_shift_reg_reg[7] ;
  wire \pixel_shift_reg_reg[7]_0 ;
  wire \pixel_shift_reg_reg[7]_1 ;
  wire \pixel_shift_reg_reg[7]_2 ;
  wire \pixel_shift_reg_reg[7]_3 ;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire [0:0]raster_x_pos;
  wire show_pixel_sprite_3;
  wire show_pixel_sprite_4;
  wire show_pixel_sprite_5;
  wire [7:0]\sprite_4_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1__3_n_0 ;
  wire \sprite_data[10]_i_1__3_n_0 ;
  wire \sprite_data[11]_i_1__3_n_0 ;
  wire \sprite_data[12]_i_1__3_n_0 ;
  wire \sprite_data[13]_i_1__3_n_0 ;
  wire \sprite_data[14]_i_1__3_n_0 ;
  wire \sprite_data[15]_i_1__3_n_0 ;
  wire \sprite_data[16]_i_1__3_n_0 ;
  wire \sprite_data[17]_i_1__3_n_0 ;
  wire \sprite_data[18]_i_1__3_n_0 ;
  wire \sprite_data[19]_i_1__3_n_0 ;
  wire \sprite_data[1]_i_1__3_n_0 ;
  wire \sprite_data[20]_i_1__3_n_0 ;
  wire \sprite_data[21]_i_1__3_n_0 ;
  wire \sprite_data[22]_i_1__3_n_0 ;
  wire \sprite_data[23]_i_1__3_n_0 ;
  wire \sprite_data[23]_i_2__3_n_0 ;
  wire \sprite_data[2]_i_1__3_n_0 ;
  wire \sprite_data[3]_i_1__3_n_0 ;
  wire \sprite_data[4]_i_1__3_n_0 ;
  wire \sprite_data[5]_i_1__3_n_0 ;
  wire \sprite_data[6]_i_1__3_n_0 ;
  wire \sprite_data[7]_i_1__3_n_0 ;
  wire \sprite_data[8]_i_1__3_n_0 ;
  wire \sprite_data[9]_i_1__3_n_0 ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire [0:0]\sprite_enabled_reg[4] ;
  wire [0:0]\sprite_msb_x_reg[4] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_primary_color_4_reg[3] ;
  wire \sprite_priority_reg[1] ;
  wire \sprite_priority_reg[2] ;
  wire \sprite_priority_reg[2]_0 ;
  wire \sprite_priority_reg[2]_1 ;
  wire \sprite_priority_reg[2]_2 ;
  wire \sprite_priority_reg[5] ;
  wire \sprite_priority_reg[5]_0 ;
  wire \sprite_priority_reg[5]_1 ;
  wire \sprite_priority_reg[5]_2 ;
  wire [2:0]\sprite_priority_reg[5]_3 ;
  wire store_byte019_out;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1__3_n_0 ;
  wire \toggle[1]_i_14__3_n_0 ;
  wire \toggle[1]_i_15__2_n_0 ;
  wire \toggle[1]_i_17__4_n_0 ;
  wire \toggle[1]_i_18__2_n_0 ;
  wire \toggle[1]_i_19__3_n_0 ;
  wire \toggle[1]_i_1__3_n_0 ;
  wire \toggle[1]_i_20__3_n_0 ;
  wire \toggle[1]_i_21__3_n_0 ;
  wire \toggle[1]_i_22__2_n_0 ;
  wire \toggle[1]_i_24__3_n_0 ;
  wire \toggle[1]_i_25__3_n_0 ;
  wire \toggle[1]_i_26__2_n_0 ;
  wire \toggle[1]_i_27__3_n_0 ;
  wire \toggle[1]_i_28__2_n_0 ;
  wire \toggle[1]_i_29__2_n_0 ;
  wire \toggle[1]_i_30__2_n_0 ;
  wire \toggle[1]_i_31__3_n_0 ;
  wire \toggle[1]_i_40__3_n_0 ;
  wire \toggle[1]_i_41__3_n_0 ;
  wire \toggle[1]_i_42__2_n_0 ;
  wire \toggle[1]_i_43__3_n_0 ;
  wire \toggle[1]_i_44__3_n_0 ;
  wire \toggle[1]_i_45__3_n_0 ;
  wire \toggle[1]_i_46__3_n_0 ;
  wire \toggle[1]_i_47__3_n_0 ;
  wire \toggle[1]_i_48__3_n_0 ;
  wire \toggle[1]_i_49__3_n_0 ;
  wire \toggle[1]_i_50__3_n_0 ;
  wire \toggle[1]_i_51__3_n_0 ;
  wire \toggle[1]_i_52__3_n_0 ;
  wire \toggle[1]_i_53__3_n_0 ;
  wire \toggle[1]_i_54__3_n_0 ;
  wire \toggle[1]_i_55__3_n_0 ;
  wire \toggle[1]_i_56__2_n_0 ;
  wire \toggle[1]_i_57__2_n_0 ;
  wire \toggle[1]_i_58__2_n_0 ;
  wire \toggle[1]_i_59__3_n_0 ;
  wire \toggle[1]_i_7__3_n_0 ;
  wire \toggle[1]_i_9__2_n_0 ;
  wire \toggle_reg[1]_i_13__2_n_0 ;
  wire \toggle_reg[1]_i_13__2_n_1 ;
  wire \toggle_reg[1]_i_13__2_n_2 ;
  wire \toggle_reg[1]_i_13__2_n_3 ;
  wire \toggle_reg[1]_i_16__2_n_0 ;
  wire \toggle_reg[1]_i_16__2_n_1 ;
  wire \toggle_reg[1]_i_16__2_n_2 ;
  wire \toggle_reg[1]_i_16__2_n_3 ;
  wire \toggle_reg[1]_i_23__2_n_0 ;
  wire \toggle_reg[1]_i_23__2_n_1 ;
  wire \toggle_reg[1]_i_23__2_n_2 ;
  wire \toggle_reg[1]_i_23__2_n_3 ;
  wire \toggle_reg[1]_i_2__3_n_3 ;
  wire \toggle_reg[1]_i_3__3_n_3 ;
  wire \toggle_reg[1]_i_6__3_n_0 ;
  wire \toggle_reg[1]_i_6__3_n_1 ;
  wire \toggle_reg[1]_i_6__3_n_2 ;
  wire \toggle_reg[1]_i_6__3_n_3 ;
  wire \toggle_reg[1]_i_8__2_n_0 ;
  wire \toggle_reg[1]_i_8__2_n_1 ;
  wire \toggle_reg[1]_i_8__2_n_2 ;
  wire \toggle_reg[1]_i_8__2_n_3 ;
  wire [0:0]\x_expand_reg[4] ;
  wire \x_pos_reg[5] ;
  wire \x_pos_reg[6] ;
  wire \x_pos_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[4] ;
  wire [4:0]y_pos_minus_7;
  wire \y_pos_reg[0] ;
  wire [3:0]\y_pos_reg[3] ;
  wire [3:0]\NLW_toggle_reg[1]_i_13__2_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_16__2_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_23__2_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2__3_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3__3_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5__3_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6__3_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_8__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \out_rgb[19]_INST_0_i_10 
       (.I0(ram_reg_1_0),
        .I1(\sprite_priority_reg[1] ),
        .I2(\pixel_shift_reg_reg[7] ),
        .I3(\pixel_shift_reg_reg[7]_0 ),
        .I4(\sprite_priority_reg[5] ),
        .I5(\sprite_priority_reg[2] ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \out_rgb[19]_INST_0_i_12 
       (.I0(ram_reg_1_0),
        .I1(\sprite_priority_reg[1] ),
        .I2(\pixel_shift_reg_reg[7] ),
        .I3(\pixel_shift_reg_reg[7]_2 ),
        .I4(\sprite_priority_reg[5]_1 ),
        .I5(\sprite_priority_reg[2]_1 ),
        .O(ram_reg_1_2));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \out_rgb[19]_INST_0_i_14 
       (.I0(ram_reg_1_0),
        .I1(\sprite_priority_reg[1] ),
        .I2(\pixel_shift_reg_reg[7] ),
        .I3(\pixel_shift_reg_reg[7]_3 ),
        .I4(\sprite_priority_reg[5]_2 ),
        .I5(\sprite_priority_reg[2]_2 ),
        .O(ram_reg_1_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_21 
       (.I0(show_pixel_sprite_4),
        .I1(show_pixel_sprite_5),
        .I2(out_pixel_sprite_5[1]),
        .I3(out_pixel_sprite_4[1]),
        .I4(show_pixel_sprite_3),
        .I5(out_pixel_sprite_3[1]),
        .O(ram_reg_1_7));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \out_rgb[19]_INST_0_i_23 
       (.I0(show_pixel_sprite_4),
        .I1(\sprite_priority_reg[5]_3 [1]),
        .I2(show_pixel_sprite_3),
        .I3(\sprite_priority_reg[5]_3 [0]),
        .I4(\sprite_priority_reg[5]_3 [2]),
        .I5(show_pixel_sprite_5),
        .O(ram_reg_1_0));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_30 
       (.I0(show_pixel_sprite_4),
        .I1(show_pixel_sprite_5),
        .I2(out_pixel_sprite_5[0]),
        .I3(out_pixel_sprite_4[0]),
        .I4(show_pixel_sprite_3),
        .I5(out_pixel_sprite_3[0]),
        .O(ram_reg_1_8));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_36 
       (.I0(show_pixel_sprite_4),
        .I1(show_pixel_sprite_5),
        .I2(out_pixel_sprite_5[2]),
        .I3(out_pixel_sprite_4[2]),
        .I4(show_pixel_sprite_3),
        .I5(out_pixel_sprite_3[2]),
        .O(ram_reg_1_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_42 
       (.I0(show_pixel_sprite_4),
        .I1(show_pixel_sprite_5),
        .I2(out_pixel_sprite_5[3]),
        .I3(out_pixel_sprite_4[3]),
        .I4(show_pixel_sprite_3),
        .I5(out_pixel_sprite_3[3]),
        .O(ram_reg_1_5));
  LUT6 #(
    .INIT(64'hFEEEAAAAAAAAAAAA)) 
    \out_rgb[19]_INST_0_i_48 
       (.I0(show_pixel_sprite_3),
        .I1(p_0_in[1]),
        .I2(\multi_color_mode_reg[4] ),
        .I3(p_0_in[0]),
        .I4(\sprite_enabled_reg[4] ),
        .I5(p_6_in),
        .O(ram_reg_1_9));
  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_52 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[4] ),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[4] ),
        .I4(p_0_in[1]),
        .O(show_pixel_sprite_4));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_55 
       (.I0(\sprite_multi_color_1_reg[3] [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[4] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_4_reg[3] [1]),
        .O(out_pixel_sprite_4[1]));
  LUT4 #(
    .INIT(16'h4044)) 
    \out_rgb[19]_INST_0_i_67 
       (.I0(\sprite_priority_reg[5]_3 [1]),
        .I1(show_pixel_sprite_4),
        .I2(\sprite_priority_reg[5]_3 [0]),
        .I3(show_pixel_sprite_3),
        .O(ram_reg_1_4));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_76 
       (.I0(\sprite_multi_color_1_reg[3] [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[4] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_4_reg[3] [0]),
        .O(out_pixel_sprite_4[0]));
  LUT6 #(
    .INIT(64'hFEEEFCCCF222F000)) 
    \out_rgb[19]_INST_0_i_8 
       (.I0(ram_reg_1_0),
        .I1(\sprite_priority_reg[1] ),
        .I2(\pixel_shift_reg_reg[7] ),
        .I3(\pixel_shift_reg_reg[7]_1 ),
        .I4(\sprite_priority_reg[5]_0 ),
        .I5(\sprite_priority_reg[2]_0 ),
        .O(ram_reg_1_1));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_85 
       (.I0(\sprite_multi_color_1_reg[3] [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[4] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_4_reg[3] [2]),
        .O(out_pixel_sprite_4[2]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_94 
       (.I0(\sprite_multi_color_1_reg[3] [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[4] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_4_reg[3] [3]),
        .O(out_pixel_sprite_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1__3 
       (.I0(store_byte019_out),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1__3 
       (.I0(p_0_out[1]),
        .I1(store_byte019_out),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1__3 
       (.I0(store_byte019_out),
        .I1(\multi_color_mode_reg[4] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[4] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2__3 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte019_out),
        .I2(p_0_in[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \sprite_data[23]_i_3__5 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\x_pos_reg[8] [5]),
        .I2(\x_pos_reg[8] [6]),
        .I3(store_sprite_pixel_byte),
        .O(store_byte019_out));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4__3 
       (.I0(\toggle_reg[1]_i_2__3_n_3 ),
        .I1(\toggle_reg[1]_i_3__3_n_3 ),
        .I2(CO),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5__3 
       (.I0(\multi_color_mode_reg[4] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[4] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1__3 
       (.I0(p_0_out[2]),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1__3 
       (.I0(p_0_out[3]),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1__3 
       (.I0(p_0_out[4]),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1__3 
       (.I0(p_0_out[5]),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1__3 
       (.I0(p_0_out[6]),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1__3 
       (.I0(p_0_out[7]),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1__3 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte019_out),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1__3_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[0]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[10]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[11]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[12]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[13]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[14]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[15]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[16]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[17]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[18]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[19]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[1]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[20]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[21]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[22]_i_1__3_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[23]_i_2__3_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[2]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[3]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[4]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[5]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[6]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[7]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[8]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__3_n_0 ),
        .D(\sprite_data[9]_i_1__3_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1__3 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2__3_n_3 ),
        .I2(\toggle_reg[1]_i_3__3_n_3 ),
        .I3(CO),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_14__3 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[4] ),
        .O(\toggle[1]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_15__2 
       (.I0(\sprite_msb_x_reg[4] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_15__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_17__4 
       (.I0(\x_pos_reg[8] [4]),
        .O(\toggle[1]_i_17__4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_18__2 
       (.I0(\x_pos_reg[6] ),
        .I1(\sprite_4_xpos_reg[7] [7]),
        .I2(\sprite_4_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_52__3_n_0 ),
        .I4(\sprite_4_xpos_reg[7] [5]),
        .I5(\x_expand_reg[4] ),
        .O(\toggle[1]_i_18__2_n_0 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_19__3 
       (.I0(\x_pos_reg[5] ),
        .I1(\sprite_4_xpos_reg[7] [6]),
        .I2(\x_expand_reg[4] ),
        .I3(\sprite_4_xpos_reg[7] [5]),
        .I4(\sprite_4_xpos_reg[7] [4]),
        .I5(\sprite_4_xpos_reg[7] [3]),
        .O(\toggle[1]_i_19__3_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1__3 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2__3_n_3 ),
        .I3(\toggle_reg[1]_i_3__3_n_3 ),
        .I4(CO),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_20__3 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_4_xpos_reg[7] [5]),
        .I3(\x_expand_reg[4] ),
        .I4(\sprite_4_xpos_reg[7] [3]),
        .I5(\sprite_4_xpos_reg[7] [4]),
        .O(\toggle[1]_i_20__3_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_21__3 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_4_xpos_reg[7] [4]),
        .I2(\sprite_4_xpos_reg[7] [3]),
        .I3(\x_expand_reg[4] ),
        .O(\toggle[1]_i_21__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_22__2 
       (.I0(\sprite_4_xpos_reg[7] [6]),
        .I1(\sprite_4_xpos_reg[7] [3]),
        .I2(\sprite_4_xpos_reg[7] [4]),
        .I3(\sprite_4_xpos_reg[7] [5]),
        .I4(\x_expand_reg[4] ),
        .O(\toggle[1]_i_22__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_24__3 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_24__3_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_25__3 
       (.I0(\y_expand_reg[4] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_25__3_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_26__2 
       (.I0(Q[4]),
        .I1(\y_expand_reg[4] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_27__3 
       (.I0(\y_expand_reg[4] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[3] [3]),
        .I3(\y_pos_reg[3] [2]),
        .I4(\y_pos_reg[3] [1]),
        .I5(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_27__3_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_28__2 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_28__2_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_29__2 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[4] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_29__2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_30__2 
       (.I0(\toggle[1]_i_26__2_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[4] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30__2_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_31__3 
       (.I0(Q[4]),
        .I1(\y_expand_reg[4] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_27__3_n_0 ),
        .O(\toggle[1]_i_31__3_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_40__3 
       (.I0(\sprite_4_xpos_reg[7] [6]),
        .I1(\sprite_4_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_40__3_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_41__3 
       (.I0(\sprite_4_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_4_xpos_reg[7] [5]),
        .O(\toggle[1]_i_41__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_42__2 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_4_xpos_reg[7] [2]),
        .I2(\sprite_4_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_42__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_43__3 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_4_xpos_reg[7] [0]),
        .I2(\sprite_4_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_43__3_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_44__3 
       (.I0(\sprite_4_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_4_xpos_reg[7] [7]),
        .O(\toggle[1]_i_44__3_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_45__3 
       (.I0(\sprite_4_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_4_xpos_reg[7] [5]),
        .O(\toggle[1]_i_45__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_46__3 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_4_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_4_xpos_reg[7] [3]),
        .O(\toggle[1]_i_46__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_47__3 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_4_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_4_xpos_reg[7] [1]),
        .O(\toggle[1]_i_47__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_48__3 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[4] ),
        .I2(\sprite_4_xpos_reg[7] [3]),
        .O(\toggle[1]_i_48__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_49__3 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_4_xpos_reg[7] [2]),
        .O(\toggle[1]_i_49__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_50__3 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_4_xpos_reg[7] [1]),
        .O(\toggle[1]_i_50__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_51__3 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_4_xpos_reg[7] [0]),
        .O(\toggle[1]_i_51__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_52__3 
       (.I0(\x_expand_reg[4] ),
        .I1(\sprite_4_xpos_reg[7] [3]),
        .I2(\sprite_4_xpos_reg[7] [4]),
        .O(\toggle[1]_i_52__3_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_53__3 
       (.I0(Q[2]),
        .I1(\y_expand_reg[4] ),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\y_pos_reg[3] [1]),
        .O(\toggle[1]_i_53__3_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_54__3 
       (.I0(\y_expand_reg[4] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_54__3_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_55__3 
       (.I0(Q[0]),
        .I1(\y_expand_reg[4] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_55__3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_56__2 
       (.I0(\toggle[1]_i_53__3_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[4] ),
        .I3(\y_pos_reg[0] ),
        .O(\toggle[1]_i_56__2_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_57__2 
       (.I0(\toggle[1]_i_54__3_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[4] ),
        .I3(\y_pos_reg[3] [1]),
        .I4(\y_pos_reg[3] [0]),
        .I5(\y_pos_reg[3] [2]),
        .O(\toggle[1]_i_57__2_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_58__2 
       (.I0(\y_expand_reg[4] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\toggle[1]_i_55__3_n_0 ),
        .O(\toggle[1]_i_58__2_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_59__3 
       (.I0(Q[0]),
        .I1(\y_expand_reg[4] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_59__3_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_7__3 
       (.I0(\x_pos_reg[7] ),
        .I1(\sprite_msb_x_reg[4] ),
        .I2(\sprite_4_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_22__2_n_0 ),
        .O(\toggle[1]_i_7__3_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_9__2 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_9__2_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1__3_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1__3_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_13__2 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_13__2_n_0 ,\toggle_reg[1]_i_13__2_n_1 ,\toggle_reg[1]_i_13__2_n_2 ,\toggle_reg[1]_i_13__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_40__3_n_0 ,\toggle[1]_i_41__3_n_0 ,\toggle[1]_i_42__2_n_0 ,\toggle[1]_i_43__3_n_0 }),
        .O(\NLW_toggle_reg[1]_i_13__2_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_44__3_n_0 ,\toggle[1]_i_45__3_n_0 ,\toggle[1]_i_46__3_n_0 ,\toggle[1]_i_47__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_16__2 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_16__2_n_0 ,\toggle_reg[1]_i_16__2_n_1 ,\toggle_reg[1]_i_16__2_n_2 ,\toggle_reg[1]_i_16__2_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_16__2_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_48__3_n_0 ,\toggle[1]_i_49__3_n_0 ,\toggle[1]_i_50__3_n_0 ,\toggle[1]_i_51__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_23__2 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_23__2_n_0 ,\toggle_reg[1]_i_23__2_n_1 ,\toggle_reg[1]_i_23__2_n_2 ,\toggle_reg[1]_i_23__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_53__3_n_0 ,\toggle[1]_i_54__3_n_0 ,\toggle[1]_i_55__3_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_23__2_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_56__2_n_0 ,\toggle[1]_i_57__2_n_0 ,\toggle[1]_i_58__2_n_0 ,\toggle[1]_i_59__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_2__3 
       (.CI(\toggle_reg[1]_i_6__3_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2__3_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_pos_reg[7] }),
        .O(\NLW_toggle_reg[1]_i_2__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_7__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_3__3 
       (.CI(\toggle_reg[1]_i_8__2_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3__3_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_9__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_5__3 
       (.CI(\toggle_reg[1]_i_13__2_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5__3_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_14__3_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_15__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_6__3 
       (.CI(\toggle_reg[1]_i_16__2_n_0 ),
        .CO({\toggle_reg[1]_i_6__3_n_0 ,\toggle_reg[1]_i_6__3_n_1 ,\toggle_reg[1]_i_6__3_n_2 ,\toggle_reg[1]_i_6__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_pos_reg[6] ,\x_pos_reg[5] ,raster_x_pos,\toggle[1]_i_17__4_n_0 }),
        .O(\NLW_toggle_reg[1]_i_6__3_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_18__2_n_0 ,\toggle[1]_i_19__3_n_0 ,\toggle[1]_i_20__3_n_0 ,\toggle[1]_i_21__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_8__2 
       (.CI(\toggle_reg[1]_i_23__2_n_0 ),
        .CO({\toggle_reg[1]_i_8__2_n_0 ,\toggle_reg[1]_i_8__2_n_1 ,\toggle_reg[1]_i_8__2_n_2 ,\toggle_reg[1]_i_8__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_24__3_n_0 ,\toggle[1]_i_25__3_n_0 ,\toggle[1]_i_26__2_n_0 ,\toggle[1]_i_27__3_n_0 }),
        .O(\NLW_toggle_reg[1]_i_8__2_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_28__2_n_0 ,\toggle[1]_i_29__2_n_0 ,\toggle[1]_i_30__2_n_0 ,\toggle[1]_i_31__3_n_0 }));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator_5
   (ram_reg_1,
    out_pixel_sprite_5,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    show_pixel_sprite_5,
    ram_reg_1_3,
    Q,
    \y_expand_reg[5] ,
    \y_pos_reg[3] ,
    y_pos_minus_7,
    \x_pos_reg[8] ,
    \sprite_5_xpos_reg[7] ,
    \x_expand_reg[5] ,
    \x_pos_reg[7] ,
    \sprite_msb_x_reg[5] ,
    \x_pos_reg[6] ,
    \x_pos_reg[5] ,
    \sprite_priority_reg[4] ,
    out_pixel_sprite_4,
    \sprite_priority_reg[3] ,
    out_pixel_sprite_3,
    \sprite_priority_reg[5] ,
    show_pixel_sprite_4,
    show_pixel_sprite_3,
    \sprite_data_reg[23]_0 ,
    \multi_color_mode_reg[5] ,
    \sprite_enabled_reg[5] ,
    store_sprite_pixel_byte,
    \sprite_multi_color_1_reg[3] ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_5_reg[3] ,
    p_0_out,
    CO,
    raster_x_pos,
    \y_pos_reg[0] ,
    clk);
  output ram_reg_1;
  output [3:0]out_pixel_sprite_5;
  output ram_reg_1_0;
  output ram_reg_1_1;
  output ram_reg_1_2;
  output show_pixel_sprite_5;
  output ram_reg_1_3;
  input [7:0]Q;
  input [0:0]\y_expand_reg[5] ;
  input [3:0]\y_pos_reg[3] ;
  input [4:0]y_pos_minus_7;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_5_xpos_reg[7] ;
  input [0:0]\x_expand_reg[5] ;
  input \x_pos_reg[7] ;
  input [0:0]\sprite_msb_x_reg[5] ;
  input \x_pos_reg[6] ;
  input \x_pos_reg[5] ;
  input \sprite_priority_reg[4] ;
  input [3:0]out_pixel_sprite_4;
  input \sprite_priority_reg[3] ;
  input [3:0]out_pixel_sprite_3;
  input [2:0]\sprite_priority_reg[5] ;
  input show_pixel_sprite_4;
  input show_pixel_sprite_3;
  input \sprite_data_reg[23]_0 ;
  input [0:0]\multi_color_mode_reg[5] ;
  input [0:0]\sprite_enabled_reg[5] ;
  input store_sprite_pixel_byte;
  input [3:0]\sprite_multi_color_1_reg[3] ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_5_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]CO;
  input [0:0]raster_x_pos;
  input \y_pos_reg[0] ;
  input clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire clk;
  wire [0:0]\multi_color_mode_reg[5] ;
  wire [3:0]out_pixel_sprite_3;
  wire [3:0]out_pixel_sprite_4;
  wire [3:0]out_pixel_sprite_5;
  wire \out_rgb[19]_INST_0_i_66_n_0 ;
  wire [1:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_6_in;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire [0:0]raster_x_pos;
  wire show_pixel_sprite_3;
  wire show_pixel_sprite_4;
  wire show_pixel_sprite_5;
  wire [7:0]\sprite_5_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1__4_n_0 ;
  wire \sprite_data[10]_i_1__4_n_0 ;
  wire \sprite_data[11]_i_1__4_n_0 ;
  wire \sprite_data[12]_i_1__4_n_0 ;
  wire \sprite_data[13]_i_1__4_n_0 ;
  wire \sprite_data[14]_i_1__4_n_0 ;
  wire \sprite_data[15]_i_1__4_n_0 ;
  wire \sprite_data[16]_i_1__4_n_0 ;
  wire \sprite_data[17]_i_1__4_n_0 ;
  wire \sprite_data[18]_i_1__4_n_0 ;
  wire \sprite_data[19]_i_1__4_n_0 ;
  wire \sprite_data[1]_i_1__4_n_0 ;
  wire \sprite_data[20]_i_1__4_n_0 ;
  wire \sprite_data[21]_i_1__4_n_0 ;
  wire \sprite_data[22]_i_1__4_n_0 ;
  wire \sprite_data[23]_i_1__4_n_0 ;
  wire \sprite_data[23]_i_2__4_n_0 ;
  wire \sprite_data[2]_i_1__4_n_0 ;
  wire \sprite_data[3]_i_1__4_n_0 ;
  wire \sprite_data[4]_i_1__4_n_0 ;
  wire \sprite_data[5]_i_1__4_n_0 ;
  wire \sprite_data[6]_i_1__4_n_0 ;
  wire \sprite_data[7]_i_1__4_n_0 ;
  wire \sprite_data[8]_i_1__4_n_0 ;
  wire \sprite_data[9]_i_1__4_n_0 ;
  wire \sprite_data_reg[23]_0 ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire [0:0]\sprite_enabled_reg[5] ;
  wire [0:0]\sprite_msb_x_reg[5] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_primary_color_5_reg[3] ;
  wire \sprite_priority_reg[3] ;
  wire \sprite_priority_reg[4] ;
  wire [2:0]\sprite_priority_reg[5] ;
  wire store_byte017_out;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1__4_n_0 ;
  wire \toggle[1]_i_14__2_n_0 ;
  wire \toggle[1]_i_15__3_n_0 ;
  wire \toggle[1]_i_17__5_n_0 ;
  wire \toggle[1]_i_18__3_n_0 ;
  wire \toggle[1]_i_19__4_n_0 ;
  wire \toggle[1]_i_1__4_n_0 ;
  wire \toggle[1]_i_20__4_n_0 ;
  wire \toggle[1]_i_21__4_n_0 ;
  wire \toggle[1]_i_22__3_n_0 ;
  wire \toggle[1]_i_24__2_n_0 ;
  wire \toggle[1]_i_25__4_n_0 ;
  wire \toggle[1]_i_26__3_n_0 ;
  wire \toggle[1]_i_27__4_n_0 ;
  wire \toggle[1]_i_28__1_n_0 ;
  wire \toggle[1]_i_29__3_n_0 ;
  wire \toggle[1]_i_30__3_n_0 ;
  wire \toggle[1]_i_31__4_n_0 ;
  wire \toggle[1]_i_40__4_n_0 ;
  wire \toggle[1]_i_41__4_n_0 ;
  wire \toggle[1]_i_42__3_n_0 ;
  wire \toggle[1]_i_43__4_n_0 ;
  wire \toggle[1]_i_44__4_n_0 ;
  wire \toggle[1]_i_45__4_n_0 ;
  wire \toggle[1]_i_46__4_n_0 ;
  wire \toggle[1]_i_47__4_n_0 ;
  wire \toggle[1]_i_48__4_n_0 ;
  wire \toggle[1]_i_49__4_n_0 ;
  wire \toggle[1]_i_50__4_n_0 ;
  wire \toggle[1]_i_51__4_n_0 ;
  wire \toggle[1]_i_52__4_n_0 ;
  wire \toggle[1]_i_53__4_n_0 ;
  wire \toggle[1]_i_54__4_n_0 ;
  wire \toggle[1]_i_55__4_n_0 ;
  wire \toggle[1]_i_56__3_n_0 ;
  wire \toggle[1]_i_57__3_n_0 ;
  wire \toggle[1]_i_58__3_n_0 ;
  wire \toggle[1]_i_59__4_n_0 ;
  wire \toggle[1]_i_7__4_n_0 ;
  wire \toggle[1]_i_9__3_n_0 ;
  wire \toggle_reg[1]_i_13__3_n_0 ;
  wire \toggle_reg[1]_i_13__3_n_1 ;
  wire \toggle_reg[1]_i_13__3_n_2 ;
  wire \toggle_reg[1]_i_13__3_n_3 ;
  wire \toggle_reg[1]_i_16__3_n_0 ;
  wire \toggle_reg[1]_i_16__3_n_1 ;
  wire \toggle_reg[1]_i_16__3_n_2 ;
  wire \toggle_reg[1]_i_16__3_n_3 ;
  wire \toggle_reg[1]_i_23__3_n_0 ;
  wire \toggle_reg[1]_i_23__3_n_1 ;
  wire \toggle_reg[1]_i_23__3_n_2 ;
  wire \toggle_reg[1]_i_23__3_n_3 ;
  wire \toggle_reg[1]_i_2__4_n_3 ;
  wire \toggle_reg[1]_i_3__4_n_3 ;
  wire \toggle_reg[1]_i_6__4_n_0 ;
  wire \toggle_reg[1]_i_6__4_n_1 ;
  wire \toggle_reg[1]_i_6__4_n_2 ;
  wire \toggle_reg[1]_i_6__4_n_3 ;
  wire \toggle_reg[1]_i_8__3_n_0 ;
  wire \toggle_reg[1]_i_8__3_n_1 ;
  wire \toggle_reg[1]_i_8__3_n_2 ;
  wire \toggle_reg[1]_i_8__3_n_3 ;
  wire [0:0]\x_expand_reg[5] ;
  wire \x_pos_reg[5] ;
  wire \x_pos_reg[6] ;
  wire \x_pos_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[5] ;
  wire [4:0]y_pos_minus_7;
  wire \y_pos_reg[0] ;
  wire [3:0]\y_pos_reg[3] ;
  wire [3:0]\NLW_toggle_reg[1]_i_13__3_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_16__3_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_23__3_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2__4_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3__4_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5__4_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6__4_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_8__3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEAAAAAAAAAAAA)) 
    \out_rgb[19]_INST_0_i_19 
       (.I0(\sprite_data_reg[23]_0 ),
        .I1(p_0_in[1]),
        .I2(\multi_color_mode_reg[5] ),
        .I3(p_0_in[0]),
        .I4(\sprite_enabled_reg[5] ),
        .I5(p_6_in),
        .O(ram_reg_1_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_27 
       (.I0(\out_rgb[19]_INST_0_i_66_n_0 ),
        .I1(out_pixel_sprite_5[1]),
        .I2(\sprite_priority_reg[4] ),
        .I3(out_pixel_sprite_4[1]),
        .I4(\sprite_priority_reg[3] ),
        .I5(out_pixel_sprite_3[1]),
        .O(ram_reg_1_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_33 
       (.I0(\out_rgb[19]_INST_0_i_66_n_0 ),
        .I1(out_pixel_sprite_5[0]),
        .I2(\sprite_priority_reg[4] ),
        .I3(out_pixel_sprite_4[0]),
        .I4(\sprite_priority_reg[3] ),
        .I5(out_pixel_sprite_3[0]),
        .O(ram_reg_1_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_39 
       (.I0(\out_rgb[19]_INST_0_i_66_n_0 ),
        .I1(out_pixel_sprite_5[2]),
        .I2(\sprite_priority_reg[4] ),
        .I3(out_pixel_sprite_4[2]),
        .I4(\sprite_priority_reg[3] ),
        .I5(out_pixel_sprite_3[2]),
        .O(ram_reg_1_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \out_rgb[19]_INST_0_i_45 
       (.I0(\out_rgb[19]_INST_0_i_66_n_0 ),
        .I1(out_pixel_sprite_5[3]),
        .I2(\sprite_priority_reg[4] ),
        .I3(out_pixel_sprite_4[3]),
        .I4(\sprite_priority_reg[3] ),
        .I5(out_pixel_sprite_3[3]),
        .O(ram_reg_1));
  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_53 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[5] ),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[5] ),
        .I4(p_0_in[1]),
        .O(show_pixel_sprite_5));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_54 
       (.I0(\sprite_multi_color_1_reg[3] [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[5] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_5_reg[3] [1]),
        .O(out_pixel_sprite_5[1]));
  LUT6 #(
    .INIT(64'h4404440400004404)) 
    \out_rgb[19]_INST_0_i_66 
       (.I0(\sprite_priority_reg[5] [2]),
        .I1(show_pixel_sprite_5),
        .I2(show_pixel_sprite_4),
        .I3(\sprite_priority_reg[5] [1]),
        .I4(show_pixel_sprite_3),
        .I5(\sprite_priority_reg[5] [0]),
        .O(\out_rgb[19]_INST_0_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_75 
       (.I0(\sprite_multi_color_1_reg[3] [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[5] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_5_reg[3] [0]),
        .O(out_pixel_sprite_5[0]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_84 
       (.I0(\sprite_multi_color_1_reg[3] [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[5] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_5_reg[3] [2]),
        .O(out_pixel_sprite_5[2]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_93 
       (.I0(\sprite_multi_color_1_reg[3] [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[5] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_5_reg[3] [3]),
        .O(out_pixel_sprite_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1__4 
       (.I0(store_byte017_out),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1__4 
       (.I0(p_0_out[1]),
        .I1(store_byte017_out),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1__4 
       (.I0(store_byte017_out),
        .I1(\multi_color_mode_reg[5] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[5] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2__4 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte017_out),
        .I2(p_0_in[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sprite_data[23]_i_3__0 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [6]),
        .I2(store_sprite_pixel_byte),
        .I3(\x_pos_reg[8] [4]),
        .O(store_byte017_out));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4__4 
       (.I0(\toggle_reg[1]_i_2__4_n_3 ),
        .I1(\toggle_reg[1]_i_3__4_n_3 ),
        .I2(CO),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5__4 
       (.I0(\multi_color_mode_reg[5] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[5] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1__4 
       (.I0(p_0_out[2]),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1__4 
       (.I0(p_0_out[3]),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1__4 
       (.I0(p_0_out[4]),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1__4 
       (.I0(p_0_out[5]),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1__4 
       (.I0(p_0_out[6]),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1__4 
       (.I0(p_0_out[7]),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1__4 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte017_out),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1__4_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[0]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[10]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[11]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[12]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[13]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[14]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[15]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[16]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[17]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[18]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[19]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[1]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[20]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[21]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[22]_i_1__4_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[23]_i_2__4_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[2]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[3]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[4]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[5]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[6]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[7]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[8]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__4_n_0 ),
        .D(\sprite_data[9]_i_1__4_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1__4 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2__4_n_3 ),
        .I2(\toggle_reg[1]_i_3__4_n_3 ),
        .I3(CO),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_14__2 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[5] ),
        .O(\toggle[1]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_15__3 
       (.I0(\sprite_msb_x_reg[5] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_15__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_17__5 
       (.I0(\x_pos_reg[8] [4]),
        .O(\toggle[1]_i_17__5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_18__3 
       (.I0(\x_pos_reg[6] ),
        .I1(\sprite_5_xpos_reg[7] [7]),
        .I2(\sprite_5_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_52__4_n_0 ),
        .I4(\sprite_5_xpos_reg[7] [5]),
        .I5(\x_expand_reg[5] ),
        .O(\toggle[1]_i_18__3_n_0 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_19__4 
       (.I0(\x_pos_reg[5] ),
        .I1(\sprite_5_xpos_reg[7] [6]),
        .I2(\x_expand_reg[5] ),
        .I3(\sprite_5_xpos_reg[7] [5]),
        .I4(\sprite_5_xpos_reg[7] [4]),
        .I5(\sprite_5_xpos_reg[7] [3]),
        .O(\toggle[1]_i_19__4_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1__4 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2__4_n_3 ),
        .I3(\toggle_reg[1]_i_3__4_n_3 ),
        .I4(CO),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_20__4 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_5_xpos_reg[7] [5]),
        .I3(\x_expand_reg[5] ),
        .I4(\sprite_5_xpos_reg[7] [3]),
        .I5(\sprite_5_xpos_reg[7] [4]),
        .O(\toggle[1]_i_20__4_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_21__4 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_5_xpos_reg[7] [4]),
        .I2(\sprite_5_xpos_reg[7] [3]),
        .I3(\x_expand_reg[5] ),
        .O(\toggle[1]_i_21__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_22__3 
       (.I0(\sprite_5_xpos_reg[7] [6]),
        .I1(\sprite_5_xpos_reg[7] [3]),
        .I2(\sprite_5_xpos_reg[7] [4]),
        .I3(\sprite_5_xpos_reg[7] [5]),
        .I4(\x_expand_reg[5] ),
        .O(\toggle[1]_i_22__3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_24__2 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_24__2_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_25__4 
       (.I0(\y_expand_reg[5] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_25__4_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_26__3 
       (.I0(Q[4]),
        .I1(\y_expand_reg[5] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_26__3_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_27__4 
       (.I0(\y_expand_reg[5] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[3] [3]),
        .I3(\y_pos_reg[3] [2]),
        .I4(\y_pos_reg[3] [1]),
        .I5(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_27__4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_28__1 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_28__1_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_29__3 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[5] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_29__3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_30__3 
       (.I0(\toggle[1]_i_26__3_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[5] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30__3_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_31__4 
       (.I0(Q[4]),
        .I1(\y_expand_reg[5] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_27__4_n_0 ),
        .O(\toggle[1]_i_31__4_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_40__4 
       (.I0(\sprite_5_xpos_reg[7] [6]),
        .I1(\sprite_5_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_40__4_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_41__4 
       (.I0(\sprite_5_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_5_xpos_reg[7] [5]),
        .O(\toggle[1]_i_41__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_42__3 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_5_xpos_reg[7] [2]),
        .I2(\sprite_5_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_42__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_43__4 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_5_xpos_reg[7] [0]),
        .I2(\sprite_5_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_43__4_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_44__4 
       (.I0(\sprite_5_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_5_xpos_reg[7] [7]),
        .O(\toggle[1]_i_44__4_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_45__4 
       (.I0(\sprite_5_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_5_xpos_reg[7] [5]),
        .O(\toggle[1]_i_45__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_46__4 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_5_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_5_xpos_reg[7] [3]),
        .O(\toggle[1]_i_46__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_47__4 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_5_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_5_xpos_reg[7] [1]),
        .O(\toggle[1]_i_47__4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_48__4 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[5] ),
        .I2(\sprite_5_xpos_reg[7] [3]),
        .O(\toggle[1]_i_48__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_49__4 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_5_xpos_reg[7] [2]),
        .O(\toggle[1]_i_49__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_50__4 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_5_xpos_reg[7] [1]),
        .O(\toggle[1]_i_50__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_51__4 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_5_xpos_reg[7] [0]),
        .O(\toggle[1]_i_51__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_52__4 
       (.I0(\x_expand_reg[5] ),
        .I1(\sprite_5_xpos_reg[7] [3]),
        .I2(\sprite_5_xpos_reg[7] [4]),
        .O(\toggle[1]_i_52__4_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_53__4 
       (.I0(Q[2]),
        .I1(\y_expand_reg[5] ),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\y_pos_reg[3] [1]),
        .O(\toggle[1]_i_53__4_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_54__4 
       (.I0(\y_expand_reg[5] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_54__4_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_55__4 
       (.I0(Q[0]),
        .I1(\y_expand_reg[5] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_55__4_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_56__3 
       (.I0(\toggle[1]_i_53__4_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[5] ),
        .I3(\y_pos_reg[0] ),
        .O(\toggle[1]_i_56__3_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_57__3 
       (.I0(\toggle[1]_i_54__4_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[5] ),
        .I3(\y_pos_reg[3] [1]),
        .I4(\y_pos_reg[3] [0]),
        .I5(\y_pos_reg[3] [2]),
        .O(\toggle[1]_i_57__3_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_58__3 
       (.I0(\y_expand_reg[5] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\toggle[1]_i_55__4_n_0 ),
        .O(\toggle[1]_i_58__3_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_59__4 
       (.I0(Q[0]),
        .I1(\y_expand_reg[5] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_59__4_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_7__4 
       (.I0(\x_pos_reg[7] ),
        .I1(\sprite_msb_x_reg[5] ),
        .I2(\sprite_5_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_22__3_n_0 ),
        .O(\toggle[1]_i_7__4_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_9__3 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_9__3_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1__4_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1__4_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_13__3 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_13__3_n_0 ,\toggle_reg[1]_i_13__3_n_1 ,\toggle_reg[1]_i_13__3_n_2 ,\toggle_reg[1]_i_13__3_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_40__4_n_0 ,\toggle[1]_i_41__4_n_0 ,\toggle[1]_i_42__3_n_0 ,\toggle[1]_i_43__4_n_0 }),
        .O(\NLW_toggle_reg[1]_i_13__3_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_44__4_n_0 ,\toggle[1]_i_45__4_n_0 ,\toggle[1]_i_46__4_n_0 ,\toggle[1]_i_47__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_16__3 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_16__3_n_0 ,\toggle_reg[1]_i_16__3_n_1 ,\toggle_reg[1]_i_16__3_n_2 ,\toggle_reg[1]_i_16__3_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_16__3_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_48__4_n_0 ,\toggle[1]_i_49__4_n_0 ,\toggle[1]_i_50__4_n_0 ,\toggle[1]_i_51__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_23__3 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_23__3_n_0 ,\toggle_reg[1]_i_23__3_n_1 ,\toggle_reg[1]_i_23__3_n_2 ,\toggle_reg[1]_i_23__3_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_53__4_n_0 ,\toggle[1]_i_54__4_n_0 ,\toggle[1]_i_55__4_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_23__3_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_56__3_n_0 ,\toggle[1]_i_57__3_n_0 ,\toggle[1]_i_58__3_n_0 ,\toggle[1]_i_59__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_2__4 
       (.CI(\toggle_reg[1]_i_6__4_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2__4_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_pos_reg[7] }),
        .O(\NLW_toggle_reg[1]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_7__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_3__4 
       (.CI(\toggle_reg[1]_i_8__3_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3__4_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_9__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_5__4 
       (.CI(\toggle_reg[1]_i_13__3_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5__4_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_14__2_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_15__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_6__4 
       (.CI(\toggle_reg[1]_i_16__3_n_0 ),
        .CO({\toggle_reg[1]_i_6__4_n_0 ,\toggle_reg[1]_i_6__4_n_1 ,\toggle_reg[1]_i_6__4_n_2 ,\toggle_reg[1]_i_6__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_pos_reg[6] ,\x_pos_reg[5] ,raster_x_pos,\toggle[1]_i_17__5_n_0 }),
        .O(\NLW_toggle_reg[1]_i_6__4_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_18__3_n_0 ,\toggle[1]_i_19__4_n_0 ,\toggle[1]_i_20__4_n_0 ,\toggle[1]_i_21__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_8__3 
       (.CI(\toggle_reg[1]_i_23__3_n_0 ),
        .CO({\toggle_reg[1]_i_8__3_n_0 ,\toggle_reg[1]_i_8__3_n_1 ,\toggle_reg[1]_i_8__3_n_2 ,\toggle_reg[1]_i_8__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_24__2_n_0 ,\toggle[1]_i_25__4_n_0 ,\toggle[1]_i_26__3_n_0 ,\toggle[1]_i_27__4_n_0 }),
        .O(\NLW_toggle_reg[1]_i_8__3_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_28__1_n_0 ,\toggle[1]_i_29__3_n_0 ,\toggle[1]_i_30__3_n_0 ,\toggle[1]_i_31__4_n_0 }));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator_6
   (ram_reg_1,
    show_pixel_sprite_6,
    ram_reg_1_0,
    out_pixel_sprite_6,
    Q,
    \y_expand_reg[6] ,
    \y_pos_reg[3] ,
    y_pos_minus_7,
    \x_pos_reg[8] ,
    \sprite_6_xpos_reg[7] ,
    \x_expand_reg[6] ,
    \x_pos_reg[7] ,
    \sprite_msb_x_reg[6] ,
    \x_pos_reg[6] ,
    \x_pos_reg[5] ,
    \pixel_shift_reg_reg[7] ,
    \sprite_priority_reg[7] ,
    show_pixel_sprite_7,
    \sprite_priority_reg[1] ,
    store_sprite_pixel_byte,
    \sprite_enabled_reg[6] ,
    \multi_color_mode_reg[6] ,
    \sprite_multi_color_1_reg[3] ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_6_reg[3] ,
    p_0_out,
    CO,
    raster_x_pos,
    \y_pos_reg[0] ,
    clk);
  output ram_reg_1;
  output show_pixel_sprite_6;
  output ram_reg_1_0;
  output [3:0]out_pixel_sprite_6;
  input [7:0]Q;
  input [0:0]\y_expand_reg[6] ;
  input [3:0]\y_pos_reg[3] ;
  input [4:0]y_pos_minus_7;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_6_xpos_reg[7] ;
  input [0:0]\x_expand_reg[6] ;
  input \x_pos_reg[7] ;
  input [0:0]\sprite_msb_x_reg[6] ;
  input \x_pos_reg[6] ;
  input \x_pos_reg[5] ;
  input [0:0]\pixel_shift_reg_reg[7] ;
  input [1:0]\sprite_priority_reg[7] ;
  input show_pixel_sprite_7;
  input \sprite_priority_reg[1] ;
  input store_sprite_pixel_byte;
  input [0:0]\sprite_enabled_reg[6] ;
  input [0:0]\multi_color_mode_reg[6] ;
  input [3:0]\sprite_multi_color_1_reg[3] ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_6_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]CO;
  input [0:0]raster_x_pos;
  input \y_pos_reg[0] ;
  input clk;

  wire [0:0]CO;
  wire [7:0]Q;
  wire clk;
  wire [0:0]\multi_color_mode_reg[6] ;
  wire [3:0]out_pixel_sprite_6;
  wire [1:0]p_0_in;
  wire [7:0]p_0_out;
  wire p_6_in;
  wire [0:0]\pixel_shift_reg_reg[7] ;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire [0:0]raster_x_pos;
  wire show_pixel_sprite_6;
  wire show_pixel_sprite_7;
  wire [7:0]\sprite_6_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1__5_n_0 ;
  wire \sprite_data[10]_i_1__5_n_0 ;
  wire \sprite_data[11]_i_1__5_n_0 ;
  wire \sprite_data[12]_i_1__5_n_0 ;
  wire \sprite_data[13]_i_1__5_n_0 ;
  wire \sprite_data[14]_i_1__5_n_0 ;
  wire \sprite_data[15]_i_1__5_n_0 ;
  wire \sprite_data[16]_i_1__5_n_0 ;
  wire \sprite_data[17]_i_1__5_n_0 ;
  wire \sprite_data[18]_i_1__5_n_0 ;
  wire \sprite_data[19]_i_1__5_n_0 ;
  wire \sprite_data[1]_i_1__5_n_0 ;
  wire \sprite_data[20]_i_1__5_n_0 ;
  wire \sprite_data[21]_i_1__5_n_0 ;
  wire \sprite_data[22]_i_1__5_n_0 ;
  wire \sprite_data[23]_i_1__5_n_0 ;
  wire \sprite_data[23]_i_2__5_n_0 ;
  wire \sprite_data[2]_i_1__5_n_0 ;
  wire \sprite_data[3]_i_1__5_n_0 ;
  wire \sprite_data[4]_i_1__5_n_0 ;
  wire \sprite_data[5]_i_1__5_n_0 ;
  wire \sprite_data[6]_i_1__5_n_0 ;
  wire \sprite_data[7]_i_1__5_n_0 ;
  wire \sprite_data[8]_i_1__5_n_0 ;
  wire \sprite_data[9]_i_1__5_n_0 ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire [0:0]\sprite_enabled_reg[6] ;
  wire [0:0]\sprite_msb_x_reg[6] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_primary_color_6_reg[3] ;
  wire \sprite_priority_reg[1] ;
  wire [1:0]\sprite_priority_reg[7] ;
  wire store_byte015_out;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1__5_n_0 ;
  wire \toggle[1]_i_14__1_n_0 ;
  wire \toggle[1]_i_15__4_n_0 ;
  wire \toggle[1]_i_17__6_n_0 ;
  wire \toggle[1]_i_18__4_n_0 ;
  wire \toggle[1]_i_19__5_n_0 ;
  wire \toggle[1]_i_1__5_n_0 ;
  wire \toggle[1]_i_20__5_n_0 ;
  wire \toggle[1]_i_21__5_n_0 ;
  wire \toggle[1]_i_22__4_n_0 ;
  wire \toggle[1]_i_24__1_n_0 ;
  wire \toggle[1]_i_25__5_n_0 ;
  wire \toggle[1]_i_26__4_n_0 ;
  wire \toggle[1]_i_27__5_n_0 ;
  wire \toggle[1]_i_28__0_n_0 ;
  wire \toggle[1]_i_29__4_n_0 ;
  wire \toggle[1]_i_30__4_n_0 ;
  wire \toggle[1]_i_31__5_n_0 ;
  wire \toggle[1]_i_40__5_n_0 ;
  wire \toggle[1]_i_41__5_n_0 ;
  wire \toggle[1]_i_42__4_n_0 ;
  wire \toggle[1]_i_43__5_n_0 ;
  wire \toggle[1]_i_44__5_n_0 ;
  wire \toggle[1]_i_45__5_n_0 ;
  wire \toggle[1]_i_46__5_n_0 ;
  wire \toggle[1]_i_47__5_n_0 ;
  wire \toggle[1]_i_48__5_n_0 ;
  wire \toggle[1]_i_49__5_n_0 ;
  wire \toggle[1]_i_50__5_n_0 ;
  wire \toggle[1]_i_51__5_n_0 ;
  wire \toggle[1]_i_52__5_n_0 ;
  wire \toggle[1]_i_53__5_n_0 ;
  wire \toggle[1]_i_54__5_n_0 ;
  wire \toggle[1]_i_55__5_n_0 ;
  wire \toggle[1]_i_56__4_n_0 ;
  wire \toggle[1]_i_57__4_n_0 ;
  wire \toggle[1]_i_58__4_n_0 ;
  wire \toggle[1]_i_59__5_n_0 ;
  wire \toggle[1]_i_7__5_n_0 ;
  wire \toggle[1]_i_9__4_n_0 ;
  wire \toggle_reg[1]_i_13__4_n_0 ;
  wire \toggle_reg[1]_i_13__4_n_1 ;
  wire \toggle_reg[1]_i_13__4_n_2 ;
  wire \toggle_reg[1]_i_13__4_n_3 ;
  wire \toggle_reg[1]_i_16__4_n_0 ;
  wire \toggle_reg[1]_i_16__4_n_1 ;
  wire \toggle_reg[1]_i_16__4_n_2 ;
  wire \toggle_reg[1]_i_16__4_n_3 ;
  wire \toggle_reg[1]_i_23__4_n_0 ;
  wire \toggle_reg[1]_i_23__4_n_1 ;
  wire \toggle_reg[1]_i_23__4_n_2 ;
  wire \toggle_reg[1]_i_23__4_n_3 ;
  wire \toggle_reg[1]_i_2__5_n_3 ;
  wire \toggle_reg[1]_i_3__5_n_3 ;
  wire \toggle_reg[1]_i_6__5_n_0 ;
  wire \toggle_reg[1]_i_6__5_n_1 ;
  wire \toggle_reg[1]_i_6__5_n_2 ;
  wire \toggle_reg[1]_i_6__5_n_3 ;
  wire \toggle_reg[1]_i_8__4_n_0 ;
  wire \toggle_reg[1]_i_8__4_n_1 ;
  wire \toggle_reg[1]_i_8__4_n_2 ;
  wire \toggle_reg[1]_i_8__4_n_3 ;
  wire [0:0]\x_expand_reg[6] ;
  wire \x_pos_reg[5] ;
  wire \x_pos_reg[6] ;
  wire \x_pos_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[6] ;
  wire [4:0]y_pos_minus_7;
  wire \y_pos_reg[0] ;
  wire [3:0]\y_pos_reg[3] ;
  wire [3:0]\NLW_toggle_reg[1]_i_13__4_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_16__4_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_23__4_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2__5_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3__5_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5__5_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6__5_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_8__4_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_16 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[6] ),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[6] ),
        .I4(p_0_in[1]),
        .O(show_pixel_sprite_6));
  LUT6 #(
    .INIT(64'h00000000BAFFBABA)) 
    \out_rgb[19]_INST_0_i_25 
       (.I0(\pixel_shift_reg_reg[7] ),
        .I1(\sprite_priority_reg[7] [0]),
        .I2(show_pixel_sprite_6),
        .I3(\sprite_priority_reg[7] [1]),
        .I4(show_pixel_sprite_7),
        .I5(\sprite_priority_reg[1] ),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_51 
       (.I0(\sprite_multi_color_1_reg[3] [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[6] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_6_reg[3] [1]),
        .O(out_pixel_sprite_6[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_rgb[19]_INST_0_i_65 
       (.I0(show_pixel_sprite_6),
        .I1(\sprite_priority_reg[7] [0]),
        .O(ram_reg_1_0));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_74 
       (.I0(\sprite_multi_color_1_reg[3] [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[6] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_6_reg[3] [0]),
        .O(out_pixel_sprite_6[0]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_83 
       (.I0(\sprite_multi_color_1_reg[3] [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[6] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_6_reg[3] [2]),
        .O(out_pixel_sprite_6[2]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_92 
       (.I0(\sprite_multi_color_1_reg[3] [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in[0]),
        .I3(\multi_color_mode_reg[6] ),
        .I4(p_0_in[1]),
        .I5(\sprite_primary_color_6_reg[3] [3]),
        .O(out_pixel_sprite_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1__5 
       (.I0(store_byte015_out),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1__5 
       (.I0(p_0_out[1]),
        .I1(store_byte015_out),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1__5 
       (.I0(store_byte015_out),
        .I1(\multi_color_mode_reg[6] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[6] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2__5 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte015_out),
        .I2(p_0_in[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \sprite_data[23]_i_3__2 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\x_pos_reg[8] [5]),
        .I2(\x_pos_reg[8] [6]),
        .I3(store_sprite_pixel_byte),
        .O(store_byte015_out));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4__5 
       (.I0(\toggle_reg[1]_i_2__5_n_3 ),
        .I1(\toggle_reg[1]_i_3__5_n_3 ),
        .I2(CO),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5__5 
       (.I0(\multi_color_mode_reg[6] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[6] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1__5 
       (.I0(p_0_out[2]),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1__5 
       (.I0(p_0_out[3]),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1__5 
       (.I0(p_0_out[4]),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1__5 
       (.I0(p_0_out[5]),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1__5 
       (.I0(p_0_out[6]),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1__5 
       (.I0(p_0_out[7]),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1__5 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte015_out),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1__5_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[0]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[10]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[11]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[12]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[13]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[14]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[15]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[16]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[17]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[18]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[19]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[1]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[20]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[21]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[22]_i_1__5_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[23]_i_2__5_n_0 ),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[2]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[3]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[4]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[5]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[6]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[7]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[8]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__5_n_0 ),
        .D(\sprite_data[9]_i_1__5_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1__5 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2__5_n_3 ),
        .I2(\toggle_reg[1]_i_3__5_n_3 ),
        .I3(CO),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_14__1 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[6] ),
        .O(\toggle[1]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_15__4 
       (.I0(\sprite_msb_x_reg[6] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_15__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_17__6 
       (.I0(\x_pos_reg[8] [4]),
        .O(\toggle[1]_i_17__6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_18__4 
       (.I0(\x_pos_reg[6] ),
        .I1(\sprite_6_xpos_reg[7] [7]),
        .I2(\sprite_6_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_52__5_n_0 ),
        .I4(\sprite_6_xpos_reg[7] [5]),
        .I5(\x_expand_reg[6] ),
        .O(\toggle[1]_i_18__4_n_0 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_19__5 
       (.I0(\x_pos_reg[5] ),
        .I1(\sprite_6_xpos_reg[7] [6]),
        .I2(\x_expand_reg[6] ),
        .I3(\sprite_6_xpos_reg[7] [5]),
        .I4(\sprite_6_xpos_reg[7] [4]),
        .I5(\sprite_6_xpos_reg[7] [3]),
        .O(\toggle[1]_i_19__5_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1__5 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2__5_n_3 ),
        .I3(\toggle_reg[1]_i_3__5_n_3 ),
        .I4(CO),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_20__5 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_6_xpos_reg[7] [5]),
        .I3(\x_expand_reg[6] ),
        .I4(\sprite_6_xpos_reg[7] [3]),
        .I5(\sprite_6_xpos_reg[7] [4]),
        .O(\toggle[1]_i_20__5_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_21__5 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_6_xpos_reg[7] [4]),
        .I2(\sprite_6_xpos_reg[7] [3]),
        .I3(\x_expand_reg[6] ),
        .O(\toggle[1]_i_21__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_22__4 
       (.I0(\sprite_6_xpos_reg[7] [6]),
        .I1(\sprite_6_xpos_reg[7] [3]),
        .I2(\sprite_6_xpos_reg[7] [4]),
        .I3(\sprite_6_xpos_reg[7] [5]),
        .I4(\x_expand_reg[6] ),
        .O(\toggle[1]_i_22__4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_24__1 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_24__1_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_25__5 
       (.I0(\y_expand_reg[6] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_25__5_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_26__4 
       (.I0(Q[4]),
        .I1(\y_expand_reg[6] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_26__4_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_27__5 
       (.I0(\y_expand_reg[6] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[3] [3]),
        .I3(\y_pos_reg[3] [2]),
        .I4(\y_pos_reg[3] [1]),
        .I5(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_27__5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_28__0 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_28__0_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_29__4 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[6] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_29__4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_30__4 
       (.I0(\toggle[1]_i_26__4_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[6] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30__4_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_31__5 
       (.I0(Q[4]),
        .I1(\y_expand_reg[6] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_27__5_n_0 ),
        .O(\toggle[1]_i_31__5_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_40__5 
       (.I0(\sprite_6_xpos_reg[7] [6]),
        .I1(\sprite_6_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_40__5_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_41__5 
       (.I0(\sprite_6_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_6_xpos_reg[7] [5]),
        .O(\toggle[1]_i_41__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_42__4 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_6_xpos_reg[7] [2]),
        .I2(\sprite_6_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_42__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_43__5 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_6_xpos_reg[7] [0]),
        .I2(\sprite_6_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_43__5_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_44__5 
       (.I0(\sprite_6_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_6_xpos_reg[7] [7]),
        .O(\toggle[1]_i_44__5_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_45__5 
       (.I0(\sprite_6_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_6_xpos_reg[7] [5]),
        .O(\toggle[1]_i_45__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_46__5 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_6_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_6_xpos_reg[7] [3]),
        .O(\toggle[1]_i_46__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_47__5 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_6_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_6_xpos_reg[7] [1]),
        .O(\toggle[1]_i_47__5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_48__5 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[6] ),
        .I2(\sprite_6_xpos_reg[7] [3]),
        .O(\toggle[1]_i_48__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_49__5 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_6_xpos_reg[7] [2]),
        .O(\toggle[1]_i_49__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_50__5 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_6_xpos_reg[7] [1]),
        .O(\toggle[1]_i_50__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_51__5 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_6_xpos_reg[7] [0]),
        .O(\toggle[1]_i_51__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_52__5 
       (.I0(\x_expand_reg[6] ),
        .I1(\sprite_6_xpos_reg[7] [3]),
        .I2(\sprite_6_xpos_reg[7] [4]),
        .O(\toggle[1]_i_52__5_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_53__5 
       (.I0(Q[2]),
        .I1(\y_expand_reg[6] ),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\y_pos_reg[3] [1]),
        .O(\toggle[1]_i_53__5_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_54__5 
       (.I0(\y_expand_reg[6] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_54__5_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_55__5 
       (.I0(Q[0]),
        .I1(\y_expand_reg[6] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_55__5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_56__4 
       (.I0(\toggle[1]_i_53__5_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[6] ),
        .I3(\y_pos_reg[0] ),
        .O(\toggle[1]_i_56__4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_57__4 
       (.I0(\toggle[1]_i_54__5_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[6] ),
        .I3(\y_pos_reg[3] [1]),
        .I4(\y_pos_reg[3] [0]),
        .I5(\y_pos_reg[3] [2]),
        .O(\toggle[1]_i_57__4_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_58__4 
       (.I0(\y_expand_reg[6] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\toggle[1]_i_55__5_n_0 ),
        .O(\toggle[1]_i_58__4_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_59__5 
       (.I0(Q[0]),
        .I1(\y_expand_reg[6] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_59__5_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_7__5 
       (.I0(\x_pos_reg[7] ),
        .I1(\sprite_msb_x_reg[6] ),
        .I2(\sprite_6_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_22__4_n_0 ),
        .O(\toggle[1]_i_7__5_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_9__4 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_9__4_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1__5_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1__5_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_13__4 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_13__4_n_0 ,\toggle_reg[1]_i_13__4_n_1 ,\toggle_reg[1]_i_13__4_n_2 ,\toggle_reg[1]_i_13__4_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_40__5_n_0 ,\toggle[1]_i_41__5_n_0 ,\toggle[1]_i_42__4_n_0 ,\toggle[1]_i_43__5_n_0 }),
        .O(\NLW_toggle_reg[1]_i_13__4_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_44__5_n_0 ,\toggle[1]_i_45__5_n_0 ,\toggle[1]_i_46__5_n_0 ,\toggle[1]_i_47__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_16__4 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_16__4_n_0 ,\toggle_reg[1]_i_16__4_n_1 ,\toggle_reg[1]_i_16__4_n_2 ,\toggle_reg[1]_i_16__4_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_16__4_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_48__5_n_0 ,\toggle[1]_i_49__5_n_0 ,\toggle[1]_i_50__5_n_0 ,\toggle[1]_i_51__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_23__4 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_23__4_n_0 ,\toggle_reg[1]_i_23__4_n_1 ,\toggle_reg[1]_i_23__4_n_2 ,\toggle_reg[1]_i_23__4_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_53__5_n_0 ,\toggle[1]_i_54__5_n_0 ,\toggle[1]_i_55__5_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_23__4_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_56__4_n_0 ,\toggle[1]_i_57__4_n_0 ,\toggle[1]_i_58__4_n_0 ,\toggle[1]_i_59__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_2__5 
       (.CI(\toggle_reg[1]_i_6__5_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2__5_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_pos_reg[7] }),
        .O(\NLW_toggle_reg[1]_i_2__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_7__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_3__5 
       (.CI(\toggle_reg[1]_i_8__4_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3__5_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_9__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_5__5 
       (.CI(\toggle_reg[1]_i_13__4_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5__5_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_14__1_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_15__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_6__5 
       (.CI(\toggle_reg[1]_i_16__4_n_0 ),
        .CO({\toggle_reg[1]_i_6__5_n_0 ,\toggle_reg[1]_i_6__5_n_1 ,\toggle_reg[1]_i_6__5_n_2 ,\toggle_reg[1]_i_6__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_pos_reg[6] ,\x_pos_reg[5] ,raster_x_pos,\toggle[1]_i_17__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_6__5_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_18__4_n_0 ,\toggle[1]_i_19__5_n_0 ,\toggle[1]_i_20__5_n_0 ,\toggle[1]_i_21__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_8__4 
       (.CI(\toggle_reg[1]_i_23__4_n_0 ),
        .CO({\toggle_reg[1]_i_8__4_n_0 ,\toggle_reg[1]_i_8__4_n_1 ,\toggle_reg[1]_i_8__4_n_2 ,\toggle_reg[1]_i_8__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_24__1_n_0 ,\toggle[1]_i_25__5_n_0 ,\toggle[1]_i_26__4_n_0 ,\toggle[1]_i_27__5_n_0 }),
        .O(\NLW_toggle_reg[1]_i_8__4_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_28__0_n_0 ,\toggle[1]_i_29__4_n_0 ,\toggle[1]_i_30__4_n_0 ,\toggle[1]_i_31__5_n_0 }));
endmodule

(* ORIG_REF_NAME = "sprite_generator" *) 
module design_1_block_test_0_0_sprite_generator_7
   (\toggle_reg[0]_0 ,
    \toggle_reg[0]_1 ,
    \toggle_reg[0]_2 ,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    show_pixel_sprite_7,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    p_2_in,
    is_equal_raster_delayed_reg,
    raster_x_pos,
    Q,
    \y_expand_reg[7] ,
    \y_pos_reg[3] ,
    y_pos_minus_7,
    \x_pos_reg[8] ,
    \sprite_7_xpos_reg[7] ,
    \x_expand_reg[7] ,
    \sprite_msb_x_reg[7] ,
    \pixel_shift_reg_reg[7] ,
    color_for_bit,
    \sprite_priority_reg[6] ,
    out_pixel_sprite_6,
    show_pixel_sprite_6,
    \multi_color_mode_reg[7] ,
    \sprite_enabled_reg[7] ,
    \sprite_priority_reg[7] ,
    \mem_pointers_reg[7] ,
    O,
    addr148_out,
    \screen_control_1_reg[5] ,
    addr1,
    p_45_in,
    \sprite_data_location_reg[7] ,
    store_sprite_pixel_byte,
    \sprite_multi_color_1_reg[3] ,
    \sprite_multi_color_0_reg[3] ,
    \sprite_primary_color_7_reg[3] ,
    p_0_out,
    CO,
    clk);
  output \toggle_reg[0]_0 ;
  output \toggle_reg[0]_1 ;
  output \toggle_reg[0]_2 ;
  output ram_reg_1;
  output ram_reg_1_0;
  output ram_reg_1_1;
  output ram_reg_1_2;
  output ram_reg_1_3;
  output show_pixel_sprite_7;
  output ram_reg_1_4;
  output ram_reg_1_5;
  output ram_reg_1_6;
  output [1:0]p_2_in;
  output is_equal_raster_delayed_reg;
  output [0:0]raster_x_pos;
  input [7:0]Q;
  input [0:0]\y_expand_reg[7] ;
  input [3:0]\y_pos_reg[3] ;
  input [4:0]y_pos_minus_7;
  input [8:0]\x_pos_reg[8] ;
  input [7:0]\sprite_7_xpos_reg[7] ;
  input [0:0]\x_expand_reg[7] ;
  input [0:0]\sprite_msb_x_reg[7] ;
  input [0:0]\pixel_shift_reg_reg[7] ;
  input [3:0]color_for_bit;
  input \sprite_priority_reg[6] ;
  input [3:0]out_pixel_sprite_6;
  input show_pixel_sprite_6;
  input [0:0]\multi_color_mode_reg[7] ;
  input [0:0]\sprite_enabled_reg[7] ;
  input [0:0]\sprite_priority_reg[7] ;
  input [3:0]\mem_pointers_reg[7] ;
  input [0:0]O;
  input addr148_out;
  input [0:0]\screen_control_1_reg[5] ;
  input addr1;
  input p_45_in;
  input [1:0]\sprite_data_location_reg[7] ;
  input store_sprite_pixel_byte;
  input [3:0]\sprite_multi_color_1_reg[3] ;
  input [3:0]\sprite_multi_color_0_reg[3] ;
  input [3:0]\sprite_primary_color_7_reg[3] ;
  input [7:0]p_0_out;
  input [0:0]CO;
  input clk;

  wire [0:0]CO;
  wire [0:0]O;
  wire [7:0]Q;
  wire addr1;
  wire addr148_out;
  wire \addr_b[12]_INST_0_i_1_n_0 ;
  wire clk;
  wire [3:0]color_for_bit;
  wire is_equal_raster_delayed_reg;
  wire [3:0]\mem_pointers_reg[7] ;
  wire [0:0]\multi_color_mode_reg[7] ;
  wire [3:0]out_pixel_sprite_6;
  wire [3:0]out_pixel_sprite_7;
  wire \out_rgb[19]_INST_0_i_64_n_0 ;
  wire [0:0]p_0_in;
  wire [1:0]p_0_in_0;
  wire [7:0]p_0_out;
  wire [1:0]p_2_in;
  wire p_45_in;
  wire p_6_in;
  wire [0:0]\pixel_shift_reg_reg[7] ;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire [0:0]raster_x_pos;
  wire [0:0]\screen_control_1_reg[5] ;
  wire show_pixel_sprite_6;
  wire show_pixel_sprite_7;
  wire [7:0]\sprite_7_xpos_reg[7] ;
  wire sprite_data1;
  wire \sprite_data[0]_i_1__6_n_0 ;
  wire \sprite_data[10]_i_1__6_n_0 ;
  wire \sprite_data[11]_i_1__6_n_0 ;
  wire \sprite_data[12]_i_1__6_n_0 ;
  wire \sprite_data[13]_i_1__6_n_0 ;
  wire \sprite_data[14]_i_1__6_n_0 ;
  wire \sprite_data[15]_i_1__6_n_0 ;
  wire \sprite_data[16]_i_1__6_n_0 ;
  wire \sprite_data[17]_i_1__6_n_0 ;
  wire \sprite_data[18]_i_1__6_n_0 ;
  wire \sprite_data[19]_i_1__6_n_0 ;
  wire \sprite_data[1]_i_1__6_n_0 ;
  wire \sprite_data[20]_i_1__6_n_0 ;
  wire \sprite_data[21]_i_1__6_n_0 ;
  wire \sprite_data[22]_i_1__6_n_0 ;
  wire \sprite_data[23]_i_1__6_n_0 ;
  wire \sprite_data[23]_i_2__6_n_0 ;
  wire \sprite_data[2]_i_1__6_n_0 ;
  wire \sprite_data[3]_i_1__6_n_0 ;
  wire \sprite_data[4]_i_1__6_n_0 ;
  wire \sprite_data[5]_i_1__6_n_0 ;
  wire \sprite_data[6]_i_1__6_n_0 ;
  wire \sprite_data[7]_i_1__6_n_0 ;
  wire \sprite_data[8]_i_1__6_n_0 ;
  wire \sprite_data[9]_i_1__6_n_0 ;
  wire [1:0]\sprite_data_location_reg[7] ;
  wire \sprite_data_reg_n_0_[0] ;
  wire \sprite_data_reg_n_0_[10] ;
  wire \sprite_data_reg_n_0_[11] ;
  wire \sprite_data_reg_n_0_[12] ;
  wire \sprite_data_reg_n_0_[13] ;
  wire \sprite_data_reg_n_0_[14] ;
  wire \sprite_data_reg_n_0_[15] ;
  wire \sprite_data_reg_n_0_[16] ;
  wire \sprite_data_reg_n_0_[17] ;
  wire \sprite_data_reg_n_0_[18] ;
  wire \sprite_data_reg_n_0_[19] ;
  wire \sprite_data_reg_n_0_[1] ;
  wire \sprite_data_reg_n_0_[20] ;
  wire \sprite_data_reg_n_0_[21] ;
  wire \sprite_data_reg_n_0_[2] ;
  wire \sprite_data_reg_n_0_[3] ;
  wire \sprite_data_reg_n_0_[4] ;
  wire \sprite_data_reg_n_0_[5] ;
  wire \sprite_data_reg_n_0_[6] ;
  wire \sprite_data_reg_n_0_[7] ;
  wire \sprite_data_reg_n_0_[8] ;
  wire \sprite_data_reg_n_0_[9] ;
  wire sprite_display_region14_in;
  wire [0:0]\sprite_enabled_reg[7] ;
  wire [0:0]\sprite_msb_x_reg[7] ;
  wire [3:0]\sprite_multi_color_0_reg[3] ;
  wire [3:0]\sprite_multi_color_1_reg[3] ;
  wire [3:0]\sprite_primary_color_7_reg[3] ;
  wire \sprite_priority_reg[6] ;
  wire [0:0]\sprite_priority_reg[7] ;
  wire store_byte0;
  wire store_sprite_pixel_byte;
  wire [1:0]toggle;
  wire \toggle[0]_i_1__6_n_0 ;
  wire \toggle[1]_i_14__0_n_0 ;
  wire \toggle[1]_i_15__5_n_0 ;
  wire \toggle[1]_i_18__5_n_0 ;
  wire \toggle[1]_i_19__6_n_0 ;
  wire \toggle[1]_i_1__6_n_0 ;
  wire \toggle[1]_i_20__6_n_0 ;
  wire \toggle[1]_i_21__6_n_0 ;
  wire \toggle[1]_i_22__5_n_0 ;
  wire \toggle[1]_i_24__0_n_0 ;
  wire \toggle[1]_i_25__6_n_0 ;
  wire \toggle[1]_i_26__5_n_0 ;
  wire \toggle[1]_i_27__6_n_0 ;
  wire \toggle[1]_i_28_n_0 ;
  wire \toggle[1]_i_29__5_n_0 ;
  wire \toggle[1]_i_30__5_n_0 ;
  wire \toggle[1]_i_31__6_n_0 ;
  wire \toggle[1]_i_40__6_n_0 ;
  wire \toggle[1]_i_41__6_n_0 ;
  wire \toggle[1]_i_42__5_n_0 ;
  wire \toggle[1]_i_43__6_n_0 ;
  wire \toggle[1]_i_44__6_n_0 ;
  wire \toggle[1]_i_45__6_n_0 ;
  wire \toggle[1]_i_46__6_n_0 ;
  wire \toggle[1]_i_47__6_n_0 ;
  wire \toggle[1]_i_48__6_n_0 ;
  wire \toggle[1]_i_49__6_n_0 ;
  wire \toggle[1]_i_50__6_n_0 ;
  wire \toggle[1]_i_51__6_n_0 ;
  wire \toggle[1]_i_52__6_n_0 ;
  wire \toggle[1]_i_53__6_n_0 ;
  wire \toggle[1]_i_54__6_n_0 ;
  wire \toggle[1]_i_55__6_n_0 ;
  wire \toggle[1]_i_56__5_n_0 ;
  wire \toggle[1]_i_57__5_n_0 ;
  wire \toggle[1]_i_58__5_n_0 ;
  wire \toggle[1]_i_59__6_n_0 ;
  wire \toggle[1]_i_7__6_n_0 ;
  wire \toggle[1]_i_9__5_n_0 ;
  wire \toggle_reg[0]_0 ;
  wire \toggle_reg[0]_1 ;
  wire \toggle_reg[0]_2 ;
  wire \toggle_reg[1]_i_13__5_n_0 ;
  wire \toggle_reg[1]_i_13__5_n_1 ;
  wire \toggle_reg[1]_i_13__5_n_2 ;
  wire \toggle_reg[1]_i_13__5_n_3 ;
  wire \toggle_reg[1]_i_16__5_n_0 ;
  wire \toggle_reg[1]_i_16__5_n_1 ;
  wire \toggle_reg[1]_i_16__5_n_2 ;
  wire \toggle_reg[1]_i_16__5_n_3 ;
  wire \toggle_reg[1]_i_23__5_n_0 ;
  wire \toggle_reg[1]_i_23__5_n_1 ;
  wire \toggle_reg[1]_i_23__5_n_2 ;
  wire \toggle_reg[1]_i_23__5_n_3 ;
  wire \toggle_reg[1]_i_2__6_n_3 ;
  wire \toggle_reg[1]_i_3__6_n_3 ;
  wire \toggle_reg[1]_i_6__6_n_0 ;
  wire \toggle_reg[1]_i_6__6_n_1 ;
  wire \toggle_reg[1]_i_6__6_n_2 ;
  wire \toggle_reg[1]_i_6__6_n_3 ;
  wire \toggle_reg[1]_i_8__5_n_0 ;
  wire \toggle_reg[1]_i_8__5_n_1 ;
  wire \toggle_reg[1]_i_8__5_n_2 ;
  wire \toggle_reg[1]_i_8__5_n_3 ;
  wire [0:0]\x_expand_reg[7] ;
  wire [8:0]\x_pos_reg[8] ;
  wire [0:0]\y_expand_reg[7] ;
  wire [4:0]y_pos_minus_7;
  wire [3:0]\y_pos_reg[3] ;
  wire [3:0]\NLW_toggle_reg[1]_i_13__5_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_16__5_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_23__5_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_2__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_2__6_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_3__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_3__6_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_5__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_5__6_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_6__6_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_8__5_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[12]_INST_0 
       (.I0(\addr_b[12]_INST_0_i_1_n_0 ),
        .I1(\mem_pointers_reg[7] [0]),
        .I2(O),
        .I3(addr148_out),
        .I4(\screen_control_1_reg[5] ),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \addr_b[12]_INST_0_i_1 
       (.I0(\mem_pointers_reg[7] [2]),
        .I1(addr1),
        .I2(p_45_in),
        .I3(\sprite_data_location_reg[7] [0]),
        .O(\addr_b[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \addr_b[13]_INST_0 
       (.I0(\mem_pointers_reg[7] [1]),
        .I1(addr148_out),
        .I2(\mem_pointers_reg[7] [3]),
        .I3(addr1),
        .I4(p_45_in),
        .I5(\sprite_data_location_reg[7] [1]),
        .O(p_2_in[1]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    is_equal_raster_delayed_i_10
       (.I0(\y_pos_reg[3] [0]),
        .I1(\y_pos_reg[3] [1]),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [3]),
        .O(is_equal_raster_delayed_reg));
  LUT5 #(
    .INIT(32'h88888000)) 
    \out_rgb[19]_INST_0_i_17 
       (.I0(p_6_in),
        .I1(\sprite_enabled_reg[7] ),
        .I2(p_0_in_0[0]),
        .I3(\multi_color_mode_reg[7] ),
        .I4(p_0_in_0[1]),
        .O(show_pixel_sprite_7));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \out_rgb[19]_INST_0_i_20 
       (.I0(show_pixel_sprite_7),
        .I1(color_for_bit[1]),
        .I2(out_pixel_sprite_7[1]),
        .I3(out_pixel_sprite_6[1]),
        .I4(show_pixel_sprite_6),
        .O(ram_reg_1_6));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_26 
       (.I0(\out_rgb[19]_INST_0_i_64_n_0 ),
        .I1(\pixel_shift_reg_reg[7] ),
        .I2(color_for_bit[1]),
        .I3(out_pixel_sprite_7[1]),
        .I4(\sprite_priority_reg[6] ),
        .I5(out_pixel_sprite_6[1]),
        .O(ram_reg_1_1));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \out_rgb[19]_INST_0_i_29 
       (.I0(show_pixel_sprite_7),
        .I1(color_for_bit[0]),
        .I2(out_pixel_sprite_7[0]),
        .I3(out_pixel_sprite_6[0]),
        .I4(show_pixel_sprite_6),
        .O(ram_reg_1_3));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_32 
       (.I0(\out_rgb[19]_INST_0_i_64_n_0 ),
        .I1(\pixel_shift_reg_reg[7] ),
        .I2(color_for_bit[0]),
        .I3(out_pixel_sprite_7[0]),
        .I4(\sprite_priority_reg[6] ),
        .I5(out_pixel_sprite_6[0]),
        .O(ram_reg_1_2));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \out_rgb[19]_INST_0_i_35 
       (.I0(show_pixel_sprite_7),
        .I1(color_for_bit[2]),
        .I2(out_pixel_sprite_7[2]),
        .I3(out_pixel_sprite_6[2]),
        .I4(show_pixel_sprite_6),
        .O(ram_reg_1_5));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_38 
       (.I0(\out_rgb[19]_INST_0_i_64_n_0 ),
        .I1(\pixel_shift_reg_reg[7] ),
        .I2(color_for_bit[2]),
        .I3(out_pixel_sprite_7[2]),
        .I4(\sprite_priority_reg[6] ),
        .I5(out_pixel_sprite_6[2]),
        .O(ram_reg_1_0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \out_rgb[19]_INST_0_i_41 
       (.I0(show_pixel_sprite_7),
        .I1(color_for_bit[3]),
        .I2(out_pixel_sprite_7[3]),
        .I3(out_pixel_sprite_6[3]),
        .I4(show_pixel_sprite_6),
        .O(ram_reg_1_4));
  LUT6 #(
    .INIT(64'hFFFFEA400000EA40)) 
    \out_rgb[19]_INST_0_i_44 
       (.I0(\out_rgb[19]_INST_0_i_64_n_0 ),
        .I1(\pixel_shift_reg_reg[7] ),
        .I2(color_for_bit[3]),
        .I3(out_pixel_sprite_7[3]),
        .I4(\sprite_priority_reg[6] ),
        .I5(out_pixel_sprite_6[3]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_50 
       (.I0(\sprite_multi_color_1_reg[3] [1]),
        .I1(\sprite_multi_color_0_reg[3] [1]),
        .I2(p_0_in_0[0]),
        .I3(\multi_color_mode_reg[7] ),
        .I4(p_0_in_0[1]),
        .I5(\sprite_primary_color_7_reg[3] [1]),
        .O(out_pixel_sprite_7[1]));
  LUT6 #(
    .INIT(64'h00000000EA000000)) 
    \out_rgb[19]_INST_0_i_64 
       (.I0(p_0_in_0[1]),
        .I1(\multi_color_mode_reg[7] ),
        .I2(p_0_in_0[0]),
        .I3(\sprite_enabled_reg[7] ),
        .I4(p_6_in),
        .I5(\sprite_priority_reg[7] ),
        .O(\out_rgb[19]_INST_0_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_73 
       (.I0(\sprite_multi_color_1_reg[3] [0]),
        .I1(\sprite_multi_color_0_reg[3] [0]),
        .I2(p_0_in_0[0]),
        .I3(\multi_color_mode_reg[7] ),
        .I4(p_0_in_0[1]),
        .I5(\sprite_primary_color_7_reg[3] [0]),
        .O(out_pixel_sprite_7[0]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_82 
       (.I0(\sprite_multi_color_1_reg[3] [2]),
        .I1(\sprite_multi_color_0_reg[3] [2]),
        .I2(p_0_in_0[0]),
        .I3(\multi_color_mode_reg[7] ),
        .I4(p_0_in_0[1]),
        .I5(\sprite_primary_color_7_reg[3] [2]),
        .O(out_pixel_sprite_7[2]));
  LUT6 #(
    .INIT(64'hAFFFC000A000C000)) 
    \out_rgb[19]_INST_0_i_91 
       (.I0(\sprite_multi_color_1_reg[3] [3]),
        .I1(\sprite_multi_color_0_reg[3] [3]),
        .I2(p_0_in_0[0]),
        .I3(\multi_color_mode_reg[7] ),
        .I4(p_0_in_0[1]),
        .I5(\sprite_primary_color_7_reg[3] [3]),
        .O(out_pixel_sprite_7[3]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sprite_data[0]_i_1__6 
       (.I0(store_byte0),
        .I1(p_0_out[0]),
        .O(\sprite_data[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[10]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[2] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[9] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[8] ),
        .O(\sprite_data[10]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[11]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[3] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[10] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[9] ),
        .O(\sprite_data[11]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[12]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[4] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[11] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[10] ),
        .O(\sprite_data[12]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[13]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[5] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[12] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[11] ),
        .O(\sprite_data[13]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[14]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[6] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[13] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[12] ),
        .O(\sprite_data[14]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[15]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[7] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[14] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[13] ),
        .O(\sprite_data[15]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[16]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[8] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[15] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[14] ),
        .O(\sprite_data[16]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[17]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[9] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[16] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[15] ),
        .O(\sprite_data[17]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[18]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[10] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[17] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[16] ),
        .O(\sprite_data[18]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[19]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[11] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[18] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[17] ),
        .O(\sprite_data[19]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sprite_data[1]_i_1__6 
       (.I0(p_0_out[1]),
        .I1(store_byte0),
        .I2(sprite_data1),
        .I3(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[1]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[20]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[12] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[19] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[18] ),
        .O(\sprite_data[20]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[21]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[13] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[20] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[19] ),
        .O(\sprite_data[21]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[22]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[14] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[21] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[20] ),
        .O(\sprite_data[22]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFABAFAFAAAAABABA)) 
    \sprite_data[23]_i_1__6 
       (.I0(store_byte0),
        .I1(\multi_color_mode_reg[7] ),
        .I2(p_6_in),
        .I3(toggle[1]),
        .I4(\x_expand_reg[7] ),
        .I5(toggle[0]),
        .O(\sprite_data[23]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[23]_i_2__6 
       (.I0(\sprite_data_reg_n_0_[15] ),
        .I1(store_byte0),
        .I2(p_0_in_0[0]),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[21] ),
        .O(\sprite_data[23]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \sprite_data[23]_i_3 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [6]),
        .I2(store_sprite_pixel_byte),
        .I3(\x_pos_reg[8] [4]),
        .O(store_byte0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sprite_data[23]_i_4__6 
       (.I0(\toggle_reg[1]_i_2__6_n_3 ),
        .I1(\toggle_reg[1]_i_3__6_n_3 ),
        .I2(CO),
        .I3(sprite_display_region14_in),
        .O(p_6_in));
  LUT4 #(
    .INIT(16'h4044)) 
    \sprite_data[23]_i_5__6 
       (.I0(\multi_color_mode_reg[7] ),
        .I1(p_6_in),
        .I2(toggle[0]),
        .I3(\x_expand_reg[7] ),
        .O(sprite_data1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[2]_i_1__6 
       (.I0(p_0_out[2]),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[1] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[0] ),
        .O(\sprite_data[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[3]_i_1__6 
       (.I0(p_0_out[3]),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[2] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[1] ),
        .O(\sprite_data[3]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[4]_i_1__6 
       (.I0(p_0_out[4]),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[3] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[2] ),
        .O(\sprite_data[4]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[5]_i_1__6 
       (.I0(p_0_out[5]),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[4] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[3] ),
        .O(\sprite_data[5]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[6]_i_1__6 
       (.I0(p_0_out[6]),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[5] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[4] ),
        .O(\sprite_data[6]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[7]_i_1__6 
       (.I0(p_0_out[7]),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[6] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[5] ),
        .O(\sprite_data[7]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[8]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[0] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[7] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[6] ),
        .O(\sprite_data[8]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sprite_data[9]_i_1__6 
       (.I0(\sprite_data_reg_n_0_[1] ),
        .I1(store_byte0),
        .I2(\sprite_data_reg_n_0_[8] ),
        .I3(sprite_data1),
        .I4(\sprite_data_reg_n_0_[7] ),
        .O(\sprite_data[9]_i_1__6_n_0 ));
  FDRE \sprite_data_reg[0] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[0]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_data_reg[10] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[10]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sprite_data_reg[11] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[11]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \sprite_data_reg[12] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[12]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sprite_data_reg[13] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[13]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sprite_data_reg[14] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[14]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \sprite_data_reg[15] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[15]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \sprite_data_reg[16] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[16]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \sprite_data_reg[17] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[17]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \sprite_data_reg[18] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[18]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \sprite_data_reg[19] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[19]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \sprite_data_reg[1] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[1]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_data_reg[20] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[20]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \sprite_data_reg[21] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[21]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \sprite_data_reg[22] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[22]_i_1__6_n_0 ),
        .Q(p_0_in_0[0]),
        .R(1'b0));
  FDRE \sprite_data_reg[23] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[23]_i_2__6_n_0 ),
        .Q(p_0_in_0[1]),
        .R(1'b0));
  FDRE \sprite_data_reg[2] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[2]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_data_reg[3] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[3]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_data_reg[4] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[4]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_data_reg[5] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[5]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_data_reg[6] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[6]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_data_reg[7] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[7]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_data_reg[8] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[8]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sprite_data_reg[9] 
       (.C(clk),
        .CE(\sprite_data[23]_i_1__6_n_0 ),
        .D(\sprite_data[9]_i_1__6_n_0 ),
        .Q(\sprite_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \toggle[0]_i_1__6 
       (.I0(toggle[0]),
        .I1(\toggle_reg[1]_i_2__6_n_3 ),
        .I2(\toggle_reg[1]_i_3__6_n_3 ),
        .I3(CO),
        .I4(sprite_display_region14_in),
        .O(\toggle[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    \toggle[1]_i_14__0 
       (.I0(\x_pos_reg[8] [8]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_msb_x_reg[7] ),
        .O(\toggle[1]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \toggle[1]_i_15__5 
       (.I0(\sprite_msb_x_reg[7] ),
        .I1(\x_pos_reg[8] [8]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_15__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_17__0 
       (.I0(\x_pos_reg[8] [4]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h6969699969999999)) 
    \toggle[1]_i_18__5 
       (.I0(\toggle_reg[0]_1 ),
        .I1(\sprite_7_xpos_reg[7] [7]),
        .I2(\sprite_7_xpos_reg[7] [6]),
        .I3(\toggle[1]_i_52__6_n_0 ),
        .I4(\sprite_7_xpos_reg[7] [5]),
        .I5(\x_expand_reg[7] ),
        .O(\toggle[1]_i_18__5_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_19 
       (.I0(\x_pos_reg[8] [6]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\x_pos_reg[8] [7]),
        .O(\toggle_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h6669669966696999)) 
    \toggle[1]_i_19__6 
       (.I0(\toggle_reg[0]_2 ),
        .I1(\sprite_7_xpos_reg[7] [6]),
        .I2(\x_expand_reg[7] ),
        .I3(\sprite_7_xpos_reg[7] [5]),
        .I4(\sprite_7_xpos_reg[7] [4]),
        .I5(\sprite_7_xpos_reg[7] [3]),
        .O(\toggle[1]_i_19__6_n_0 ));
  LUT6 #(
    .INIT(64'h0006000000000000)) 
    \toggle[1]_i_1__6 
       (.I0(toggle[1]),
        .I1(toggle[0]),
        .I2(\toggle_reg[1]_i_2__6_n_3 ),
        .I3(\toggle_reg[1]_i_3__6_n_3 ),
        .I4(CO),
        .I5(sprite_display_region14_in),
        .O(\toggle[1]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \toggle[1]_i_20 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [6]),
        .O(\toggle_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h9669966969696996)) 
    \toggle[1]_i_20__6 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\sprite_7_xpos_reg[7] [5]),
        .I3(\x_expand_reg[7] ),
        .I4(\sprite_7_xpos_reg[7] [3]),
        .I5(\sprite_7_xpos_reg[7] [4]),
        .O(\toggle[1]_i_20__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_21 
       (.I0(\x_pos_reg[8] [5]),
        .I1(\x_pos_reg[8] [4]),
        .O(raster_x_pos));
  LUT4 #(
    .INIT(16'h9969)) 
    \toggle[1]_i_21__6 
       (.I0(\x_pos_reg[8] [4]),
        .I1(\sprite_7_xpos_reg[7] [4]),
        .I2(\sprite_7_xpos_reg[7] [3]),
        .I3(\x_expand_reg[7] ),
        .O(\toggle[1]_i_21__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAAA0A800)) 
    \toggle[1]_i_22__5 
       (.I0(\sprite_7_xpos_reg[7] [6]),
        .I1(\sprite_7_xpos_reg[7] [3]),
        .I2(\sprite_7_xpos_reg[7] [4]),
        .I3(\sprite_7_xpos_reg[7] [5]),
        .I4(\x_expand_reg[7] ),
        .O(\toggle[1]_i_22__5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \toggle[1]_i_24__0 
       (.I0(y_pos_minus_7[2]),
        .I1(Q[6]),
        .O(\toggle[1]_i_24__0_n_0 ));
  LUT3 #(
    .INIT(8'h71)) 
    \toggle[1]_i_25__6 
       (.I0(\y_expand_reg[7] ),
        .I1(Q[5]),
        .I2(y_pos_minus_7[1]),
        .O(\toggle[1]_i_25__6_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \toggle[1]_i_26__5 
       (.I0(Q[4]),
        .I1(\y_expand_reg[7] ),
        .I2(y_pos_minus_7[0]),
        .O(\toggle[1]_i_26__5_n_0 ));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    \toggle[1]_i_27__6 
       (.I0(\y_expand_reg[7] ),
        .I1(Q[3]),
        .I2(\y_pos_reg[3] [3]),
        .I3(\y_pos_reg[3] [2]),
        .I4(\y_pos_reg[3] [1]),
        .I5(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_27__6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \toggle[1]_i_28 
       (.I0(Q[6]),
        .I1(y_pos_minus_7[2]),
        .I2(Q[7]),
        .I3(y_pos_minus_7[3]),
        .O(\toggle[1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \toggle[1]_i_29__5 
       (.I0(y_pos_minus_7[1]),
        .I1(Q[5]),
        .I2(\y_expand_reg[7] ),
        .I3(Q[6]),
        .I4(y_pos_minus_7[2]),
        .O(\toggle[1]_i_29__5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \toggle[1]_i_30__5 
       (.I0(\toggle[1]_i_26__5_n_0 ),
        .I1(Q[5]),
        .I2(\y_expand_reg[7] ),
        .I3(y_pos_minus_7[1]),
        .O(\toggle[1]_i_30__5_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_31__6 
       (.I0(Q[4]),
        .I1(\y_expand_reg[7] ),
        .I2(y_pos_minus_7[0]),
        .I3(\toggle[1]_i_27__6_n_0 ),
        .O(\toggle[1]_i_31__6_n_0 ));
  LUT6 #(
    .INIT(64'h7373733110101007)) 
    \toggle[1]_i_40__6 
       (.I0(\sprite_7_xpos_reg[7] [6]),
        .I1(\sprite_7_xpos_reg[7] [7]),
        .I2(\x_pos_reg[8] [6]),
        .I3(\x_pos_reg[8] [4]),
        .I4(\x_pos_reg[8] [5]),
        .I5(\x_pos_reg[8] [7]),
        .O(\toggle[1]_i_40__6_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_41__6 
       (.I0(\sprite_7_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_7_xpos_reg[7] [5]),
        .O(\toggle[1]_i_41__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_42__5 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_7_xpos_reg[7] [2]),
        .I2(\sprite_7_xpos_reg[7] [3]),
        .I3(\x_pos_reg[8] [3]),
        .O(\toggle[1]_i_42__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_43__6 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_7_xpos_reg[7] [0]),
        .I2(\sprite_7_xpos_reg[7] [1]),
        .I3(\x_pos_reg[8] [1]),
        .O(\toggle[1]_i_43__6_n_0 ));
  LUT6 #(
    .INIT(64'h9994000200029994)) 
    \toggle[1]_i_44__6 
       (.I0(\sprite_7_xpos_reg[7] [6]),
        .I1(\x_pos_reg[8] [6]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [5]),
        .I4(\x_pos_reg[8] [7]),
        .I5(\sprite_7_xpos_reg[7] [7]),
        .O(\toggle[1]_i_44__6_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_45__6 
       (.I0(\sprite_7_xpos_reg[7] [4]),
        .I1(\x_pos_reg[8] [4]),
        .I2(\x_pos_reg[8] [5]),
        .I3(\sprite_7_xpos_reg[7] [5]),
        .O(\toggle[1]_i_45__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_46__6 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_7_xpos_reg[7] [2]),
        .I2(\x_pos_reg[8] [3]),
        .I3(\sprite_7_xpos_reg[7] [3]),
        .O(\toggle[1]_i_46__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_47__6 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_7_xpos_reg[7] [0]),
        .I2(\x_pos_reg[8] [1]),
        .I3(\sprite_7_xpos_reg[7] [1]),
        .O(\toggle[1]_i_47__6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \toggle[1]_i_48__6 
       (.I0(\x_pos_reg[8] [3]),
        .I1(\x_expand_reg[7] ),
        .I2(\sprite_7_xpos_reg[7] [3]),
        .O(\toggle[1]_i_48__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_49__6 
       (.I0(\x_pos_reg[8] [2]),
        .I1(\sprite_7_xpos_reg[7] [2]),
        .O(\toggle[1]_i_49__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_50__6 
       (.I0(\x_pos_reg[8] [1]),
        .I1(\sprite_7_xpos_reg[7] [1]),
        .O(\toggle[1]_i_50__6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \toggle[1]_i_51__6 
       (.I0(\x_pos_reg[8] [0]),
        .I1(\sprite_7_xpos_reg[7] [0]),
        .O(\toggle[1]_i_51__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \toggle[1]_i_52__6 
       (.I0(\x_expand_reg[7] ),
        .I1(\sprite_7_xpos_reg[7] [3]),
        .I2(\sprite_7_xpos_reg[7] [4]),
        .O(\toggle[1]_i_52__6_n_0 ));
  LUT5 #(
    .INIT(32'h4D4D4DD4)) 
    \toggle[1]_i_53__6 
       (.I0(Q[2]),
        .I1(\y_expand_reg[7] ),
        .I2(\y_pos_reg[3] [2]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\y_pos_reg[3] [1]),
        .O(\toggle[1]_i_53__6_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h7117)) 
    \toggle[1]_i_54__6 
       (.I0(\y_expand_reg[7] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_54__6_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \toggle[1]_i_55__6 
       (.I0(Q[0]),
        .I1(\y_expand_reg[7] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_55__6_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \toggle[1]_i_56__5 
       (.I0(\toggle[1]_i_53__6_n_0 ),
        .I1(Q[3]),
        .I2(\y_expand_reg[7] ),
        .I3(is_equal_raster_delayed_reg),
        .O(\toggle[1]_i_56__5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699696969669)) 
    \toggle[1]_i_57__5 
       (.I0(\toggle[1]_i_54__6_n_0 ),
        .I1(Q[2]),
        .I2(\y_expand_reg[7] ),
        .I3(\y_pos_reg[3] [1]),
        .I4(\y_pos_reg[3] [0]),
        .I5(\y_pos_reg[3] [2]),
        .O(\toggle[1]_i_57__5_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \toggle[1]_i_58__5 
       (.I0(\y_expand_reg[7] ),
        .I1(Q[1]),
        .I2(\y_pos_reg[3] [1]),
        .I3(\y_pos_reg[3] [0]),
        .I4(\toggle[1]_i_55__6_n_0 ),
        .O(\toggle[1]_i_58__5_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \toggle[1]_i_59__6 
       (.I0(Q[0]),
        .I1(\y_expand_reg[7] ),
        .I2(\y_pos_reg[3] [0]),
        .O(\toggle[1]_i_59__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \toggle[1]_i_7 
       (.I0(\x_pos_reg[8] [7]),
        .I1(\x_pos_reg[8] [5]),
        .I2(\x_pos_reg[8] [4]),
        .I3(\x_pos_reg[8] [6]),
        .I4(\x_pos_reg[8] [8]),
        .O(\toggle_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \toggle[1]_i_7__6 
       (.I0(\toggle_reg[0]_0 ),
        .I1(\sprite_msb_x_reg[7] ),
        .I2(\sprite_7_xpos_reg[7] [7]),
        .I3(\toggle[1]_i_22__5_n_0 ),
        .O(\toggle[1]_i_7__6_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \toggle[1]_i_9__5 
       (.I0(Q[7]),
        .I1(y_pos_minus_7[3]),
        .I2(y_pos_minus_7[4]),
        .O(\toggle[1]_i_9__5_n_0 ));
  FDRE \toggle_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[0]_i_1__6_n_0 ),
        .Q(toggle[0]),
        .R(1'b0));
  FDRE \toggle_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\toggle[1]_i_1__6_n_0 ),
        .Q(toggle[1]),
        .R(1'b0));
  CARRY4 \toggle_reg[1]_i_13__5 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_13__5_n_0 ,\toggle_reg[1]_i_13__5_n_1 ,\toggle_reg[1]_i_13__5_n_2 ,\toggle_reg[1]_i_13__5_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_40__6_n_0 ,\toggle[1]_i_41__6_n_0 ,\toggle[1]_i_42__5_n_0 ,\toggle[1]_i_43__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_13__5_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_44__6_n_0 ,\toggle[1]_i_45__6_n_0 ,\toggle[1]_i_46__6_n_0 ,\toggle[1]_i_47__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_16__5 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_16__5_n_0 ,\toggle_reg[1]_i_16__5_n_1 ,\toggle_reg[1]_i_16__5_n_2 ,\toggle_reg[1]_i_16__5_n_3 }),
        .CYINIT(1'b1),
        .DI(\x_pos_reg[8] [3:0]),
        .O(\NLW_toggle_reg[1]_i_16__5_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_48__6_n_0 ,\toggle[1]_i_49__6_n_0 ,\toggle[1]_i_50__6_n_0 ,\toggle[1]_i_51__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_23__5 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_23__5_n_0 ,\toggle_reg[1]_i_23__5_n_1 ,\toggle_reg[1]_i_23__5_n_2 ,\toggle_reg[1]_i_23__5_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_53__6_n_0 ,\toggle[1]_i_54__6_n_0 ,\toggle[1]_i_55__6_n_0 ,1'b1}),
        .O(\NLW_toggle_reg[1]_i_23__5_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_56__5_n_0 ,\toggle[1]_i_57__5_n_0 ,\toggle[1]_i_58__5_n_0 ,\toggle[1]_i_59__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_2__6 
       (.CI(\toggle_reg[1]_i_6__6_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_2__6_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle_reg[0]_0 }),
        .O(\NLW_toggle_reg[1]_i_2__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_7__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_3__6 
       (.CI(\toggle_reg[1]_i_8__5_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_3__6_CO_UNCONNECTED [3:1],\toggle_reg[1]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y_pos_minus_7[4]}),
        .O(\NLW_toggle_reg[1]_i_3__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_9__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_5__6 
       (.CI(\toggle_reg[1]_i_13__5_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_5__6_CO_UNCONNECTED [3:1],sprite_display_region14_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_14__0_n_0 }),
        .O(\NLW_toggle_reg[1]_i_5__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_15__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_6__6 
       (.CI(\toggle_reg[1]_i_16__5_n_0 ),
        .CO({\toggle_reg[1]_i_6__6_n_0 ,\toggle_reg[1]_i_6__6_n_1 ,\toggle_reg[1]_i_6__6_n_2 ,\toggle_reg[1]_i_6__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle_reg[0]_1 ,\toggle_reg[0]_2 ,raster_x_pos,p_0_in}),
        .O(\NLW_toggle_reg[1]_i_6__6_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_18__5_n_0 ,\toggle[1]_i_19__6_n_0 ,\toggle[1]_i_20__6_n_0 ,\toggle[1]_i_21__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_8__5 
       (.CI(\toggle_reg[1]_i_23__5_n_0 ),
        .CO({\toggle_reg[1]_i_8__5_n_0 ,\toggle_reg[1]_i_8__5_n_1 ,\toggle_reg[1]_i_8__5_n_2 ,\toggle_reg[1]_i_8__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\toggle[1]_i_24__0_n_0 ,\toggle[1]_i_25__6_n_0 ,\toggle[1]_i_26__5_n_0 ,\toggle[1]_i_27__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_8__5_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_28_n_0 ,\toggle[1]_i_29__5_n_0 ,\toggle[1]_i_30__5_n_0 ,\toggle[1]_i_31__6_n_0 }));
endmodule

(* ORIG_REF_NAME = "sync_dual_port_ram" *) 
module design_1_block_test_0_0_sync_dual_port_ram
   (read_address_next0,
    \write_address_reg_reg[0] ,
    ram_reg_0_0,
    ip2bus_mstwr_d,
    read_address_reg_reg,
    empty_reg_reg,
    do_sample_reg,
    out,
    ip2bus_otputs,
    axi_clk_in,
    WEA,
    \write_address_reg_reg[11] ,
    write_data_in);
  output [10:0]read_address_next0;
  output \write_address_reg_reg[0] ;
  output ram_reg_0_0;
  output [31:0]ip2bus_mstwr_d;
  input [11:0]read_address_reg_reg;
  input empty_reg_reg;
  input do_sample_reg;
  input [2:0]out;
  input [0:0]ip2bus_otputs;
  input axi_clk_in;
  input [0:0]WEA;
  input [11:0]\write_address_reg_reg[11] ;
  input [23:0]write_data_in;

  wire [0:0]WEA;
  wire axi_clk_in;
  wire do_sample_reg;
  wire empty_reg_reg;
  wire [31:0]ip2bus_mstwr_d;
  wire [0:0]ip2bus_otputs;
  wire [2:0]out;
  wire ram_reg_0_0;
  wire ram_reg_0_n_45;
  wire ram_reg_0_n_46;
  wire ram_reg_0_n_47;
  wire ram_reg_0_n_48;
  wire ram_reg_0_n_49;
  wire ram_reg_0_n_50;
  wire ram_reg_0_n_51;
  wire ram_reg_0_n_52;
  wire ram_reg_0_n_88;
  wire ram_reg_1_n_45;
  wire ram_reg_1_n_46;
  wire ram_reg_1_n_47;
  wire ram_reg_1_n_48;
  wire ram_reg_1_n_49;
  wire ram_reg_1_n_50;
  wire ram_reg_1_n_51;
  wire ram_reg_1_n_52;
  wire ram_reg_1_n_88;
  wire ram_reg_2_n_45;
  wire ram_reg_2_n_46;
  wire ram_reg_2_n_47;
  wire ram_reg_2_n_48;
  wire ram_reg_2_n_49;
  wire ram_reg_2_n_50;
  wire ram_reg_2_n_51;
  wire ram_reg_2_n_52;
  wire ram_reg_2_n_88;
  wire ram_reg_3_i_15_n_2;
  wire ram_reg_3_i_15_n_3;
  wire ram_reg_3_i_16_n_0;
  wire ram_reg_3_i_17_n_0;
  wire ram_reg_3_i_18_n_0;
  wire ram_reg_3_i_18_n_1;
  wire ram_reg_3_i_18_n_2;
  wire ram_reg_3_i_18_n_3;
  wire ram_reg_3_i_19_n_0;
  wire ram_reg_3_i_19_n_1;
  wire ram_reg_3_i_19_n_2;
  wire ram_reg_3_i_19_n_3;
  wire ram_reg_3_i_21_n_0;
  wire ram_reg_3_i_22_n_0;
  wire ram_reg_3_i_23_n_0;
  wire ram_reg_3_i_24_n_0;
  wire ram_reg_3_i_25_n_0;
  wire ram_reg_3_i_26_n_0;
  wire ram_reg_3_i_27_n_0;
  wire ram_reg_3_i_28_n_0;
  wire ram_reg_3_i_29_n_0;
  wire ram_reg_3_i_30_n_0;
  wire ram_reg_3_i_31_n_0;
  wire ram_reg_3_n_48;
  wire ram_reg_3_n_49;
  wire ram_reg_3_n_50;
  wire ram_reg_3_n_51;
  wire ram_reg_3_n_52;
  wire [11:0]read_address_next;
  wire [10:0]read_address_next0;
  wire [11:0]read_address_reg_reg;
  wire \write_address_reg_reg[0] ;
  wire [11:0]\write_address_reg_reg[11] ;
  wire [23:0]write_data_in;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:5]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:5]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire [3:2]NLW_ram_reg_3_i_15_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_3_i_15_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,\write_address_reg_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,read_address_next,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(axi_clk_in),
        .CLKBWRCLK(axi_clk_in),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,write_data_in[4],write_data_in[7:6],write_data_in[3:0],write_data_in[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,write_data_in[5]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:8],ram_reg_0_n_45,ram_reg_0_n_46,ram_reg_0_n_47,ram_reg_0_n_48,ram_reg_0_n_49,ram_reg_0_n_50,ram_reg_0_n_51,ram_reg_0_n_52}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],ip2bus_mstwr_d[7:0]}),
        .DOPADOP({NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:1],ram_reg_0_n_88}),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],ip2bus_mstwr_d[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "9" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,\write_address_reg_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,read_address_next,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(axi_clk_in),
        .CLKBWRCLK(axi_clk_in),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,write_data_in[15],write_data_in[11:8],write_data_in[11],write_data_in[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,write_data_in[12]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:8],ram_reg_1_n_45,ram_reg_1_n_46,ram_reg_1_n_47,ram_reg_1_n_48,ram_reg_1_n_49,ram_reg_1_n_50,ram_reg_1_n_51,ram_reg_1_n_52}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:8],ip2bus_mstwr_d[16:9]}),
        .DOPADOP({NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:1],ram_reg_1_n_88}),
        .DOPBDOP({NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:1],ip2bus_mstwr_d[17]}),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,\write_address_reg_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,read_address_next,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(axi_clk_in),
        .CLKBWRCLK(axi_clk_in),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,write_data_in[19:16],write_data_in[19],write_data_in[15:13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,write_data_in[16]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:8],ram_reg_2_n_45,ram_reg_2_n_46,ram_reg_2_n_47,ram_reg_2_n_48,ram_reg_2_n_49,ram_reg_2_n_50,ram_reg_2_n_51,ram_reg_2_n_52}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:8],ip2bus_mstwr_d[25:18]}),
        .DOPADOP({NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:1],ram_reg_2_n_88}),
        .DOPBDOP({NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:1],ip2bus_mstwr_d[26]}),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d5" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "27" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,\write_address_reg_reg[11] ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,read_address_next,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(axi_clk_in),
        .CLKBWRCLK(axi_clk_in),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,write_data_in[23:20],write_data_in[23]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:5],ram_reg_3_n_48,ram_reg_3_n_49,ram_reg_3_n_50,ram_reg_3_n_51,ram_reg_3_n_52}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:5],ip2bus_mstwr_d[31:27]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_10
       (.I0(read_address_next0[2]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[3]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_11
       (.I0(read_address_next0[1]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[2]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_12
       (.I0(read_address_next0[0]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[1]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[1]));
  LUT4 #(
    .INIT(16'hE1C3)) 
    ram_reg_3_i_13
       (.I0(do_sample_reg),
        .I1(ram_reg_0_0),
        .I2(read_address_reg_reg[0]),
        .I3(empty_reg_reg),
        .O(read_address_next[0]));
  CARRY4 ram_reg_3_i_15
       (.CI(ram_reg_3_i_18_n_0),
        .CO({NLW_ram_reg_3_i_15_CO_UNCONNECTED[3:2],ram_reg_3_i_15_n_2,ram_reg_3_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_3_i_15_O_UNCONNECTED[3],read_address_next0[10:8]}),
        .S({1'b0,ram_reg_3_i_21_n_0,ram_reg_3_i_22_n_0,ram_reg_3_i_23_n_0}));
  LUT6 #(
    .INIT(64'h11111110FFFFFFFF)) 
    ram_reg_3_i_16
       (.I0(empty_reg_reg),
        .I1(ip2bus_otputs),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\write_address_reg_reg[0] ),
        .O(ram_reg_3_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888888F)) 
    ram_reg_3_i_17
       (.I0(empty_reg_reg),
        .I1(do_sample_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(ip2bus_otputs),
        .O(ram_reg_3_i_17_n_0));
  CARRY4 ram_reg_3_i_18
       (.CI(ram_reg_3_i_19_n_0),
        .CO({ram_reg_3_i_18_n_0,ram_reg_3_i_18_n_1,ram_reg_3_i_18_n_2,ram_reg_3_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_address_next0[7:4]),
        .S({ram_reg_3_i_24_n_0,ram_reg_3_i_25_n_0,ram_reg_3_i_26_n_0,ram_reg_3_i_27_n_0}));
  CARRY4 ram_reg_3_i_19
       (.CI(1'b0),
        .CO({ram_reg_3_i_19_n_0,ram_reg_3_i_19_n_1,ram_reg_3_i_19_n_2,ram_reg_3_i_19_n_3}),
        .CYINIT(read_address_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(read_address_next0[3:0]),
        .S({ram_reg_3_i_28_n_0,ram_reg_3_i_29_n_0,ram_reg_3_i_30_n_0,ram_reg_3_i_31_n_0}));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_2
       (.I0(read_address_next0[10]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[11]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[11]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    ram_reg_3_i_20
       (.I0(ip2bus_otputs),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(ram_reg_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_21
       (.I0(read_address_reg_reg[11]),
        .O(ram_reg_3_i_21_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_22
       (.I0(read_address_reg_reg[10]),
        .O(ram_reg_3_i_22_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_23
       (.I0(read_address_reg_reg[9]),
        .O(ram_reg_3_i_23_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_24
       (.I0(read_address_reg_reg[8]),
        .O(ram_reg_3_i_24_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_25
       (.I0(read_address_reg_reg[7]),
        .O(ram_reg_3_i_25_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_26
       (.I0(read_address_reg_reg[6]),
        .O(ram_reg_3_i_26_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_27
       (.I0(read_address_reg_reg[5]),
        .O(ram_reg_3_i_27_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_28
       (.I0(read_address_reg_reg[4]),
        .O(ram_reg_3_i_28_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_29
       (.I0(read_address_reg_reg[3]),
        .O(ram_reg_3_i_29_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_3
       (.I0(read_address_next0[9]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[10]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[10]));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_30
       (.I0(read_address_reg_reg[2]),
        .O(ram_reg_3_i_30_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_3_i_31
       (.I0(read_address_reg_reg[1]),
        .O(ram_reg_3_i_31_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_4
       (.I0(read_address_next0[8]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[9]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[9]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_5
       (.I0(read_address_next0[7]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[8]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_6
       (.I0(read_address_next0[6]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[7]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_7
       (.I0(read_address_next0[5]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[6]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_8
       (.I0(read_address_next0[4]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[5]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    ram_reg_3_i_9
       (.I0(read_address_next0[3]),
        .I1(ram_reg_3_i_16_n_0),
        .I2(read_address_reg_reg[4]),
        .I3(ram_reg_3_i_17_n_0),
        .O(read_address_next[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \write_address_reg[0]_i_3 
       (.I0(do_sample_reg),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(ip2bus_otputs),
        .O(\write_address_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "timer" *) 
module design_1_block_test_0_0_timer
   (runmode_status_a,
    started_reg_0,
    \data_out_reg[0] ,
    \data_out_reg[0]_0 ,
    \data_out_reg[1] ,
    \data_out_reg[2] ,
    \data_out_reg[3] ,
    \data_out_reg[4] ,
    \data_out_reg[5] ,
    \data_out_reg[6] ,
    \data_out_reg[7] ,
    \int_stat_reg[0] ,
    slave_reg_14,
    p_0_in,
    clk,
    \state_reg[5] ,
    reload_val,
    \state_reg[1] ,
    p_4_in,
    \PC_reg[3] ,
    \PC_reg[0] ,
    started_reg_1,
    \PC_reg[1] ,
    Q,
    \reg_1_6510_reg[1] ,
    started_reg_2);
  output runmode_status_a;
  output started_reg_0;
  output \data_out_reg[0] ;
  output \data_out_reg[0]_0 ;
  output \data_out_reg[1] ;
  output \data_out_reg[2] ;
  output \data_out_reg[3] ;
  output \data_out_reg[4] ;
  output \data_out_reg[5] ;
  output \data_out_reg[6] ;
  output \data_out_reg[7] ;
  output \int_stat_reg[0] ;
  input slave_reg_14;
  input [0:0]p_0_in;
  input clk;
  input \state_reg[5] ;
  input [15:0]reload_val;
  input \state_reg[1] ;
  input [0:0]p_4_in;
  input \PC_reg[3] ;
  input \PC_reg[0] ;
  input started_reg_1;
  input \PC_reg[1] ;
  input [15:0]Q;
  input \reg_1_6510_reg[1] ;
  input [0:0]started_reg_2;

  wire \PC_reg[0] ;
  wire \PC_reg[1] ;
  wire \PC_reg[3] ;
  wire [15:0]Q;
  wire clk;
  wire [15:1]counter0;
  wire \counter0_inferred__0/i__carry__0_n_0 ;
  wire \counter0_inferred__0/i__carry__0_n_1 ;
  wire \counter0_inferred__0/i__carry__0_n_2 ;
  wire \counter0_inferred__0/i__carry__0_n_3 ;
  wire \counter0_inferred__0/i__carry__1_n_0 ;
  wire \counter0_inferred__0/i__carry__1_n_1 ;
  wire \counter0_inferred__0/i__carry__1_n_2 ;
  wire \counter0_inferred__0/i__carry__1_n_3 ;
  wire \counter0_inferred__0/i__carry__2_n_2 ;
  wire \counter0_inferred__0/i__carry__2_n_3 ;
  wire \counter0_inferred__0/i__carry_n_0 ;
  wire \counter0_inferred__0/i__carry_n_1 ;
  wire \counter0_inferred__0/i__carry_n_2 ;
  wire \counter0_inferred__0/i__carry_n_3 ;
  wire \counter[15]_i_3__1_n_0 ;
  wire \counter[15]_i_4__1_n_0 ;
  wire \counter[15]_i_5__1_n_0 ;
  wire \counter[15]_i_6__1_n_0 ;
  wire [15:0]counter_a_val;
  wire \data_out_reg[0] ;
  wire \data_out_reg[0]_0 ;
  wire \data_out_reg[1] ;
  wire \data_out_reg[2] ;
  wire \data_out_reg[3] ;
  wire \data_out_reg[4] ;
  wire \data_out_reg[5] ;
  wire \data_out_reg[6] ;
  wire \data_out_reg[7] ;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_4__1_n_0;
  wire \int_stat_reg[0] ;
  wire [0:0]p_0_in;
  wire [15:0]p_1_in;
  wire [0:0]p_4_in;
  wire \reg_1_6510_reg[1] ;
  wire [15:0]reload_val;
  wire runmode_status_a;
  wire slave_reg_14;
  wire started_i_1__0_n_0;
  wire started_reg_0;
  wire started_reg_1;
  wire [0:0]started_reg_2;
  wire \state_reg[1] ;
  wire \state_reg[5] ;
  wire [3:2]\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED ;

  CARRY4 \counter0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\counter0_inferred__0/i__carry_n_0 ,\counter0_inferred__0/i__carry_n_1 ,\counter0_inferred__0/i__carry_n_2 ,\counter0_inferred__0/i__carry_n_3 }),
        .CYINIT(counter_a_val[0]),
        .DI(counter_a_val[4:1]),
        .O(counter0[4:1]),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__0 
       (.CI(\counter0_inferred__0/i__carry_n_0 ),
        .CO({\counter0_inferred__0/i__carry__0_n_0 ,\counter0_inferred__0/i__carry__0_n_1 ,\counter0_inferred__0/i__carry__0_n_2 ,\counter0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(counter_a_val[8:5]),
        .O(counter0[8:5]),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__1 
       (.CI(\counter0_inferred__0/i__carry__0_n_0 ),
        .CO({\counter0_inferred__0/i__carry__1_n_0 ,\counter0_inferred__0/i__carry__1_n_1 ,\counter0_inferred__0/i__carry__1_n_2 ,\counter0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(counter_a_val[12:9]),
        .O(counter0[12:9]),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__2 
       (.CI(\counter0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\counter0_inferred__0/i__carry__2_n_2 ,\counter0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,counter_a_val[14:13]}),
        .O({\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED [3],counter0[15:13]}),
        .S({1'b0,i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0}));
  LUT6 #(
    .INIT(64'hAAAAAAAA3A33AAAA)) 
    \counter[0]_i_1__0 
       (.I0(reload_val[0]),
        .I1(counter_a_val[0]),
        .I2(\state_reg[1] ),
        .I3(slave_reg_14),
        .I4(started_reg_0),
        .I5(\counter[15]_i_3__1_n_0 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[10]_i_1__0 
       (.I0(counter0[10]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[11]_i_1__0 
       (.I0(counter0[11]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[12]_i_1__0 
       (.I0(counter0[12]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[13]_i_1__0 
       (.I0(counter0[13]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[14]_i_1__0 
       (.I0(counter0[14]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[15]_i_2__0 
       (.I0(counter0[15]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[15]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter[15]_i_3__1 
       (.I0(\counter[15]_i_4__1_n_0 ),
        .I1(counter_a_val[8]),
        .I2(counter_a_val[9]),
        .I3(counter_a_val[15]),
        .I4(counter_a_val[0]),
        .I5(\counter[15]_i_5__1_n_0 ),
        .O(\counter[15]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_4__1 
       (.I0(counter_a_val[11]),
        .I1(counter_a_val[6]),
        .I2(counter_a_val[10]),
        .I3(counter_a_val[5]),
        .O(\counter[15]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[15]_i_5__1 
       (.I0(counter_a_val[7]),
        .I1(counter_a_val[3]),
        .I2(counter_a_val[14]),
        .I3(counter_a_val[13]),
        .I4(\counter[15]_i_6__1_n_0 ),
        .O(\counter[15]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_6__1 
       (.I0(counter_a_val[12]),
        .I1(counter_a_val[2]),
        .I2(counter_a_val[1]),
        .I3(counter_a_val[4]),
        .O(\counter[15]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[1]_i_1__0 
       (.I0(counter0[1]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[2]_i_1__0 
       (.I0(counter0[2]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[3]_i_1__0 
       (.I0(counter0[3]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[4]_i_1__0 
       (.I0(counter0[4]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[5]_i_1__0 
       (.I0(counter0[5]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[6]_i_1__0 
       (.I0(counter0[6]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[7]_i_1__0 
       (.I0(counter0[7]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[8]_i_1__0 
       (.I0(counter0[8]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[9]_i_1__0 
       (.I0(counter0[9]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__1_n_0 ),
        .I5(reload_val[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[0]),
        .Q(counter_a_val[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[10]),
        .Q(counter_a_val[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[11]),
        .Q(counter_a_val[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[12]),
        .Q(counter_a_val[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[13]),
        .Q(counter_a_val[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[14]),
        .Q(counter_a_val[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[15]),
        .Q(counter_a_val[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[1]),
        .Q(counter_a_val[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[2]),
        .Q(counter_a_val[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[3]),
        .Q(counter_a_val[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[4]),
        .Q(counter_a_val[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[5]),
        .Q(counter_a_val[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[6]),
        .Q(counter_a_val[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[7]),
        .Q(counter_a_val[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[8]),
        .Q(counter_a_val[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[9]),
        .Q(counter_a_val[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_out[0]_i_3 
       (.I0(p_4_in),
        .I1(\PC_reg[3] ),
        .I2(started_reg_0),
        .I3(\PC_reg[0] ),
        .I4(started_reg_1),
        .O(\data_out_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_4 
       (.I0(counter_a_val[0]),
        .I1(counter_a_val[8]),
        .I2(\PC_reg[1] ),
        .I3(Q[0]),
        .I4(\PC_reg[0] ),
        .I5(Q[8]),
        .O(\data_out_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[1]_i_4__0 
       (.I0(counter_a_val[1]),
        .I1(counter_a_val[9]),
        .I2(\PC_reg[1] ),
        .I3(Q[1]),
        .I4(\PC_reg[0] ),
        .I5(Q[9]),
        .O(\data_out_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_3 
       (.I0(counter_a_val[2]),
        .I1(counter_a_val[10]),
        .I2(\PC_reg[1] ),
        .I3(Q[2]),
        .I4(\PC_reg[0] ),
        .I5(Q[10]),
        .O(\data_out_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[3]_i_3 
       (.I0(counter_a_val[3]),
        .I1(counter_a_val[11]),
        .I2(\PC_reg[1] ),
        .I3(Q[3]),
        .I4(\PC_reg[0] ),
        .I5(Q[11]),
        .O(\data_out_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_3 
       (.I0(counter_a_val[4]),
        .I1(counter_a_val[12]),
        .I2(\PC_reg[1] ),
        .I3(Q[4]),
        .I4(\PC_reg[0] ),
        .I5(Q[12]),
        .O(\data_out_reg[4] ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \data_out[5]_i_3 
       (.I0(counter_a_val[5]),
        .I1(counter_a_val[13]),
        .I2(\PC_reg[1] ),
        .I3(Q[5]),
        .I4(\PC_reg[0] ),
        .I5(Q[13]),
        .O(\data_out_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[6]_i_3 
       (.I0(counter_a_val[6]),
        .I1(counter_a_val[14]),
        .I2(\PC_reg[1] ),
        .I3(Q[6]),
        .I4(\PC_reg[0] ),
        .I5(Q[14]),
        .O(\data_out_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_5 
       (.I0(counter_a_val[7]),
        .I1(counter_a_val[15]),
        .I2(\PC_reg[1] ),
        .I3(Q[7]),
        .I4(\PC_reg[0] ),
        .I5(Q[15]),
        .O(\data_out_reg[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__1
       (.I0(counter_a_val[8]),
        .O(i__carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__1
       (.I0(counter_a_val[7]),
        .O(i__carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__1
       (.I0(counter_a_val[6]),
        .O(i__carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__1
       (.I0(counter_a_val[5]),
        .O(i__carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__1
       (.I0(counter_a_val[12]),
        .O(i__carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__1
       (.I0(counter_a_val[11]),
        .O(i__carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__1
       (.I0(counter_a_val[10]),
        .O(i__carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__1
       (.I0(counter_a_val[9]),
        .O(i__carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__1
       (.I0(counter_a_val[15]),
        .O(i__carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__1
       (.I0(counter_a_val[14]),
        .O(i__carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__1
       (.I0(counter_a_val[13]),
        .O(i__carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__1
       (.I0(counter_a_val[4]),
        .O(i__carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__1
       (.I0(counter_a_val[3]),
        .O(i__carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__1
       (.I0(counter_a_val[2]),
        .O(i__carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__1
       (.I0(counter_a_val[1]),
        .O(i__carry_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    \int_stat[0]_i_1__0 
       (.I0(\counter[15]_i_3__1_n_0 ),
        .I1(p_4_in),
        .I2(\reg_1_6510_reg[1] ),
        .O(\int_stat_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    runmode_reg
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in),
        .Q(runmode_status_a),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h005C5C5C)) 
    started_i_1__0
       (.I0(\state_reg[5] ),
        .I1(started_reg_0),
        .I2(slave_reg_14),
        .I3(\counter[15]_i_3__1_n_0 ),
        .I4(runmode_status_a),
        .O(started_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    started_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_i_1__0_n_0),
        .Q(started_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "timer" *) 
module design_1_block_test_0_0_timer_14
   (runmode_status_b,
    started_reg_0,
    Q,
    \int_stat_reg[1] ,
    slave_reg_15,
    p_0_in,
    clk,
    \state_reg[5] ,
    \slave_reg_6_reg[7] ,
    \state_reg[1] ,
    \slave_reg_7_reg[7] ,
    p_4_in,
    \reg_1_6510_reg[1] ,
    started_reg_1);
  output runmode_status_b;
  output started_reg_0;
  output [15:0]Q;
  output \int_stat_reg[1] ;
  input slave_reg_15;
  input [0:0]p_0_in;
  input clk;
  input \state_reg[5] ;
  input [7:0]\slave_reg_6_reg[7] ;
  input \state_reg[1] ;
  input [7:0]\slave_reg_7_reg[7] ;
  input [0:0]p_4_in;
  input \reg_1_6510_reg[1] ;
  input [0:0]started_reg_1;

  wire [15:0]Q;
  wire clk;
  wire \counter0_inferred__0/i__carry__0_n_0 ;
  wire \counter0_inferred__0/i__carry__0_n_1 ;
  wire \counter0_inferred__0/i__carry__0_n_2 ;
  wire \counter0_inferred__0/i__carry__0_n_3 ;
  wire \counter0_inferred__0/i__carry__0_n_4 ;
  wire \counter0_inferred__0/i__carry__0_n_5 ;
  wire \counter0_inferred__0/i__carry__0_n_6 ;
  wire \counter0_inferred__0/i__carry__0_n_7 ;
  wire \counter0_inferred__0/i__carry__1_n_0 ;
  wire \counter0_inferred__0/i__carry__1_n_1 ;
  wire \counter0_inferred__0/i__carry__1_n_2 ;
  wire \counter0_inferred__0/i__carry__1_n_3 ;
  wire \counter0_inferred__0/i__carry__1_n_4 ;
  wire \counter0_inferred__0/i__carry__1_n_5 ;
  wire \counter0_inferred__0/i__carry__1_n_6 ;
  wire \counter0_inferred__0/i__carry__1_n_7 ;
  wire \counter0_inferred__0/i__carry__2_n_2 ;
  wire \counter0_inferred__0/i__carry__2_n_3 ;
  wire \counter0_inferred__0/i__carry__2_n_5 ;
  wire \counter0_inferred__0/i__carry__2_n_6 ;
  wire \counter0_inferred__0/i__carry__2_n_7 ;
  wire \counter0_inferred__0/i__carry_n_0 ;
  wire \counter0_inferred__0/i__carry_n_1 ;
  wire \counter0_inferred__0/i__carry_n_2 ;
  wire \counter0_inferred__0/i__carry_n_3 ;
  wire \counter0_inferred__0/i__carry_n_4 ;
  wire \counter0_inferred__0/i__carry_n_5 ;
  wire \counter0_inferred__0/i__carry_n_6 ;
  wire \counter0_inferred__0/i__carry_n_7 ;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[10]_i_1_n_0 ;
  wire \counter[11]_i_1_n_0 ;
  wire \counter[12]_i_1_n_0 ;
  wire \counter[13]_i_1_n_0 ;
  wire \counter[14]_i_1_n_0 ;
  wire \counter[15]_i_2_n_0 ;
  wire \counter[15]_i_3__2_n_0 ;
  wire \counter[15]_i_4__2_n_0 ;
  wire \counter[15]_i_5__2_n_0 ;
  wire \counter[15]_i_6__2_n_0 ;
  wire \counter[1]_i_1_n_0 ;
  wire \counter[2]_i_1_n_0 ;
  wire \counter[3]_i_1_n_0 ;
  wire \counter[4]_i_1_n_0 ;
  wire \counter[5]_i_1_n_0 ;
  wire \counter[6]_i_1_n_0 ;
  wire \counter[7]_i_1_n_0 ;
  wire \counter[8]_i_1_n_0 ;
  wire \counter[9]_i_1_n_0 ;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_4__2_n_0;
  wire \int_stat_reg[1] ;
  wire [0:0]p_0_in;
  wire [0:0]p_4_in;
  wire \reg_1_6510_reg[1] ;
  wire runmode_status_b;
  wire slave_reg_15;
  wire [7:0]\slave_reg_6_reg[7] ;
  wire [7:0]\slave_reg_7_reg[7] ;
  wire started_i_1_n_0;
  wire started_reg_0;
  wire [0:0]started_reg_1;
  wire \state_reg[1] ;
  wire \state_reg[5] ;
  wire [3:2]\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED ;

  CARRY4 \counter0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\counter0_inferred__0/i__carry_n_0 ,\counter0_inferred__0/i__carry_n_1 ,\counter0_inferred__0/i__carry_n_2 ,\counter0_inferred__0/i__carry_n_3 }),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O({\counter0_inferred__0/i__carry_n_4 ,\counter0_inferred__0/i__carry_n_5 ,\counter0_inferred__0/i__carry_n_6 ,\counter0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__0 
       (.CI(\counter0_inferred__0/i__carry_n_0 ),
        .CO({\counter0_inferred__0/i__carry__0_n_0 ,\counter0_inferred__0/i__carry__0_n_1 ,\counter0_inferred__0/i__carry__0_n_2 ,\counter0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({\counter0_inferred__0/i__carry__0_n_4 ,\counter0_inferred__0/i__carry__0_n_5 ,\counter0_inferred__0/i__carry__0_n_6 ,\counter0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__1 
       (.CI(\counter0_inferred__0/i__carry__0_n_0 ),
        .CO({\counter0_inferred__0/i__carry__1_n_0 ,\counter0_inferred__0/i__carry__1_n_1 ,\counter0_inferred__0/i__carry__1_n_2 ,\counter0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({\counter0_inferred__0/i__carry__1_n_4 ,\counter0_inferred__0/i__carry__1_n_5 ,\counter0_inferred__0/i__carry__1_n_6 ,\counter0_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__2 
       (.CI(\counter0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\counter0_inferred__0/i__carry__2_n_2 ,\counter0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[14:13]}),
        .O({\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED [3],\counter0_inferred__0/i__carry__2_n_5 ,\counter0_inferred__0/i__carry__2_n_6 ,\counter0_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0}));
  LUT6 #(
    .INIT(64'hAAAAAAAA3A33AAAA)) 
    \counter[0]_i_1 
       (.I0(\slave_reg_6_reg[7] [0]),
        .I1(Q[0]),
        .I2(\state_reg[1] ),
        .I3(slave_reg_15),
        .I4(started_reg_0),
        .I5(\counter[15]_i_3__2_n_0 ),
        .O(\counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[10]_i_1 
       (.I0(\counter0_inferred__0/i__carry__1_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [2]),
        .O(\counter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[11]_i_1 
       (.I0(\counter0_inferred__0/i__carry__1_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [3]),
        .O(\counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[12]_i_1 
       (.I0(\counter0_inferred__0/i__carry__1_n_4 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [4]),
        .O(\counter[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[13]_i_1 
       (.I0(\counter0_inferred__0/i__carry__2_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [5]),
        .O(\counter[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[14]_i_1 
       (.I0(\counter0_inferred__0/i__carry__2_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [6]),
        .O(\counter[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[15]_i_2 
       (.I0(\counter0_inferred__0/i__carry__2_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [7]),
        .O(\counter[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter[15]_i_3__2 
       (.I0(\counter[15]_i_4__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[7]),
        .I5(\counter[15]_i_5__2_n_0 ),
        .O(\counter[15]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_4__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\counter[15]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[15]_i_5__2 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[8]),
        .I4(\counter[15]_i_6__2_n_0 ),
        .O(\counter[15]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_6__2 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[12]),
        .I3(Q[15]),
        .O(\counter[15]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[1]_i_1 
       (.I0(\counter0_inferred__0/i__carry_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_6_reg[7] [1]),
        .O(\counter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[2]_i_1 
       (.I0(\counter0_inferred__0/i__carry_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_6_reg[7] [2]),
        .O(\counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[3]_i_1 
       (.I0(\counter0_inferred__0/i__carry_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_6_reg[7] [3]),
        .O(\counter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[4]_i_1 
       (.I0(\counter0_inferred__0/i__carry_n_4 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_6_reg[7] [4]),
        .O(\counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[5]_i_1 
       (.I0(\counter0_inferred__0/i__carry__0_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_6_reg[7] [5]),
        .O(\counter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[6]_i_1 
       (.I0(\counter0_inferred__0/i__carry__0_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_6_reg[7] [6]),
        .O(\counter[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[7]_i_1 
       (.I0(\counter0_inferred__0/i__carry__0_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_6_reg[7] [7]),
        .O(\counter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[8]_i_1 
       (.I0(\counter0_inferred__0/i__carry__0_n_4 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [0]),
        .O(\counter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[9]_i_1 
       (.I0(\counter0_inferred__0/i__carry__1_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__2_n_0 ),
        .I5(\slave_reg_7_reg[7] [1]),
        .O(\counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[15]_i_2_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__2
       (.I0(Q[8]),
        .O(i__carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__2
       (.I0(Q[7]),
        .O(i__carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__2
       (.I0(Q[6]),
        .O(i__carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__2
       (.I0(Q[5]),
        .O(i__carry__0_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__2
       (.I0(Q[12]),
        .O(i__carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__2
       (.I0(Q[11]),
        .O(i__carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__2
       (.I0(Q[10]),
        .O(i__carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__2
       (.I0(Q[9]),
        .O(i__carry__1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__2
       (.I0(Q[15]),
        .O(i__carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__2
       (.I0(Q[14]),
        .O(i__carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__2
       (.I0(Q[13]),
        .O(i__carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__2
       (.I0(Q[4]),
        .O(i__carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__2
       (.I0(Q[3]),
        .O(i__carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__2
       (.I0(Q[2]),
        .O(i__carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__2
       (.I0(Q[1]),
        .O(i__carry_i_4__2_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    \int_stat[1]_i_1__0 
       (.I0(\counter[15]_i_3__2_n_0 ),
        .I1(p_4_in),
        .I2(\reg_1_6510_reg[1] ),
        .O(\int_stat_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    runmode_reg
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in),
        .Q(runmode_status_b),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h005C5C5C)) 
    started_i_1
       (.I0(\state_reg[5] ),
        .I1(started_reg_0),
        .I2(slave_reg_15),
        .I3(\counter[15]_i_3__2_n_0 ),
        .I4(runmode_status_b),
        .O(started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    started_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_i_1_n_0),
        .Q(started_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "timer" *) 
module design_1_block_test_0_0_timer_15
   (started_reg_0,
    D,
    \data_out_reg[7] ,
    \int_stat_reg[0] ,
    slave_reg_14,
    p_0_in,
    clk,
    \state_reg[5] ,
    reload_val,
    \state_reg[1] ,
    \slave_reg_2_reg[3] ,
    \PC_reg[2] ,
    sel,
    \PC_reg[1] ,
    \PC_reg[0] ,
    runmode_status_b,
    \slave_reg_3_reg[1] ,
    \int_stat_reg[1] ,
    \slave_reg_2_reg[5] ,
    \slave_reg_14_reg[5] ,
    \slave_reg_2_reg[6] ,
    \slave_reg_14_reg[6] ,
    p_4_in,
    \slave_reg_2_reg[0] ,
    \PC_reg[3] ,
    Q,
    \slave_reg_14_reg[2] ,
    \slave_reg_2_reg[2] ,
    \slave_reg_2_reg[4] ,
    \slave_reg_14_reg[7] ,
    \slave_reg_2_reg[7] ,
    started_reg_1,
    \counter_reg[15]_0 ,
    \int_mask_reg[4] ,
    \int_mask_reg[0] ,
    \int_mask_reg[1] ,
    \reg_1_6510_reg[1] ,
    started_reg_2);
  output started_reg_0;
  output [7:0]D;
  output \data_out_reg[7] ;
  output \int_stat_reg[0] ;
  input slave_reg_14;
  input [0:0]p_0_in;
  input clk;
  input \state_reg[5] ;
  input [15:0]reload_val;
  input \state_reg[1] ;
  input \slave_reg_2_reg[3] ;
  input \PC_reg[2] ;
  input [0:0]sel;
  input \PC_reg[1] ;
  input \PC_reg[0] ;
  input runmode_status_b;
  input \slave_reg_3_reg[1] ;
  input \int_stat_reg[1] ;
  input \slave_reg_2_reg[5] ;
  input \slave_reg_14_reg[5] ;
  input \slave_reg_2_reg[6] ;
  input \slave_reg_14_reg[6] ;
  input [2:0]p_4_in;
  input \slave_reg_2_reg[0] ;
  input \PC_reg[3] ;
  input [0:0]Q;
  input [0:0]\slave_reg_14_reg[2] ;
  input \slave_reg_2_reg[2] ;
  input \slave_reg_2_reg[4] ;
  input \slave_reg_14_reg[7] ;
  input \slave_reg_2_reg[7] ;
  input started_reg_1;
  input [15:0]\counter_reg[15]_0 ;
  input \int_mask_reg[4] ;
  input \int_mask_reg[0] ;
  input \int_mask_reg[1] ;
  input \reg_1_6510_reg[1] ;
  input [0:0]started_reg_2;

  wire [7:0]D;
  wire \PC_reg[0] ;
  wire \PC_reg[1] ;
  wire \PC_reg[2] ;
  wire \PC_reg[3] ;
  wire [0:0]Q;
  wire clk;
  wire [15:1]counter0;
  wire \counter0_inferred__0/i__carry__0_n_0 ;
  wire \counter0_inferred__0/i__carry__0_n_1 ;
  wire \counter0_inferred__0/i__carry__0_n_2 ;
  wire \counter0_inferred__0/i__carry__0_n_3 ;
  wire \counter0_inferred__0/i__carry__1_n_0 ;
  wire \counter0_inferred__0/i__carry__1_n_1 ;
  wire \counter0_inferred__0/i__carry__1_n_2 ;
  wire \counter0_inferred__0/i__carry__1_n_3 ;
  wire \counter0_inferred__0/i__carry__2_n_2 ;
  wire \counter0_inferred__0/i__carry__2_n_3 ;
  wire \counter0_inferred__0/i__carry_n_0 ;
  wire \counter0_inferred__0/i__carry_n_1 ;
  wire \counter0_inferred__0/i__carry_n_2 ;
  wire \counter0_inferred__0/i__carry_n_3 ;
  wire \counter[15]_i_3_n_0 ;
  wire \counter[15]_i_4_n_0 ;
  wire \counter[15]_i_5_n_0 ;
  wire \counter[15]_i_6_n_0 ;
  wire [15:0]counter_a_val;
  wire [15:0]\counter_reg[15]_0 ;
  wire \data_out[0]_i_2__0_n_0 ;
  wire \data_out[0]_i_4__0_n_0 ;
  wire \data_out[1]_i_2__0_n_0 ;
  wire \data_out[2]_i_3__0_n_0 ;
  wire \data_out[3]_i_3__0_n_0 ;
  wire \data_out[3]_i_4_n_0 ;
  wire \data_out[4]_i_3__0_n_0 ;
  wire \data_out[5]_i_2__0_n_0 ;
  wire \data_out[6]_i_2__0_n_0 ;
  wire \data_out[7]_i_7_n_0 ;
  wire \data_out_reg[2]_i_2__0_n_0 ;
  wire \data_out_reg[7] ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire \int_mask_reg[0] ;
  wire \int_mask_reg[1] ;
  wire \int_mask_reg[4] ;
  wire \int_stat_reg[0] ;
  wire \int_stat_reg[1] ;
  wire [0:0]p_0_in;
  wire [15:0]p_1_in;
  wire [2:0]p_4_in;
  wire \reg_1_6510_reg[1] ;
  wire [15:0]reload_val;
  wire runmode_status_a;
  wire runmode_status_b;
  wire [0:0]sel;
  wire slave_reg_14;
  wire [0:0]\slave_reg_14_reg[2] ;
  wire \slave_reg_14_reg[5] ;
  wire \slave_reg_14_reg[6] ;
  wire \slave_reg_14_reg[7] ;
  wire \slave_reg_2_reg[0] ;
  wire \slave_reg_2_reg[2] ;
  wire \slave_reg_2_reg[3] ;
  wire \slave_reg_2_reg[4] ;
  wire \slave_reg_2_reg[5] ;
  wire \slave_reg_2_reg[6] ;
  wire \slave_reg_2_reg[7] ;
  wire \slave_reg_3_reg[1] ;
  wire started_i_1__2_n_0;
  wire started_reg_0;
  wire started_reg_1;
  wire [0:0]started_reg_2;
  wire \state_reg[1] ;
  wire \state_reg[5] ;
  wire [3:2]\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED ;

  CARRY4 \counter0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\counter0_inferred__0/i__carry_n_0 ,\counter0_inferred__0/i__carry_n_1 ,\counter0_inferred__0/i__carry_n_2 ,\counter0_inferred__0/i__carry_n_3 }),
        .CYINIT(counter_a_val[0]),
        .DI(counter_a_val[4:1]),
        .O(counter0[4:1]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__0 
       (.CI(\counter0_inferred__0/i__carry_n_0 ),
        .CO({\counter0_inferred__0/i__carry__0_n_0 ,\counter0_inferred__0/i__carry__0_n_1 ,\counter0_inferred__0/i__carry__0_n_2 ,\counter0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(counter_a_val[8:5]),
        .O(counter0[8:5]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__1 
       (.CI(\counter0_inferred__0/i__carry__0_n_0 ),
        .CO({\counter0_inferred__0/i__carry__1_n_0 ,\counter0_inferred__0/i__carry__1_n_1 ,\counter0_inferred__0/i__carry__1_n_2 ,\counter0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(counter_a_val[12:9]),
        .O(counter0[12:9]),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__2 
       (.CI(\counter0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\counter0_inferred__0/i__carry__2_n_2 ,\counter0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,counter_a_val[14:13]}),
        .O({\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED [3],counter0[15:13]}),
        .S({1'b0,i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0}));
  LUT6 #(
    .INIT(64'hAAAAAAAA3A33AAAA)) 
    \counter[0]_i_1__2 
       (.I0(reload_val[0]),
        .I1(counter_a_val[0]),
        .I2(\state_reg[1] ),
        .I3(slave_reg_14),
        .I4(started_reg_0),
        .I5(\counter[15]_i_3_n_0 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[10]_i_1__2 
       (.I0(counter0[10]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[11]_i_1__2 
       (.I0(counter0[11]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[12]_i_1__2 
       (.I0(counter0[12]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[13]_i_1__2 
       (.I0(counter0[13]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[14]_i_1__2 
       (.I0(counter0[14]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[15]_i_2__2 
       (.I0(counter0[15]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[15]),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter[15]_i_3 
       (.I0(\counter[15]_i_4_n_0 ),
        .I1(counter_a_val[8]),
        .I2(counter_a_val[9]),
        .I3(counter_a_val[10]),
        .I4(counter_a_val[11]),
        .I5(\counter[15]_i_5_n_0 ),
        .O(\counter[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_4 
       (.I0(counter_a_val[12]),
        .I1(counter_a_val[13]),
        .I2(counter_a_val[14]),
        .I3(counter_a_val[15]),
        .O(\counter[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[15]_i_5 
       (.I0(counter_a_val[5]),
        .I1(counter_a_val[4]),
        .I2(counter_a_val[7]),
        .I3(counter_a_val[6]),
        .I4(\counter[15]_i_6_n_0 ),
        .O(\counter[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_6 
       (.I0(counter_a_val[0]),
        .I1(counter_a_val[1]),
        .I2(counter_a_val[2]),
        .I3(counter_a_val[3]),
        .O(\counter[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[1]_i_1__2 
       (.I0(counter0[1]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[2]_i_1__2 
       (.I0(counter0[2]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[3]_i_1__2 
       (.I0(counter0[3]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[4]_i_1__2 
       (.I0(counter0[4]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[5]_i_1__2 
       (.I0(counter0[5]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[6]_i_1__2 
       (.I0(counter0[6]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[7]_i_1__2 
       (.I0(counter0[7]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[8]_i_1__2 
       (.I0(counter0[8]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[9]_i_1__2 
       (.I0(counter0[9]),
        .I1(\state_reg[1] ),
        .I2(slave_reg_14),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3_n_0 ),
        .I5(reload_val[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[0]),
        .Q(counter_a_val[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[10]),
        .Q(counter_a_val[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[11]),
        .Q(counter_a_val[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[12]),
        .Q(counter_a_val[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[13]),
        .Q(counter_a_val[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[14]),
        .Q(counter_a_val[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[15]),
        .Q(counter_a_val[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[1]),
        .Q(counter_a_val[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[2]),
        .Q(counter_a_val[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[3]),
        .Q(counter_a_val[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[4]),
        .Q(counter_a_val[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[5]),
        .Q(counter_a_val[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[6]),
        .Q(counter_a_val[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[7]),
        .Q(counter_a_val[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[8]),
        .Q(counter_a_val[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(clk),
        .CE(started_reg_2),
        .D(p_1_in[9]),
        .Q(counter_a_val[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_1 
       (.I0(p_4_in[0]),
        .I1(\data_out[0]_i_2__0_n_0 ),
        .I2(sel),
        .I3(\slave_reg_2_reg[0] ),
        .I4(\PC_reg[3] ),
        .I5(\data_out[0]_i_4__0_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out[0]_i_2__0 
       (.I0(started_reg_0),
        .I1(\PC_reg[0] ),
        .I2(started_reg_1),
        .O(\data_out[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[0]_i_4__0 
       (.I0(counter_a_val[0]),
        .I1(counter_a_val[8]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [0]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [8]),
        .O(\data_out[0]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hCDFD0131)) 
    \data_out[1]_i_1 
       (.I0(\data_out[1]_i_2__0_n_0 ),
        .I1(sel),
        .I2(\PC_reg[2] ),
        .I3(\slave_reg_3_reg[1] ),
        .I4(\int_stat_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \data_out[1]_i_2__0 
       (.I0(counter_a_val[1]),
        .I1(counter_a_val[9]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [1]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [9]),
        .O(\data_out[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \data_out[2]_i_1__0 
       (.I0(Q),
        .I1(\PC_reg[0] ),
        .I2(\slave_reg_14_reg[2] ),
        .I3(\PC_reg[3] ),
        .I4(sel),
        .I5(\data_out_reg[2]_i_2__0_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[2]_i_3__0 
       (.I0(counter_a_val[2]),
        .I1(counter_a_val[10]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [2]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [10]),
        .O(\data_out[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h040704070407F4F7)) 
    \data_out[3]_i_1 
       (.I0(\slave_reg_2_reg[3] ),
        .I1(\PC_reg[2] ),
        .I2(sel),
        .I3(\data_out[3]_i_3__0_n_0 ),
        .I4(\PC_reg[1] ),
        .I5(\data_out[3]_i_4_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \data_out[3]_i_3__0 
       (.I0(counter_a_val[3]),
        .I1(counter_a_val[11]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [3]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [11]),
        .O(\data_out[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \data_out[3]_i_4 
       (.I0(runmode_status_a),
        .I1(\PC_reg[0] ),
        .I2(runmode_status_b),
        .O(\data_out[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB8CC)) 
    \data_out[4]_i_1__0 
       (.I0(p_4_in[2]),
        .I1(sel),
        .I2(\slave_reg_2_reg[4] ),
        .I3(\PC_reg[3] ),
        .I4(\data_out[4]_i_3__0_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[4]_i_3__0 
       (.I0(counter_a_val[4]),
        .I1(counter_a_val[12]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [4]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [12]),
        .O(\data_out[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0131CDFD01310131)) 
    \data_out[5]_i_1 
       (.I0(\data_out[5]_i_2__0_n_0 ),
        .I1(sel),
        .I2(\PC_reg[2] ),
        .I3(\slave_reg_2_reg[5] ),
        .I4(\PC_reg[1] ),
        .I5(\slave_reg_14_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \data_out[5]_i_2__0 
       (.I0(counter_a_val[5]),
        .I1(counter_a_val[13]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [5]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [13]),
        .O(\data_out[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0131CDFD01310131)) 
    \data_out[6]_i_1 
       (.I0(\data_out[6]_i_2__0_n_0 ),
        .I1(sel),
        .I2(\PC_reg[2] ),
        .I3(\slave_reg_2_reg[6] ),
        .I4(\PC_reg[1] ),
        .I5(\slave_reg_14_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \data_out[6]_i_2__0 
       (.I0(counter_a_val[6]),
        .I1(counter_a_val[14]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [6]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [14]),
        .O(\data_out[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_2 
       (.I0(\data_out_reg[7] ),
        .I1(\slave_reg_14_reg[7] ),
        .I2(sel),
        .I3(\slave_reg_2_reg[7] ),
        .I4(\PC_reg[3] ),
        .I5(\data_out[7]_i_7_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \data_out[7]_i_3__0 
       (.I0(\int_mask_reg[4] ),
        .I1(p_4_in[2]),
        .I2(p_4_in[0]),
        .I3(\int_mask_reg[0] ),
        .I4(p_4_in[1]),
        .I5(\int_mask_reg[1] ),
        .O(\data_out_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_out[7]_i_7 
       (.I0(counter_a_val[7]),
        .I1(counter_a_val[15]),
        .I2(\PC_reg[1] ),
        .I3(\counter_reg[15]_0 [7]),
        .I4(\PC_reg[0] ),
        .I5(\counter_reg[15]_0 [15]),
        .O(\data_out[7]_i_7_n_0 ));
  MUXF7 \data_out_reg[2]_i_2__0 
       (.I0(\data_out[2]_i_3__0_n_0 ),
        .I1(\slave_reg_2_reg[2] ),
        .O(\data_out_reg[2]_i_2__0_n_0 ),
        .S(\PC_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(counter_a_val[8]),
        .O(i__carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(counter_a_val[7]),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(counter_a_val[6]),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(counter_a_val[5]),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(counter_a_val[12]),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(counter_a_val[11]),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(counter_a_val[10]),
        .O(i__carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(counter_a_val[9]),
        .O(i__carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(counter_a_val[15]),
        .O(i__carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(counter_a_val[14]),
        .O(i__carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(counter_a_val[13]),
        .O(i__carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(counter_a_val[4]),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(counter_a_val[3]),
        .O(i__carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(counter_a_val[2]),
        .O(i__carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(counter_a_val[1]),
        .O(i__carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    \int_stat[0]_i_1 
       (.I0(\counter[15]_i_3_n_0 ),
        .I1(p_4_in[0]),
        .I2(\reg_1_6510_reg[1] ),
        .O(\int_stat_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    runmode_reg
       (.C(clk),
        .CE(slave_reg_14),
        .D(p_0_in),
        .Q(runmode_status_a),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h005C5C5C)) 
    started_i_1__2
       (.I0(\state_reg[5] ),
        .I1(started_reg_0),
        .I2(slave_reg_14),
        .I3(runmode_status_a),
        .I4(\counter[15]_i_3_n_0 ),
        .O(started_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    started_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_i_1__2_n_0),
        .Q(started_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "timer" *) 
module design_1_block_test_0_0_timer_16
   (runmode_status_b,
    started_reg_0,
    Q,
    \int_stat_reg[1] ,
    slave_reg_15,
    p_0_in,
    clk,
    \state_reg[5] ,
    \slave_reg_6_reg[7] ,
    \state_reg[1] ,
    \slave_reg_7_reg[7] ,
    p_4_in,
    \reg_1_6510_reg[1] ,
    started_reg_1);
  output runmode_status_b;
  output started_reg_0;
  output [15:0]Q;
  output \int_stat_reg[1] ;
  input slave_reg_15;
  input [0:0]p_0_in;
  input clk;
  input \state_reg[5] ;
  input [7:0]\slave_reg_6_reg[7] ;
  input \state_reg[1] ;
  input [7:0]\slave_reg_7_reg[7] ;
  input [0:0]p_4_in;
  input \reg_1_6510_reg[1] ;
  input [0:0]started_reg_1;

  wire [15:0]Q;
  wire clk;
  wire \counter0_inferred__0/i__carry__0_n_0 ;
  wire \counter0_inferred__0/i__carry__0_n_1 ;
  wire \counter0_inferred__0/i__carry__0_n_2 ;
  wire \counter0_inferred__0/i__carry__0_n_3 ;
  wire \counter0_inferred__0/i__carry__0_n_4 ;
  wire \counter0_inferred__0/i__carry__0_n_5 ;
  wire \counter0_inferred__0/i__carry__0_n_6 ;
  wire \counter0_inferred__0/i__carry__0_n_7 ;
  wire \counter0_inferred__0/i__carry__1_n_0 ;
  wire \counter0_inferred__0/i__carry__1_n_1 ;
  wire \counter0_inferred__0/i__carry__1_n_2 ;
  wire \counter0_inferred__0/i__carry__1_n_3 ;
  wire \counter0_inferred__0/i__carry__1_n_4 ;
  wire \counter0_inferred__0/i__carry__1_n_5 ;
  wire \counter0_inferred__0/i__carry__1_n_6 ;
  wire \counter0_inferred__0/i__carry__1_n_7 ;
  wire \counter0_inferred__0/i__carry__2_n_2 ;
  wire \counter0_inferred__0/i__carry__2_n_3 ;
  wire \counter0_inferred__0/i__carry__2_n_5 ;
  wire \counter0_inferred__0/i__carry__2_n_6 ;
  wire \counter0_inferred__0/i__carry__2_n_7 ;
  wire \counter0_inferred__0/i__carry_n_0 ;
  wire \counter0_inferred__0/i__carry_n_1 ;
  wire \counter0_inferred__0/i__carry_n_2 ;
  wire \counter0_inferred__0/i__carry_n_3 ;
  wire \counter0_inferred__0/i__carry_n_4 ;
  wire \counter0_inferred__0/i__carry_n_5 ;
  wire \counter0_inferred__0/i__carry_n_6 ;
  wire \counter0_inferred__0/i__carry_n_7 ;
  wire \counter[0]_i_1__1_n_0 ;
  wire \counter[10]_i_1__1_n_0 ;
  wire \counter[11]_i_1__1_n_0 ;
  wire \counter[12]_i_1__1_n_0 ;
  wire \counter[13]_i_1__1_n_0 ;
  wire \counter[14]_i_1__1_n_0 ;
  wire \counter[15]_i_2__1_n_0 ;
  wire \counter[15]_i_3__0_n_0 ;
  wire \counter[15]_i_4__0_n_0 ;
  wire \counter[15]_i_5__0_n_0 ;
  wire \counter[15]_i_6__0_n_0 ;
  wire \counter[1]_i_1__1_n_0 ;
  wire \counter[2]_i_1__1_n_0 ;
  wire \counter[3]_i_1__1_n_0 ;
  wire \counter[4]_i_1__1_n_0 ;
  wire \counter[5]_i_1__1_n_0 ;
  wire \counter[6]_i_1__1_n_0 ;
  wire \counter[7]_i_1__1_n_0 ;
  wire \counter[8]_i_1__1_n_0 ;
  wire \counter[9]_i_1__1_n_0 ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire \int_stat_reg[1] ;
  wire [0:0]p_0_in;
  wire [0:0]p_4_in;
  wire \reg_1_6510_reg[1] ;
  wire runmode_status_b;
  wire slave_reg_15;
  wire [7:0]\slave_reg_6_reg[7] ;
  wire [7:0]\slave_reg_7_reg[7] ;
  wire started_i_1__1_n_0;
  wire started_reg_0;
  wire [0:0]started_reg_1;
  wire \state_reg[1] ;
  wire \state_reg[5] ;
  wire [3:2]\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED ;

  CARRY4 \counter0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\counter0_inferred__0/i__carry_n_0 ,\counter0_inferred__0/i__carry_n_1 ,\counter0_inferred__0/i__carry_n_2 ,\counter0_inferred__0/i__carry_n_3 }),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O({\counter0_inferred__0/i__carry_n_4 ,\counter0_inferred__0/i__carry_n_5 ,\counter0_inferred__0/i__carry_n_6 ,\counter0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__0 
       (.CI(\counter0_inferred__0/i__carry_n_0 ),
        .CO({\counter0_inferred__0/i__carry__0_n_0 ,\counter0_inferred__0/i__carry__0_n_1 ,\counter0_inferred__0/i__carry__0_n_2 ,\counter0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({\counter0_inferred__0/i__carry__0_n_4 ,\counter0_inferred__0/i__carry__0_n_5 ,\counter0_inferred__0/i__carry__0_n_6 ,\counter0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__1 
       (.CI(\counter0_inferred__0/i__carry__0_n_0 ),
        .CO({\counter0_inferred__0/i__carry__1_n_0 ,\counter0_inferred__0/i__carry__1_n_1 ,\counter0_inferred__0/i__carry__1_n_2 ,\counter0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({\counter0_inferred__0/i__carry__1_n_4 ,\counter0_inferred__0/i__carry__1_n_5 ,\counter0_inferred__0/i__carry__1_n_6 ,\counter0_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  CARRY4 \counter0_inferred__0/i__carry__2 
       (.CI(\counter0_inferred__0/i__carry__1_n_0 ),
        .CO({\NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED [3:2],\counter0_inferred__0/i__carry__2_n_2 ,\counter0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[14:13]}),
        .O({\NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED [3],\counter0_inferred__0/i__carry__2_n_5 ,\counter0_inferred__0/i__carry__2_n_6 ,\counter0_inferred__0/i__carry__2_n_7 }),
        .S({1'b0,i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'hAAAAAAAA3A33AAAA)) 
    \counter[0]_i_1__1 
       (.I0(\slave_reg_6_reg[7] [0]),
        .I1(Q[0]),
        .I2(\state_reg[1] ),
        .I3(slave_reg_15),
        .I4(started_reg_0),
        .I5(\counter[15]_i_3__0_n_0 ),
        .O(\counter[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[10]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__1_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [2]),
        .O(\counter[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[11]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__1_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [3]),
        .O(\counter[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[12]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__1_n_4 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [4]),
        .O(\counter[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[13]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__2_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [5]),
        .O(\counter[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[14]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__2_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [6]),
        .O(\counter[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[15]_i_2__1 
       (.I0(\counter0_inferred__0/i__carry__2_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [7]),
        .O(\counter[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter[15]_i_3__0 
       (.I0(\counter[15]_i_4__0_n_0 ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(Q[0]),
        .I5(\counter[15]_i_5__0_n_0 ),
        .O(\counter[15]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_4__0 
       (.I0(Q[11]),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(Q[5]),
        .O(\counter[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter[15]_i_5__0 
       (.I0(Q[7]),
        .I1(Q[3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\counter[15]_i_6__0_n_0 ),
        .O(\counter[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter[15]_i_6__0 
       (.I0(Q[12]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(\counter[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[1]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_6_reg[7] [1]),
        .O(\counter[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[2]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_6_reg[7] [2]),
        .O(\counter[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[3]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_6_reg[7] [3]),
        .O(\counter[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[4]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry_n_4 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_6_reg[7] [4]),
        .O(\counter[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[5]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__0_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_6_reg[7] [5]),
        .O(\counter[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[6]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__0_n_6 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_6_reg[7] [6]),
        .O(\counter[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[7]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__0_n_5 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_6_reg[7] [7]),
        .O(\counter[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[8]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__0_n_4 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [0]),
        .O(\counter[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAFF00008A00)) 
    \counter[9]_i_1__1 
       (.I0(\counter0_inferred__0/i__carry__1_n_7 ),
        .I1(\state_reg[1] ),
        .I2(slave_reg_15),
        .I3(started_reg_0),
        .I4(\counter[15]_i_3__0_n_0 ),
        .I5(\slave_reg_7_reg[7] [1]),
        .O(\counter[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[15]_i_2__1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(clk),
        .CE(started_reg_1),
        .D(\counter[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__0
       (.I0(Q[8]),
        .O(i__carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2__0
       (.I0(Q[7]),
        .O(i__carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__0
       (.I0(Q[6]),
        .O(i__carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4__0
       (.I0(Q[5]),
        .O(i__carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(Q[12]),
        .O(i__carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2__0
       (.I0(Q[11]),
        .O(i__carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__0
       (.I0(Q[10]),
        .O(i__carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4__0
       (.I0(Q[9]),
        .O(i__carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__0
       (.I0(Q[15]),
        .O(i__carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__0
       (.I0(Q[14]),
        .O(i__carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__0
       (.I0(Q[13]),
        .O(i__carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(Q[4]),
        .O(i__carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__0
       (.I0(Q[3]),
        .O(i__carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3__0
       (.I0(Q[2]),
        .O(i__carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4__0
       (.I0(Q[1]),
        .O(i__carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    \int_stat[1]_i_1 
       (.I0(\counter[15]_i_3__0_n_0 ),
        .I1(p_4_in),
        .I2(\reg_1_6510_reg[1] ),
        .O(\int_stat_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    runmode_reg
       (.C(clk),
        .CE(slave_reg_15),
        .D(p_0_in),
        .Q(runmode_status_b),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h005C5C5C)) 
    started_i_1__1
       (.I0(\state_reg[5] ),
        .I1(started_reg_0),
        .I2(slave_reg_15),
        .I3(runmode_status_b),
        .I4(\counter[15]_i_3__0_n_0 ),
        .O(started_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    started_reg
       (.C(clk),
        .CE(1'b1),
        .D(started_i_1__1_n_0),
        .Q(started_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vic_test_3" *) 
module design_1_block_test_0_0_vic_test_3
   (raster_int,
    WEA,
    ram_reg_3,
    blank_signal,
    pixel_sample_offset_reg,
    frame_sync,
    Q,
    \y_pos_reg[4]_0 ,
    \sprite_data_reg[0] ,
    \data_out_reg_reg[7]_0 ,
    \op_reg[3] ,
    \cond_code_reg[1] ,
    \dst_reg_reg[1] ,
    \cond_code_reg[1]_0 ,
    \dst_reg_reg[0] ,
    adc_bcd_reg,
    index_y_reg,
    out_rgb,
    \data_out_reg_reg[7]_1 ,
    \data_out_reg_reg[6]_0 ,
    \data_out_reg_reg[5]_0 ,
    \data_out_reg_reg[4]_0 ,
    p_2_in,
    addr_b,
    \state_reg[5] ,
    load_reg_reg,
    \IRHOLD_reg[0] ,
    \cond_code_reg[1]_1 ,
    AR,
    SS,
    c_data_debug,
    \IRHOLD_reg[3] ,
    \IRHOLD_reg[4] ,
    \IRHOLD_reg[5] ,
    \IRHOLD_reg[1] ,
    \IRHOLD_reg[2] ,
    \DIHOLD_reg[7] ,
    \IRHOLD_reg[6] ,
    \sprite_data_reg[0]_0 ,
    \data_out_reg_reg[7]_2 ,
    ram_reg_1_7,
    \data_out_reg_reg[7]_3 ,
    \data_out_reg_reg[6]_1 ,
    data36__0,
    \data_out_reg_reg[7]_4 ,
    \data_out_reg_reg[4]_1 ,
    \data_out_reg_reg[5]_1 ,
    \data_out_reg_reg[7]_5 ,
    \data_out_reg_reg[7]_6 ,
    \data_out_reg_reg[6]_2 ,
    \data_out_reg_reg[6]_3 ,
    \data_out_reg_reg[5]_2 ,
    \data_out_reg_reg[5]_3 ,
    \data_out_reg_reg[4]_2 ,
    \data_out_reg_reg[4]_3 ,
    \data_out_reg_reg[7]_7 ,
    \data_out_reg_reg[7]_8 ,
    \data_out_reg_reg[7]_9 ,
    \data_out_reg_reg[7]_10 ,
    clk,
    clk_0,
    full_reg_reg,
    do_sample,
    pixel_sample_offset,
    IRHOLD_valid_reg,
    \IRHOLD_reg[6]_0 ,
    IRHOLD_valid_reg_0,
    IRHOLD_valid_reg_1,
    \PC_reg[0] ,
    \PC_reg[3] ,
    \clk_div_counter_cycle_reg[2] ,
    \PC_reg[0]_0 ,
    IRHOLD_valid_reg_2,
    IRHOLD_valid,
    \IRHOLD_reg[0]_0 ,
    I_reg,
    \int_mask_reg[4] ,
    reset_cpu,
    ram_reg_1_0,
    ram_reg_1_0_0,
    \data_out_reg[0] ,
    rom_out_reg_0,
    ram_reg_1_0_1,
    ram_out,
    \reg_1_6510_reg[1] ,
    \addr_delayed_reg[11] ,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    \addr_delayed_reg[11]_0 ,
    DOADO,
    \reg_1_6510_reg[2] ,
    \PC_reg[2] ,
    \state_reg[5]_0 ,
    p_0_out,
    \PC_reg[1] ,
    \PC_reg[1]_0 ,
    \PC_reg[1]_1 ,
    \PC_reg[3]_0 ,
    D,
    \screen_control_2_reg[3]_0 ,
    \PC_reg[2]_0 ,
    \PC_reg[4] ,
    \screen_control_2_reg[1]_0 ,
    \screen_control_2_reg[2]_0 ,
    locked,
    \screen_control_2_reg[0]_0 ,
    \PC_reg[5] ,
    \PC_reg[2]_1 ,
    data_in,
    E,
    \state_reg[5]_1 ,
    \PC_reg[4]_0 ,
    \PC_reg[2]_2 ,
    \PC_reg[2]_3 ,
    \PC_reg[2]_4 ,
    \PC_reg[1]_2 ,
    \PC_reg[3]_1 ,
    \PC_reg[3]_2 ,
    \PC_reg[3]_3 ,
    \PC_reg[3]_4 ,
    \PC_reg[3]_5 ,
    \PC_reg[3]_6 ,
    \PC_reg[1]_3 ,
    \PC_reg[1]_4 ,
    \PC_reg[3]_7 ,
    \PC_reg[3]_8 ,
    \PC_reg[3]_9 ,
    \PC_reg[1]_5 ,
    \PC_reg[3]_10 ,
    \PC_reg[1]_6 ,
    \PC_reg[3]_11 ,
    \PC_reg[0]_1 ,
    \PC_reg[1]_7 ,
    \PC_reg[1]_8 ,
    \PC_reg[3]_12 ,
    \PC_reg[3]_13 ,
    \PC_reg[4]_1 ,
    \PC_reg[3]_14 ,
    \PC_reg[2]_5 ,
    \PC_reg[2]_6 ,
    \PC_reg[2]_7 ,
    \PC_reg[4]_2 ,
    \PC_reg[2]_8 ,
    \PC_reg[4]_3 ,
    \PC_reg[0]_2 ,
    \PC_reg[2]_9 ,
    \PC_reg[0]_3 ,
    \PC_reg[4]_4 ,
    \PC_reg[2]_10 ,
    \PC_reg[4]_5 ,
    \PC_reg[2]_11 ,
    \PC_reg[5]_0 ,
    clk_2_enable_reg,
    DI,
    \y_pos_reg[4]_1 ,
    \y_pos_reg[2]_0 ,
    \y_pos_reg[4]_2 ,
    \y_pos_reg[2]_1 ,
    \y_pos_reg[4]_3 ,
    \y_pos_reg[2]_2 ,
    \y_pos_reg[4]_4 ,
    \y_pos_reg[2]_3 ,
    \y_pos_reg[4]_5 ,
    \y_pos_reg[2]_4 ,
    \y_pos_reg[4]_6 ,
    \y_pos_reg[2]_5 ,
    \y_pos_reg[4]_7 ,
    \y_pos_reg[2]_6 ,
    \y_pos_reg[4]_8 );
  output raster_int;
  output [0:0]WEA;
  output ram_reg_3;
  output blank_signal;
  output pixel_sample_offset_reg;
  output frame_sync;
  output [7:0]Q;
  output [2:0]\y_pos_reg[4]_0 ;
  output [7:0]\sprite_data_reg[0] ;
  output [0:0]\data_out_reg_reg[7]_0 ;
  output \op_reg[3] ;
  output \cond_code_reg[1] ;
  output \dst_reg_reg[1] ;
  output \cond_code_reg[1]_0 ;
  output \dst_reg_reg[0] ;
  output adc_bcd_reg;
  output index_y_reg;
  output [11:0]out_rgb;
  output \data_out_reg_reg[7]_1 ;
  output \data_out_reg_reg[6]_0 ;
  output \data_out_reg_reg[5]_0 ;
  output \data_out_reg_reg[4]_0 ;
  output [13:0]p_2_in;
  output [0:0]addr_b;
  output \state_reg[5] ;
  output load_reg_reg;
  output \IRHOLD_reg[0] ;
  output [0:0]\cond_code_reg[1]_1 ;
  output [0:0]AR;
  output [0:0]SS;
  output [0:0]c_data_debug;
  output \IRHOLD_reg[3] ;
  output \IRHOLD_reg[4] ;
  output \IRHOLD_reg[5] ;
  output \IRHOLD_reg[1] ;
  output \IRHOLD_reg[2] ;
  output \DIHOLD_reg[7] ;
  output \IRHOLD_reg[6] ;
  output [7:0]\sprite_data_reg[0]_0 ;
  output [7:0]\data_out_reg_reg[7]_2 ;
  output [0:0]ram_reg_1_7;
  output [7:0]\data_out_reg_reg[7]_3 ;
  output \data_out_reg_reg[6]_1 ;
  output [0:0]data36__0;
  output \data_out_reg_reg[7]_4 ;
  output \data_out_reg_reg[4]_1 ;
  output \data_out_reg_reg[5]_1 ;
  output \data_out_reg_reg[7]_5 ;
  output \data_out_reg_reg[7]_6 ;
  output \data_out_reg_reg[6]_2 ;
  output \data_out_reg_reg[6]_3 ;
  output \data_out_reg_reg[5]_2 ;
  output \data_out_reg_reg[5]_3 ;
  output \data_out_reg_reg[4]_2 ;
  output \data_out_reg_reg[4]_3 ;
  output [3:0]\data_out_reg_reg[7]_7 ;
  output [3:0]\data_out_reg_reg[7]_8 ;
  output [3:0]\data_out_reg_reg[7]_9 ;
  output [3:0]\data_out_reg_reg[7]_10 ;
  input clk;
  input clk_0;
  input full_reg_reg;
  input do_sample;
  input pixel_sample_offset;
  input [0:0]IRHOLD_valid_reg;
  input \IRHOLD_reg[6]_0 ;
  input IRHOLD_valid_reg_0;
  input IRHOLD_valid_reg_1;
  input \PC_reg[0] ;
  input \PC_reg[3] ;
  input [2:0]\clk_div_counter_cycle_reg[2] ;
  input \PC_reg[0]_0 ;
  input IRHOLD_valid_reg_2;
  input IRHOLD_valid;
  input [0:0]\IRHOLD_reg[0]_0 ;
  input [0:0]I_reg;
  input \int_mask_reg[4] ;
  input reset_cpu;
  input ram_reg_1_0;
  input ram_reg_1_0_0;
  input \data_out_reg[0] ;
  input rom_out_reg_0;
  input ram_reg_1_0_1;
  input [7:0]ram_out;
  input \reg_1_6510_reg[1] ;
  input \addr_delayed_reg[11] ;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input \addr_delayed_reg[11]_0 ;
  input [0:0]DOADO;
  input [2:0]\reg_1_6510_reg[2] ;
  input \PC_reg[2] ;
  input \state_reg[5]_0 ;
  input [7:0]p_0_out;
  input \PC_reg[1] ;
  input \PC_reg[1]_0 ;
  input \PC_reg[1]_1 ;
  input \PC_reg[3]_0 ;
  input [3:0]D;
  input \screen_control_2_reg[3]_0 ;
  input \PC_reg[2]_0 ;
  input [0:0]\PC_reg[4] ;
  input \screen_control_2_reg[1]_0 ;
  input \screen_control_2_reg[2]_0 ;
  input locked;
  input \screen_control_2_reg[0]_0 ;
  input \PC_reg[5] ;
  input \PC_reg[2]_1 ;
  input [3:0]data_in;
  input [0:0]E;
  input [7:0]\state_reg[5]_1 ;
  input [0:0]\PC_reg[4]_0 ;
  input [0:0]\PC_reg[2]_2 ;
  input [0:0]\PC_reg[2]_3 ;
  input [0:0]\PC_reg[2]_4 ;
  input [0:0]\PC_reg[1]_2 ;
  input [0:0]\PC_reg[3]_1 ;
  input [0:0]\PC_reg[3]_2 ;
  input [0:0]\PC_reg[3]_3 ;
  input [0:0]\PC_reg[3]_4 ;
  input [0:0]\PC_reg[3]_5 ;
  input [0:0]\PC_reg[3]_6 ;
  input [0:0]\PC_reg[1]_3 ;
  input [0:0]\PC_reg[1]_4 ;
  input [0:0]\PC_reg[3]_7 ;
  input [0:0]\PC_reg[3]_8 ;
  input [0:0]\PC_reg[3]_9 ;
  input [0:0]\PC_reg[1]_5 ;
  input [0:0]\PC_reg[3]_10 ;
  input [0:0]\PC_reg[1]_6 ;
  input [0:0]\PC_reg[3]_11 ;
  input [0:0]\PC_reg[0]_1 ;
  input [0:0]\PC_reg[1]_7 ;
  input [0:0]\PC_reg[1]_8 ;
  input [0:0]\PC_reg[3]_12 ;
  input [0:0]\PC_reg[3]_13 ;
  input [0:0]\PC_reg[4]_1 ;
  input [0:0]\PC_reg[3]_14 ;
  input [0:0]\PC_reg[2]_5 ;
  input [0:0]\PC_reg[2]_6 ;
  input [0:0]\PC_reg[2]_7 ;
  input [0:0]\PC_reg[4]_2 ;
  input [0:0]\PC_reg[2]_8 ;
  input [0:0]\PC_reg[4]_3 ;
  input [0:0]\PC_reg[0]_2 ;
  input [0:0]\PC_reg[2]_9 ;
  input [0:0]\PC_reg[0]_3 ;
  input [0:0]\PC_reg[4]_4 ;
  input [0:0]\PC_reg[2]_10 ;
  input [0:0]\PC_reg[4]_5 ;
  input [0:0]\PC_reg[2]_11 ;
  input [0:0]\PC_reg[5]_0 ;
  input clk_2_enable_reg;
  input [0:0]DI;
  input [0:0]\y_pos_reg[4]_1 ;
  input [0:0]\y_pos_reg[2]_0 ;
  input [0:0]\y_pos_reg[4]_2 ;
  input [0:0]\y_pos_reg[2]_1 ;
  input [0:0]\y_pos_reg[4]_3 ;
  input [0:0]\y_pos_reg[2]_2 ;
  input [0:0]\y_pos_reg[4]_4 ;
  input [0:0]\y_pos_reg[2]_3 ;
  input [0:0]\y_pos_reg[4]_5 ;
  input [0:0]\y_pos_reg[2]_4 ;
  input [0:0]\y_pos_reg[4]_6 ;
  input [0:0]\y_pos_reg[2]_5 ;
  input [0:0]\y_pos_reg[4]_7 ;
  input [0:0]\y_pos_reg[2]_6 ;
  input [0:0]\y_pos_reg[4]_8 ;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]DI;
  wire \DIHOLD_reg[7] ;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire \IRHOLD_reg[0] ;
  wire [0:0]\IRHOLD_reg[0]_0 ;
  wire \IRHOLD_reg[1] ;
  wire \IRHOLD_reg[2] ;
  wire \IRHOLD_reg[3] ;
  wire \IRHOLD_reg[4] ;
  wire \IRHOLD_reg[5] ;
  wire \IRHOLD_reg[6] ;
  wire \IRHOLD_reg[6]_0 ;
  wire IRHOLD_valid;
  wire [0:0]IRHOLD_valid_reg;
  wire IRHOLD_valid_reg_0;
  wire IRHOLD_valid_reg_1;
  wire IRHOLD_valid_reg_2;
  wire [0:0]I_reg;
  wire \PC_reg[0] ;
  wire \PC_reg[0]_0 ;
  wire [0:0]\PC_reg[0]_1 ;
  wire [0:0]\PC_reg[0]_2 ;
  wire [0:0]\PC_reg[0]_3 ;
  wire \PC_reg[1] ;
  wire \PC_reg[1]_0 ;
  wire \PC_reg[1]_1 ;
  wire [0:0]\PC_reg[1]_2 ;
  wire [0:0]\PC_reg[1]_3 ;
  wire [0:0]\PC_reg[1]_4 ;
  wire [0:0]\PC_reg[1]_5 ;
  wire [0:0]\PC_reg[1]_6 ;
  wire [0:0]\PC_reg[1]_7 ;
  wire [0:0]\PC_reg[1]_8 ;
  wire \PC_reg[2] ;
  wire \PC_reg[2]_0 ;
  wire \PC_reg[2]_1 ;
  wire [0:0]\PC_reg[2]_10 ;
  wire [0:0]\PC_reg[2]_11 ;
  wire [0:0]\PC_reg[2]_2 ;
  wire [0:0]\PC_reg[2]_3 ;
  wire [0:0]\PC_reg[2]_4 ;
  wire [0:0]\PC_reg[2]_5 ;
  wire [0:0]\PC_reg[2]_6 ;
  wire [0:0]\PC_reg[2]_7 ;
  wire [0:0]\PC_reg[2]_8 ;
  wire [0:0]\PC_reg[2]_9 ;
  wire \PC_reg[3] ;
  wire \PC_reg[3]_0 ;
  wire [0:0]\PC_reg[3]_1 ;
  wire [0:0]\PC_reg[3]_10 ;
  wire [0:0]\PC_reg[3]_11 ;
  wire [0:0]\PC_reg[3]_12 ;
  wire [0:0]\PC_reg[3]_13 ;
  wire [0:0]\PC_reg[3]_14 ;
  wire [0:0]\PC_reg[3]_2 ;
  wire [0:0]\PC_reg[3]_3 ;
  wire [0:0]\PC_reg[3]_4 ;
  wire [0:0]\PC_reg[3]_5 ;
  wire [0:0]\PC_reg[3]_6 ;
  wire [0:0]\PC_reg[3]_7 ;
  wire [0:0]\PC_reg[3]_8 ;
  wire [0:0]\PC_reg[3]_9 ;
  wire [0:0]\PC_reg[4] ;
  wire [0:0]\PC_reg[4]_0 ;
  wire [0:0]\PC_reg[4]_1 ;
  wire [0:0]\PC_reg[4]_2 ;
  wire [0:0]\PC_reg[4]_3 ;
  wire [0:0]\PC_reg[4]_4 ;
  wire [0:0]\PC_reg[4]_5 ;
  wire \PC_reg[5] ;
  wire [0:0]\PC_reg[5]_0 ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [0:0]WEA;
  wire WE_char_buf;
  wire adc_bcd_reg;
  wire addr1;
  wire addr148_out;
  wire [0:0]addr_b;
  wire \addr_b[0]_INST_0_i_1_n_0 ;
  wire \addr_b[10]_INST_0_i_1_n_0 ;
  wire \addr_b[11]_INST_0_i_1_n_0 ;
  wire \addr_b[12]_INST_0_i_2_n_2 ;
  wire \addr_b[12]_INST_0_i_2_n_3 ;
  wire \addr_b[12]_INST_0_i_3_n_0 ;
  wire \addr_b[12]_INST_0_i_4_n_0 ;
  wire \addr_b[12]_INST_0_i_5_n_0 ;
  wire \addr_b[13]_INST_0_i_4_n_0 ;
  wire \addr_b[13]_INST_0_i_5_n_0 ;
  wire \addr_b[1]_INST_0_i_10_n_0 ;
  wire \addr_b[1]_INST_0_i_11_n_0 ;
  wire \addr_b[1]_INST_0_i_11_n_1 ;
  wire \addr_b[1]_INST_0_i_11_n_2 ;
  wire \addr_b[1]_INST_0_i_11_n_3 ;
  wire \addr_b[1]_INST_0_i_12_n_0 ;
  wire \addr_b[1]_INST_0_i_12_n_1 ;
  wire \addr_b[1]_INST_0_i_12_n_2 ;
  wire \addr_b[1]_INST_0_i_12_n_3 ;
  wire \addr_b[1]_INST_0_i_1_n_0 ;
  wire \addr_b[1]_INST_0_i_27_n_0 ;
  wire \addr_b[1]_INST_0_i_29_n_0 ;
  wire \addr_b[1]_INST_0_i_30_n_0 ;
  wire \addr_b[1]_INST_0_i_31_n_0 ;
  wire \addr_b[1]_INST_0_i_32_n_0 ;
  wire \addr_b[1]_INST_0_i_33_n_0 ;
  wire \addr_b[1]_INST_0_i_34_n_0 ;
  wire \addr_b[1]_INST_0_i_36_n_0 ;
  wire \addr_b[1]_INST_0_i_37_n_0 ;
  wire \addr_b[1]_INST_0_i_38_n_0 ;
  wire \addr_b[1]_INST_0_i_39_n_0 ;
  wire \addr_b[1]_INST_0_i_40_n_0 ;
  wire \addr_b[1]_INST_0_i_4_n_0 ;
  wire \addr_b[1]_INST_0_i_5_n_0 ;
  wire \addr_b[1]_INST_0_i_6_n_0 ;
  wire \addr_b[1]_INST_0_i_7_n_0 ;
  wire \addr_b[1]_INST_0_i_8_n_0 ;
  wire \addr_b[1]_INST_0_i_9_n_0 ;
  wire \addr_b[2]_INST_0_i_1_n_0 ;
  wire \addr_b[3]_INST_0_i_1_n_0 ;
  wire \addr_b[3]_INST_0_i_3_n_0 ;
  wire \addr_b[3]_INST_0_i_5_n_0 ;
  wire \addr_b[3]_INST_0_i_6_n_0 ;
  wire \addr_b[3]_INST_0_i_7_n_0 ;
  wire \addr_b[3]_INST_0_i_8_n_0 ;
  wire \addr_b[4]_INST_0_i_1_n_0 ;
  wire \addr_b[5]_INST_0_i_100_n_0 ;
  wire \addr_b[5]_INST_0_i_101_n_0 ;
  wire \addr_b[5]_INST_0_i_103_n_0 ;
  wire \addr_b[5]_INST_0_i_104_n_0 ;
  wire \addr_b[5]_INST_0_i_105_n_0 ;
  wire \addr_b[5]_INST_0_i_106_n_0 ;
  wire \addr_b[5]_INST_0_i_107_n_0 ;
  wire \addr_b[5]_INST_0_i_109_n_0 ;
  wire \addr_b[5]_INST_0_i_10_n_0 ;
  wire \addr_b[5]_INST_0_i_110_n_0 ;
  wire \addr_b[5]_INST_0_i_111_n_0 ;
  wire \addr_b[5]_INST_0_i_113_n_0 ;
  wire \addr_b[5]_INST_0_i_114_n_0 ;
  wire \addr_b[5]_INST_0_i_115_n_0 ;
  wire \addr_b[5]_INST_0_i_116_n_0 ;
  wire \addr_b[5]_INST_0_i_117_n_0 ;
  wire \addr_b[5]_INST_0_i_119_n_0 ;
  wire \addr_b[5]_INST_0_i_120_n_0 ;
  wire \addr_b[5]_INST_0_i_13_n_0 ;
  wire \addr_b[5]_INST_0_i_14_n_0 ;
  wire \addr_b[5]_INST_0_i_15_n_0 ;
  wire \addr_b[5]_INST_0_i_18_n_0 ;
  wire \addr_b[5]_INST_0_i_19_n_0 ;
  wire \addr_b[5]_INST_0_i_1_n_0 ;
  wire \addr_b[5]_INST_0_i_28_n_0 ;
  wire \addr_b[5]_INST_0_i_29_n_0 ;
  wire \addr_b[5]_INST_0_i_29_n_1 ;
  wire \addr_b[5]_INST_0_i_29_n_2 ;
  wire \addr_b[5]_INST_0_i_29_n_3 ;
  wire \addr_b[5]_INST_0_i_30_n_3 ;
  wire \addr_b[5]_INST_0_i_31_n_0 ;
  wire \addr_b[5]_INST_0_i_32_n_3 ;
  wire \addr_b[5]_INST_0_i_33_n_0 ;
  wire \addr_b[5]_INST_0_i_33_n_1 ;
  wire \addr_b[5]_INST_0_i_33_n_2 ;
  wire \addr_b[5]_INST_0_i_33_n_3 ;
  wire \addr_b[5]_INST_0_i_34_n_0 ;
  wire \addr_b[5]_INST_0_i_38_n_3 ;
  wire \addr_b[5]_INST_0_i_39_n_0 ;
  wire \addr_b[5]_INST_0_i_3_n_0 ;
  wire \addr_b[5]_INST_0_i_40_n_3 ;
  wire \addr_b[5]_INST_0_i_41_n_0 ;
  wire \addr_b[5]_INST_0_i_45_n_0 ;
  wire \addr_b[5]_INST_0_i_46_n_0 ;
  wire \addr_b[5]_INST_0_i_46_n_1 ;
  wire \addr_b[5]_INST_0_i_46_n_2 ;
  wire \addr_b[5]_INST_0_i_46_n_3 ;
  wire \addr_b[5]_INST_0_i_47_n_3 ;
  wire \addr_b[5]_INST_0_i_48_n_0 ;
  wire \addr_b[5]_INST_0_i_48_n_1 ;
  wire \addr_b[5]_INST_0_i_48_n_2 ;
  wire \addr_b[5]_INST_0_i_48_n_3 ;
  wire \addr_b[5]_INST_0_i_49_n_3 ;
  wire \addr_b[5]_INST_0_i_50_n_0 ;
  wire \addr_b[5]_INST_0_i_51_n_0 ;
  wire \addr_b[5]_INST_0_i_51_n_1 ;
  wire \addr_b[5]_INST_0_i_51_n_2 ;
  wire \addr_b[5]_INST_0_i_51_n_3 ;
  wire \addr_b[5]_INST_0_i_52_n_3 ;
  wire \addr_b[5]_INST_0_i_53_n_0 ;
  wire \addr_b[5]_INST_0_i_53_n_1 ;
  wire \addr_b[5]_INST_0_i_53_n_2 ;
  wire \addr_b[5]_INST_0_i_53_n_3 ;
  wire \addr_b[5]_INST_0_i_54_n_3 ;
  wire \addr_b[5]_INST_0_i_55_n_0 ;
  wire \addr_b[5]_INST_0_i_57_n_0 ;
  wire \addr_b[5]_INST_0_i_58_n_0 ;
  wire \addr_b[5]_INST_0_i_59_n_0 ;
  wire \addr_b[5]_INST_0_i_5_n_0 ;
  wire \addr_b[5]_INST_0_i_60_n_0 ;
  wire \addr_b[5]_INST_0_i_61_n_0 ;
  wire \addr_b[5]_INST_0_i_63_n_0 ;
  wire \addr_b[5]_INST_0_i_64_n_0 ;
  wire \addr_b[5]_INST_0_i_66_n_0 ;
  wire \addr_b[5]_INST_0_i_67_n_0 ;
  wire \addr_b[5]_INST_0_i_68_n_0 ;
  wire \addr_b[5]_INST_0_i_6_n_0 ;
  wire \addr_b[5]_INST_0_i_70_n_0 ;
  wire \addr_b[5]_INST_0_i_71_n_0 ;
  wire \addr_b[5]_INST_0_i_72_n_0 ;
  wire \addr_b[5]_INST_0_i_73_n_0 ;
  wire \addr_b[5]_INST_0_i_74_n_0 ;
  wire \addr_b[5]_INST_0_i_76_n_0 ;
  wire \addr_b[5]_INST_0_i_77_n_0 ;
  wire \addr_b[5]_INST_0_i_79_n_0 ;
  wire \addr_b[5]_INST_0_i_7_n_0 ;
  wire \addr_b[5]_INST_0_i_80_n_0 ;
  wire \addr_b[5]_INST_0_i_81_n_0 ;
  wire \addr_b[5]_INST_0_i_83_n_0 ;
  wire \addr_b[5]_INST_0_i_84_n_0 ;
  wire \addr_b[5]_INST_0_i_85_n_0 ;
  wire \addr_b[5]_INST_0_i_86_n_0 ;
  wire \addr_b[5]_INST_0_i_87_n_0 ;
  wire \addr_b[5]_INST_0_i_89_n_0 ;
  wire \addr_b[5]_INST_0_i_8_n_0 ;
  wire \addr_b[5]_INST_0_i_90_n_0 ;
  wire \addr_b[5]_INST_0_i_91_n_0 ;
  wire \addr_b[5]_INST_0_i_93_n_0 ;
  wire \addr_b[5]_INST_0_i_94_n_0 ;
  wire \addr_b[5]_INST_0_i_95_n_0 ;
  wire \addr_b[5]_INST_0_i_96_n_0 ;
  wire \addr_b[5]_INST_0_i_97_n_0 ;
  wire \addr_b[5]_INST_0_i_99_n_0 ;
  wire \addr_b[5]_INST_0_i_9_n_0 ;
  wire \addr_b[6]_INST_0_i_1_n_0 ;
  wire \addr_b[7]_INST_0_i_1_n_0 ;
  wire \addr_b[8]_INST_0_i_1_n_0 ;
  wire \addr_b[9]_INST_0_i_1_n_0 ;
  wire \addr_b[9]_INST_0_i_2_n_0 ;
  wire \addr_b[9]_INST_0_i_2_n_1 ;
  wire \addr_b[9]_INST_0_i_2_n_2 ;
  wire \addr_b[9]_INST_0_i_2_n_3 ;
  wire \addr_b[9]_INST_0_i_3_n_0 ;
  wire \addr_b[9]_INST_0_i_4_n_0 ;
  wire \addr_b[9]_INST_0_i_5_n_0 ;
  wire \addr_delayed_reg[11] ;
  wire \addr_delayed_reg[11]_0 ;
  wire \audio_out[15]_i_12_n_0 ;
  wire \audio_out[15]_i_13_n_0 ;
  wire \audio_out[15]_i_3_n_0 ;
  wire \audio_out[15]_i_4_n_0 ;
  wire \audio_out[15]_i_5_n_0 ;
  wire \audio_out[15]_i_6_n_0 ;
  wire \background_color_reg_n_0_[0] ;
  wire \background_color_reg_n_0_[1] ;
  wire \background_color_reg_n_0_[2] ;
  wire \background_color_reg_n_0_[3] ;
  wire [9:3]bit_data_pointer0;
  wire blank_signal;
  wire blank_signal_INST_0_i_1_n_0;
  wire blank_signal_INST_0_i_2_n_0;
  wire blank_signal_INST_0_i_4_n_0;
  wire \border_color_reg_n_0_[0] ;
  wire \border_color_reg_n_0_[1] ;
  wire \border_color_reg_n_0_[2] ;
  wire \border_color_reg_n_0_[3] ;
  wire [0:0]c_data_debug;
  wire \c_data_debug[0]_INST_0_i_3_n_0 ;
  wire char_buf_pos0;
  wire \char_buf_pos[5]_i_1_n_0 ;
  wire \char_buf_pos[5]_i_4_n_0 ;
  wire \char_buf_pos[5]_i_5_n_0 ;
  wire [5:0]char_buf_pos_reg__0;
  wire [11:0]char_buffer_out;
  wire \char_buffer_out[0]_i_1_n_0 ;
  wire \char_buffer_out[10]_i_1_n_0 ;
  wire \char_buffer_out[11]_i_1_n_0 ;
  wire \char_buffer_out[11]_i_3_n_0 ;
  wire \char_buffer_out[1]_i_1_n_0 ;
  wire \char_buffer_out[2]_i_1_n_0 ;
  wire \char_buffer_out[3]_i_1_n_0 ;
  wire \char_buffer_out[4]_i_1_n_0 ;
  wire \char_buffer_out[5]_i_1_n_0 ;
  wire \char_buffer_out[6]_i_1_n_0 ;
  wire \char_buffer_out[7]_i_1_n_0 ;
  wire \char_buffer_out[8]_i_1_n_0 ;
  wire \char_buffer_out[9]_i_1_n_0 ;
  wire [11:0]char_buffer_out_delayed;
  wire \char_buffer_out_delayed[11]_i_1_n_0 ;
  wire char_buffer_reg_0_15_0_0__0_n_0;
  wire char_buffer_reg_0_15_0_0__10_n_0;
  wire char_buffer_reg_0_15_0_0__1_n_0;
  wire char_buffer_reg_0_15_0_0__2_n_0;
  wire char_buffer_reg_0_15_0_0__3_n_0;
  wire char_buffer_reg_0_15_0_0__4_n_0;
  wire char_buffer_reg_0_15_0_0__5_n_0;
  wire char_buffer_reg_0_15_0_0__6_n_0;
  wire char_buffer_reg_0_15_0_0__7_n_0;
  wire char_buffer_reg_0_15_0_0__8_n_0;
  wire char_buffer_reg_0_15_0_0__9_n_0;
  wire char_buffer_reg_0_15_0_0_i_1_n_0;
  wire char_buffer_reg_0_15_0_0_n_0;
  wire char_buffer_reg_0_31_0_0__0_n_0;
  wire char_buffer_reg_0_31_0_0__10_n_0;
  wire char_buffer_reg_0_31_0_0__1_n_0;
  wire char_buffer_reg_0_31_0_0__2_n_0;
  wire char_buffer_reg_0_31_0_0__3_n_0;
  wire char_buffer_reg_0_31_0_0__4_n_0;
  wire char_buffer_reg_0_31_0_0__5_n_0;
  wire char_buffer_reg_0_31_0_0__6_n_0;
  wire char_buffer_reg_0_31_0_0__7_n_0;
  wire char_buffer_reg_0_31_0_0__8_n_0;
  wire char_buffer_reg_0_31_0_0__9_n_0;
  wire char_buffer_reg_0_31_0_0_i_1_n_0;
  wire char_buffer_reg_0_31_0_0_n_0;
  wire [11:0]char_capture;
  wire \char_capture[11]_i_1_n_0 ;
  wire char_line_num;
  wire \char_line_num[0]_i_1_n_0 ;
  wire \char_line_num[1]_i_1_n_0 ;
  wire \char_line_num[2]_i_1_n_0 ;
  wire \char_line_num[2]_i_4_n_0 ;
  wire \char_line_num[2]_i_5_n_0 ;
  wire \char_line_num_reg_n_0_[0] ;
  wire \char_line_num_reg_n_0_[1] ;
  wire \char_line_num_reg_n_0_[2] ;
  wire char_line_pointer;
  wire char_line_pointer1;
  wire \char_line_pointer[9]_i_1_n_0 ;
  wire \char_line_pointer[9]_i_4_n_0 ;
  wire [9:3]char_line_pointer_reg__0;
  wire \char_pointer_in_line[7]_i_1_n_0 ;
  wire \char_pointer_in_line[7]_i_4_n_0 ;
  wire \char_pointer_in_line[7]_i_5_n_0 ;
  wire \char_pointer_in_line[7]_i_6_n_0 ;
  wire [7:0]char_pointer_in_line_reg__0;
  wire clk;
  wire clk_0;
  wire clk_2_enable_reg;
  wire [2:0]\clk_div_counter_cycle_reg[2] ;
  wire [3:0]color_for_bit;
  wire \cond_code_reg[1] ;
  wire \cond_code_reg[1]_0 ;
  wire [0:0]\cond_code_reg[1]_1 ;
  wire [6:0]cycle_in_line0;
  wire \cycle_in_line[6]_i_1_n_0 ;
  wire \cycle_in_line[6]_i_3_n_0 ;
  wire \cycle_in_line[6]_i_4_n_0 ;
  wire [6:0]cycle_in_line_reg__0;
  wire [6:0]data36;
  wire [0:0]data36__0;
  wire [3:0]data_in;
  wire [3:0]data_out_reg;
  wire \data_out_reg[0]_i_10_n_0 ;
  wire \data_out_reg[0]_i_11_n_0 ;
  wire \data_out_reg[0]_i_13_n_0 ;
  wire \data_out_reg[0]_i_14_n_0 ;
  wire \data_out_reg[0]_i_15_n_0 ;
  wire \data_out_reg[0]_i_16_n_0 ;
  wire \data_out_reg[0]_i_2_n_0 ;
  wire \data_out_reg[0]_i_3_n_0 ;
  wire \data_out_reg[0]_i_4_n_0 ;
  wire \data_out_reg[0]_i_6_n_0 ;
  wire \data_out_reg[0]_i_7_n_0 ;
  wire \data_out_reg[0]_i_8_n_0 ;
  wire \data_out_reg[0]_i_9_n_0 ;
  wire \data_out_reg[1]_i_10_n_0 ;
  wire \data_out_reg[1]_i_11_n_0 ;
  wire \data_out_reg[1]_i_13_n_0 ;
  wire \data_out_reg[1]_i_14_n_0 ;
  wire \data_out_reg[1]_i_15_n_0 ;
  wire \data_out_reg[1]_i_16_n_0 ;
  wire \data_out_reg[1]_i_2_n_0 ;
  wire \data_out_reg[1]_i_3_n_0 ;
  wire \data_out_reg[1]_i_4_n_0 ;
  wire \data_out_reg[1]_i_6_n_0 ;
  wire \data_out_reg[1]_i_7_n_0 ;
  wire \data_out_reg[1]_i_8_n_0 ;
  wire \data_out_reg[1]_i_9_n_0 ;
  wire \data_out_reg[2]_i_10_n_0 ;
  wire \data_out_reg[2]_i_11_n_0 ;
  wire \data_out_reg[2]_i_14_n_0 ;
  wire \data_out_reg[2]_i_15_n_0 ;
  wire \data_out_reg[2]_i_16_n_0 ;
  wire \data_out_reg[2]_i_17_n_0 ;
  wire \data_out_reg[2]_i_2_n_0 ;
  wire \data_out_reg[2]_i_3_n_0 ;
  wire \data_out_reg[2]_i_4_n_0 ;
  wire \data_out_reg[2]_i_6_n_0 ;
  wire \data_out_reg[2]_i_7_n_0 ;
  wire \data_out_reg[2]_i_8_n_0 ;
  wire \data_out_reg[2]_i_9_n_0 ;
  wire \data_out_reg[3]_i_10_n_0 ;
  wire \data_out_reg[3]_i_11_n_0 ;
  wire \data_out_reg[3]_i_13_n_0 ;
  wire \data_out_reg[3]_i_14_n_0 ;
  wire \data_out_reg[3]_i_15_n_0 ;
  wire \data_out_reg[3]_i_16_n_0 ;
  wire \data_out_reg[3]_i_17_n_0 ;
  wire \data_out_reg[3]_i_18_n_0 ;
  wire \data_out_reg[3]_i_2_n_0 ;
  wire \data_out_reg[3]_i_3_n_0 ;
  wire \data_out_reg[3]_i_5_n_0 ;
  wire \data_out_reg[3]_i_6_n_0 ;
  wire \data_out_reg[3]_i_7_n_0 ;
  wire \data_out_reg[3]_i_8_n_0 ;
  wire \data_out_reg[4]_i_11_n_0 ;
  wire \data_out_reg[4]_i_12_n_0 ;
  wire \data_out_reg[4]_i_13_n_0 ;
  wire \data_out_reg[4]_i_14_n_0 ;
  wire \data_out_reg[4]_i_15_n_0 ;
  wire \data_out_reg[4]_i_16_n_0 ;
  wire \data_out_reg[5]_i_11_n_0 ;
  wire \data_out_reg[5]_i_12_n_0 ;
  wire \data_out_reg[5]_i_13_n_0 ;
  wire \data_out_reg[5]_i_14_n_0 ;
  wire \data_out_reg[5]_i_15_n_0 ;
  wire \data_out_reg[5]_i_16_n_0 ;
  wire \data_out_reg[6]_i_11_n_0 ;
  wire \data_out_reg[6]_i_14_n_0 ;
  wire \data_out_reg[6]_i_15_n_0 ;
  wire \data_out_reg[6]_i_16_n_0 ;
  wire \data_out_reg[6]_i_17_n_0 ;
  wire \data_out_reg[7]_i_19_n_0 ;
  wire \data_out_reg[7]_i_20_n_0 ;
  wire \data_out_reg[7]_i_21_n_0 ;
  wire \data_out_reg[7]_i_22_n_0 ;
  wire data_out_reg_0__s_net_1;
  wire \data_out_reg_reg[4]_0 ;
  wire \data_out_reg_reg[4]_1 ;
  wire \data_out_reg_reg[4]_2 ;
  wire \data_out_reg_reg[4]_3 ;
  wire \data_out_reg_reg[5]_0 ;
  wire \data_out_reg_reg[5]_1 ;
  wire \data_out_reg_reg[5]_2 ;
  wire \data_out_reg_reg[5]_3 ;
  wire \data_out_reg_reg[6]_0 ;
  wire \data_out_reg_reg[6]_1 ;
  wire \data_out_reg_reg[6]_2 ;
  wire \data_out_reg_reg[6]_3 ;
  wire [0:0]\data_out_reg_reg[7]_0 ;
  wire \data_out_reg_reg[7]_1 ;
  wire [3:0]\data_out_reg_reg[7]_10 ;
  wire [7:0]\data_out_reg_reg[7]_2 ;
  wire [7:0]\data_out_reg_reg[7]_3 ;
  wire \data_out_reg_reg[7]_4 ;
  wire \data_out_reg_reg[7]_5 ;
  wire \data_out_reg_reg[7]_6 ;
  wire [3:0]\data_out_reg_reg[7]_7 ;
  wire [3:0]\data_out_reg_reg[7]_8 ;
  wire [3:0]\data_out_reg_reg[7]_9 ;
  wire do_sample;
  wire \dst_reg_reg[0] ;
  wire \dst_reg_reg[1] ;
  wire \extra_background_color_1_reg_n_0_[0] ;
  wire \extra_background_color_1_reg_n_0_[1] ;
  wire \extra_background_color_1_reg_n_0_[2] ;
  wire \extra_background_color_1_reg_n_0_[3] ;
  wire \extra_background_color_2_reg_n_0_[0] ;
  wire \extra_background_color_2_reg_n_0_[1] ;
  wire \extra_background_color_2_reg_n_0_[2] ;
  wire \extra_background_color_2_reg_n_0_[3] ;
  wire final_color1;
  wire frame_sync;
  wire full_reg_reg;
  wire index_y_reg;
  wire \int_enabled_reg_n_0_[1] ;
  wire \int_enabled_reg_n_0_[2] ;
  wire \int_enabled_reg_n_0_[3] ;
  wire \int_enabled_reg_n_0_[4] ;
  wire \int_enabled_reg_n_0_[5] ;
  wire \int_enabled_reg_n_0_[6] ;
  wire \int_enabled_reg_n_0_[7] ;
  wire \int_mask_reg[4] ;
  wire is_equal_raster;
  wire is_equal_raster_delayed;
  wire is_equal_raster_delayed_i_11_n_0;
  wire is_equal_raster_delayed_i_14_n_0;
  wire is_equal_raster_delayed_i_15_n_0;
  wire is_equal_raster_delayed_i_16_n_0;
  wire is_equal_raster_delayed_i_17_n_0;
  wire is_equal_raster_delayed_i_18_n_0;
  wire is_equal_raster_delayed_i_2_n_0;
  wire is_equal_raster_delayed_i_3_n_0;
  wire is_equal_raster_delayed_i_4_n_0;
  wire is_equal_raster_delayed_i_5_n_0;
  wire is_equal_raster_delayed_i_6_n_0;
  wire is_equal_raster_delayed_reg_i_1_n_2;
  wire is_equal_raster_delayed_reg_i_1_n_3;
  wire load_reg_reg;
  wire locked;
  wire \mem_pointers_reg_n_0_[0] ;
  wire \mem_pointers_reg_n_0_[1] ;
  wire \mem_pointers_reg_n_0_[2] ;
  wire \mem_pointers_reg_n_0_[3] ;
  wire \mem_pointers_reg_n_0_[4] ;
  wire \mem_pointers_reg_n_0_[5] ;
  wire \mem_pointers_reg_n_0_[6] ;
  wire [3:0]multi_color_bitmap_mode;
  wire [3:0]multi_color_text_mode;
  wire multicolor_data;
  wire \op_reg[3] ;
  wire [3:0]out_pixel_sprite_0;
  wire [3:0]out_pixel_sprite_1;
  wire [3:0]out_pixel_sprite_2;
  wire [3:0]out_pixel_sprite_3;
  wire [3:0]out_pixel_sprite_4;
  wire [3:0]out_pixel_sprite_5;
  wire [3:0]out_pixel_sprite_6;
  wire [11:0]out_rgb;
  wire \out_rgb[19]_INST_0_i_100_n_0 ;
  wire \out_rgb[19]_INST_0_i_103_n_0 ;
  wire \out_rgb[19]_INST_0_i_106_n_0 ;
  wire \out_rgb[19]_INST_0_i_109_n_0 ;
  wire p_0_in3_in;
  wire [8:0]p_0_in__0;
  wire [5:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire [9:0]p_0_in__3;
  wire [9:3]p_0_in__4;
  wire [2:2]p_0_in__5;
  wire [7:0]p_0_out;
  wire [8:0]p_1_in;
  wire p_1_in__0;
  wire [13:0]p_2_in;
  wire p_45_in;
  wire pixel_sample_offset;
  wire pixel_sample_offset_reg;
  wire \pixel_shift_reg[0]_i_1_n_0 ;
  wire \pixel_shift_reg[1]_i_1_n_0 ;
  wire \pixel_shift_reg[1]_i_2_n_0 ;
  wire \pixel_shift_reg[2]_i_1_n_0 ;
  wire \pixel_shift_reg[3]_i_1_n_0 ;
  wire \pixel_shift_reg[4]_i_1_n_0 ;
  wire \pixel_shift_reg[5]_i_1_n_0 ;
  wire \pixel_shift_reg[6]_i_1_n_0 ;
  wire \pixel_shift_reg[7]_i_1_n_0 ;
  wire \pixel_shift_reg[7]_i_2_n_0 ;
  wire \pixel_shift_reg_reg_n_0_[0] ;
  wire \pixel_shift_reg_reg_n_0_[1] ;
  wire \pixel_shift_reg_reg_n_0_[2] ;
  wire \pixel_shift_reg_reg_n_0_[3] ;
  wire \pixel_shift_reg_reg_n_0_[4] ;
  wire \pixel_shift_reg_reg_n_0_[5] ;
  wire \pixel_shift_reg_reg_n_0_[6] ;
  wire [7:0]ram_out;
  wire ram_reg_1_0;
  wire ram_reg_1_0_0;
  wire ram_reg_1_0_1;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire [0:0]ram_reg_1_7;
  wire ram_reg_3;
  wire raster_int;
  wire raster_int_i_1_n_0;
  wire \reg_1_6510_reg[1] ;
  wire [2:0]\reg_1_6510_reg[2] ;
  wire [1:1]request_line;
  wire [1:1]request_line_0;
  wire [1:1]request_line_10;
  wire [4:3]request_line_13;
  wire [4:1]request_line_16;
  wire [4:1]request_line_2;
  wire [4:1]request_line_5;
  wire [5:0]request_line_pre;
  wire [5:0]request_line_pre_1;
  wire [5:0]request_line_pre_12;
  wire [5:0]request_line_pre_15;
  wire [5:0]request_line_pre_18;
  wire [5:0]request_line_pre_4;
  wire [5:0]request_line_pre_7;
  wire [5:0]request_line_pre_9;
  wire reset_counter0;
  wire \reset_counter[0]_i_10_n_0 ;
  wire \reset_counter[0]_i_11_n_0 ;
  wire \reset_counter[0]_i_3_n_0 ;
  wire \reset_counter[0]_i_4_n_0 ;
  wire \reset_counter[0]_i_5_n_0 ;
  wire \reset_counter[0]_i_6_n_0 ;
  wire \reset_counter[0]_i_7_n_0 ;
  wire \reset_counter[0]_i_8_n_0 ;
  wire \reset_counter[0]_i_9_n_0 ;
  wire \reset_counter[12]_i_2_n_0 ;
  wire \reset_counter[12]_i_3_n_0 ;
  wire \reset_counter[12]_i_4_n_0 ;
  wire \reset_counter[12]_i_5_n_0 ;
  wire \reset_counter[16]_i_2_n_0 ;
  wire \reset_counter[16]_i_3_n_0 ;
  wire \reset_counter[16]_i_4_n_0 ;
  wire \reset_counter[16]_i_5_n_0 ;
  wire \reset_counter[20]_i_2_n_0 ;
  wire \reset_counter[20]_i_3_n_0 ;
  wire \reset_counter[20]_i_4_n_0 ;
  wire \reset_counter[20]_i_5_n_0 ;
  wire \reset_counter[24]_i_2_n_0 ;
  wire \reset_counter[4]_i_2_n_0 ;
  wire \reset_counter[4]_i_3_n_0 ;
  wire \reset_counter[4]_i_4_n_0 ;
  wire \reset_counter[4]_i_5_n_0 ;
  wire \reset_counter[8]_i_2_n_0 ;
  wire \reset_counter[8]_i_3_n_0 ;
  wire \reset_counter[8]_i_4_n_0 ;
  wire \reset_counter[8]_i_5_n_0 ;
  wire [24:0]reset_counter_reg;
  wire \reset_counter_reg[0]_i_2_n_0 ;
  wire \reset_counter_reg[0]_i_2_n_1 ;
  wire \reset_counter_reg[0]_i_2_n_2 ;
  wire \reset_counter_reg[0]_i_2_n_3 ;
  wire \reset_counter_reg[0]_i_2_n_4 ;
  wire \reset_counter_reg[0]_i_2_n_5 ;
  wire \reset_counter_reg[0]_i_2_n_6 ;
  wire \reset_counter_reg[0]_i_2_n_7 ;
  wire \reset_counter_reg[12]_i_1_n_0 ;
  wire \reset_counter_reg[12]_i_1_n_1 ;
  wire \reset_counter_reg[12]_i_1_n_2 ;
  wire \reset_counter_reg[12]_i_1_n_3 ;
  wire \reset_counter_reg[12]_i_1_n_4 ;
  wire \reset_counter_reg[12]_i_1_n_5 ;
  wire \reset_counter_reg[12]_i_1_n_6 ;
  wire \reset_counter_reg[12]_i_1_n_7 ;
  wire \reset_counter_reg[16]_i_1_n_0 ;
  wire \reset_counter_reg[16]_i_1_n_1 ;
  wire \reset_counter_reg[16]_i_1_n_2 ;
  wire \reset_counter_reg[16]_i_1_n_3 ;
  wire \reset_counter_reg[16]_i_1_n_4 ;
  wire \reset_counter_reg[16]_i_1_n_5 ;
  wire \reset_counter_reg[16]_i_1_n_6 ;
  wire \reset_counter_reg[16]_i_1_n_7 ;
  wire \reset_counter_reg[20]_i_1_n_0 ;
  wire \reset_counter_reg[20]_i_1_n_1 ;
  wire \reset_counter_reg[20]_i_1_n_2 ;
  wire \reset_counter_reg[20]_i_1_n_3 ;
  wire \reset_counter_reg[20]_i_1_n_4 ;
  wire \reset_counter_reg[20]_i_1_n_5 ;
  wire \reset_counter_reg[20]_i_1_n_6 ;
  wire \reset_counter_reg[20]_i_1_n_7 ;
  wire \reset_counter_reg[24]_i_1_n_7 ;
  wire \reset_counter_reg[4]_i_1_n_0 ;
  wire \reset_counter_reg[4]_i_1_n_1 ;
  wire \reset_counter_reg[4]_i_1_n_2 ;
  wire \reset_counter_reg[4]_i_1_n_3 ;
  wire \reset_counter_reg[4]_i_1_n_4 ;
  wire \reset_counter_reg[4]_i_1_n_5 ;
  wire \reset_counter_reg[4]_i_1_n_6 ;
  wire \reset_counter_reg[4]_i_1_n_7 ;
  wire \reset_counter_reg[8]_i_1_n_0 ;
  wire \reset_counter_reg[8]_i_1_n_1 ;
  wire \reset_counter_reg[8]_i_1_n_2 ;
  wire \reset_counter_reg[8]_i_1_n_3 ;
  wire \reset_counter_reg[8]_i_1_n_4 ;
  wire \reset_counter_reg[8]_i_1_n_5 ;
  wire \reset_counter_reg[8]_i_1_n_6 ;
  wire \reset_counter_reg[8]_i_1_n_7 ;
  wire reset_cpu;
  wire rom_out_reg_0;
  wire \screen_control_1_reg_n_0_[5] ;
  wire \screen_control_2_reg[0]_0 ;
  wire \screen_control_2_reg[1]_0 ;
  wire \screen_control_2_reg[2]_0 ;
  wire \screen_control_2_reg[3]_0 ;
  wire screen_enabled;
  wire screen_mem_pos0;
  wire \screen_mem_pos[9]_i_1_n_0 ;
  wire \screen_mem_pos[9]_i_5_n_0 ;
  wire [9:0]screen_mem_pos_reg__0;
  wire show_pixel_sprite_0;
  wire show_pixel_sprite_1;
  wire show_pixel_sprite_2;
  wire show_pixel_sprite_3;
  wire show_pixel_sprite_4;
  wire show_pixel_sprite_5;
  wire show_pixel_sprite_6;
  wire show_pixel_sprite_7;
  wire sprite_0_n_12;
  wire sprite_0_n_13;
  wire sprite_0_n_14;
  wire sprite_0_n_15;
  wire sprite_0_n_5;
  wire sprite_0_n_7;
  wire [5:0]sprite_0_offset;
  wire [7:0]sprite_0_xpos;
  wire \sprite_0_ypos_reg_n_0_[0] ;
  wire \sprite_0_ypos_reg_n_0_[1] ;
  wire \sprite_0_ypos_reg_n_0_[2] ;
  wire \sprite_0_ypos_reg_n_0_[3] ;
  wire \sprite_0_ypos_reg_n_0_[4] ;
  wire \sprite_0_ypos_reg_n_0_[5] ;
  wire \sprite_0_ypos_reg_n_0_[6] ;
  wire \sprite_0_ypos_reg_n_0_[7] ;
  wire sprite_1_n_12;
  wire sprite_1_n_14;
  wire sprite_1_n_15;
  wire sprite_1_n_16;
  wire [5:0]sprite_1_offset;
  wire \sprite_1_xpos_reg_n_0_[0] ;
  wire \sprite_1_xpos_reg_n_0_[1] ;
  wire \sprite_1_xpos_reg_n_0_[2] ;
  wire \sprite_1_xpos_reg_n_0_[3] ;
  wire \sprite_1_xpos_reg_n_0_[4] ;
  wire \sprite_1_xpos_reg_n_0_[5] ;
  wire \sprite_1_xpos_reg_n_0_[6] ;
  wire \sprite_1_xpos_reg_n_0_[7] ;
  wire \sprite_1_ypos_reg_n_0_[0] ;
  wire \sprite_1_ypos_reg_n_0_[1] ;
  wire \sprite_1_ypos_reg_n_0_[2] ;
  wire \sprite_1_ypos_reg_n_0_[3] ;
  wire \sprite_1_ypos_reg_n_0_[4] ;
  wire \sprite_1_ypos_reg_n_0_[5] ;
  wire \sprite_1_ypos_reg_n_0_[6] ;
  wire \sprite_1_ypos_reg_n_0_[7] ;
  wire sprite_2_n_0;
  wire sprite_2_n_1;
  wire sprite_2_n_10;
  wire sprite_2_n_11;
  wire sprite_2_n_2;
  wire sprite_2_n_3;
  wire sprite_2_n_4;
  wire sprite_2_n_9;
  wire [5:0]sprite_2_offset;
  wire \sprite_2_xpos_reg_n_0_[0] ;
  wire \sprite_2_xpos_reg_n_0_[1] ;
  wire \sprite_2_xpos_reg_n_0_[2] ;
  wire \sprite_2_xpos_reg_n_0_[3] ;
  wire \sprite_2_xpos_reg_n_0_[4] ;
  wire \sprite_2_xpos_reg_n_0_[5] ;
  wire \sprite_2_xpos_reg_n_0_[6] ;
  wire \sprite_2_xpos_reg_n_0_[7] ;
  wire \sprite_2_ypos_reg_n_0_[0] ;
  wire \sprite_2_ypos_reg_n_0_[1] ;
  wire \sprite_2_ypos_reg_n_0_[2] ;
  wire \sprite_2_ypos_reg_n_0_[3] ;
  wire \sprite_2_ypos_reg_n_0_[4] ;
  wire \sprite_2_ypos_reg_n_0_[5] ;
  wire \sprite_2_ypos_reg_n_0_[6] ;
  wire \sprite_2_ypos_reg_n_0_[7] ;
  wire sprite_3_n_0;
  wire [5:0]sprite_3_offset;
  wire \sprite_3_xpos_reg_n_0_[0] ;
  wire \sprite_3_xpos_reg_n_0_[1] ;
  wire \sprite_3_xpos_reg_n_0_[2] ;
  wire \sprite_3_xpos_reg_n_0_[3] ;
  wire \sprite_3_xpos_reg_n_0_[4] ;
  wire \sprite_3_xpos_reg_n_0_[5] ;
  wire \sprite_3_xpos_reg_n_0_[6] ;
  wire \sprite_3_xpos_reg_n_0_[7] ;
  wire \sprite_3_ypos_reg_n_0_[0] ;
  wire \sprite_3_ypos_reg_n_0_[1] ;
  wire \sprite_3_ypos_reg_n_0_[2] ;
  wire \sprite_3_ypos_reg_n_0_[3] ;
  wire \sprite_3_ypos_reg_n_0_[4] ;
  wire \sprite_3_ypos_reg_n_0_[5] ;
  wire \sprite_3_ypos_reg_n_0_[6] ;
  wire \sprite_3_ypos_reg_n_0_[7] ;
  wire sprite_4_n_0;
  wire sprite_4_n_1;
  wire sprite_4_n_12;
  wire sprite_4_n_13;
  wire sprite_4_n_14;
  wire sprite_4_n_15;
  wire sprite_4_n_2;
  wire sprite_4_n_3;
  wire sprite_4_n_4;
  wire sprite_4_n_5;
  wire sprite_4_n_7;
  wire [5:0]sprite_4_offset;
  wire \sprite_4_xpos_reg_n_0_[0] ;
  wire \sprite_4_xpos_reg_n_0_[1] ;
  wire \sprite_4_xpos_reg_n_0_[2] ;
  wire \sprite_4_xpos_reg_n_0_[3] ;
  wire \sprite_4_xpos_reg_n_0_[4] ;
  wire \sprite_4_xpos_reg_n_0_[5] ;
  wire \sprite_4_xpos_reg_n_0_[6] ;
  wire \sprite_4_xpos_reg_n_0_[7] ;
  wire \sprite_4_ypos_reg_n_0_[0] ;
  wire \sprite_4_ypos_reg_n_0_[1] ;
  wire \sprite_4_ypos_reg_n_0_[2] ;
  wire \sprite_4_ypos_reg_n_0_[3] ;
  wire \sprite_4_ypos_reg_n_0_[4] ;
  wire \sprite_4_ypos_reg_n_0_[5] ;
  wire \sprite_4_ypos_reg_n_0_[6] ;
  wire \sprite_4_ypos_reg_n_0_[7] ;
  wire sprite_5_n_0;
  wire sprite_5_n_5;
  wire sprite_5_n_6;
  wire sprite_5_n_7;
  wire sprite_5_n_9;
  wire [5:0]sprite_5_offset;
  wire \sprite_5_xpos_reg_n_0_[0] ;
  wire \sprite_5_xpos_reg_n_0_[1] ;
  wire \sprite_5_xpos_reg_n_0_[2] ;
  wire \sprite_5_xpos_reg_n_0_[3] ;
  wire \sprite_5_xpos_reg_n_0_[4] ;
  wire \sprite_5_xpos_reg_n_0_[5] ;
  wire \sprite_5_xpos_reg_n_0_[6] ;
  wire \sprite_5_xpos_reg_n_0_[7] ;
  wire \sprite_5_ypos_reg_n_0_[0] ;
  wire \sprite_5_ypos_reg_n_0_[1] ;
  wire \sprite_5_ypos_reg_n_0_[2] ;
  wire \sprite_5_ypos_reg_n_0_[3] ;
  wire \sprite_5_ypos_reg_n_0_[4] ;
  wire \sprite_5_ypos_reg_n_0_[5] ;
  wire \sprite_5_ypos_reg_n_0_[6] ;
  wire \sprite_5_ypos_reg_n_0_[7] ;
  wire sprite_6_n_0;
  wire sprite_6_n_2;
  wire [5:0]sprite_6_offset;
  wire \sprite_6_xpos_reg_n_0_[0] ;
  wire \sprite_6_xpos_reg_n_0_[1] ;
  wire \sprite_6_xpos_reg_n_0_[2] ;
  wire \sprite_6_xpos_reg_n_0_[3] ;
  wire \sprite_6_xpos_reg_n_0_[4] ;
  wire \sprite_6_xpos_reg_n_0_[5] ;
  wire \sprite_6_xpos_reg_n_0_[6] ;
  wire \sprite_6_xpos_reg_n_0_[7] ;
  wire \sprite_6_ypos_reg_n_0_[0] ;
  wire \sprite_6_ypos_reg_n_0_[1] ;
  wire \sprite_6_ypos_reg_n_0_[2] ;
  wire \sprite_6_ypos_reg_n_0_[3] ;
  wire \sprite_6_ypos_reg_n_0_[4] ;
  wire \sprite_6_ypos_reg_n_0_[5] ;
  wire \sprite_6_ypos_reg_n_0_[6] ;
  wire \sprite_6_ypos_reg_n_0_[7] ;
  wire sprite_7_n_0;
  wire sprite_7_n_1;
  wire sprite_7_n_10;
  wire sprite_7_n_11;
  wire sprite_7_n_14;
  wire sprite_7_n_15;
  wire sprite_7_n_2;
  wire sprite_7_n_3;
  wire sprite_7_n_4;
  wire sprite_7_n_5;
  wire sprite_7_n_6;
  wire sprite_7_n_7;
  wire sprite_7_n_9;
  wire [5:0]sprite_7_offset;
  wire \sprite_7_xpos_reg_n_0_[0] ;
  wire \sprite_7_xpos_reg_n_0_[1] ;
  wire \sprite_7_xpos_reg_n_0_[2] ;
  wire \sprite_7_xpos_reg_n_0_[3] ;
  wire \sprite_7_xpos_reg_n_0_[4] ;
  wire \sprite_7_xpos_reg_n_0_[5] ;
  wire \sprite_7_xpos_reg_n_0_[6] ;
  wire \sprite_7_xpos_reg_n_0_[7] ;
  wire \sprite_7_ypos_reg_n_0_[0] ;
  wire \sprite_7_ypos_reg_n_0_[1] ;
  wire \sprite_7_ypos_reg_n_0_[2] ;
  wire \sprite_7_ypos_reg_n_0_[3] ;
  wire \sprite_7_ypos_reg_n_0_[4] ;
  wire \sprite_7_ypos_reg_n_0_[5] ;
  wire \sprite_7_ypos_reg_n_0_[6] ;
  wire \sprite_7_ypos_reg_n_0_[7] ;
  wire [7:0]sprite_data_location;
  wire sprite_data_location0;
  wire [7:0]\sprite_data_reg[0] ;
  wire [7:0]\sprite_data_reg[0]_0 ;
  wire sprite_display_region15_in;
  wire sprite_display_region15_in_11;
  wire sprite_display_region15_in_14;
  wire sprite_display_region15_in_17;
  wire sprite_display_region15_in_3;
  wire sprite_display_region15_in_6;
  wire sprite_display_region15_in_8;
  wire \sprite_msb_x_reg_n_0_[0] ;
  wire \sprite_msb_x_reg_n_0_[1] ;
  wire \sprite_msb_x_reg_n_0_[2] ;
  wire \sprite_msb_x_reg_n_0_[3] ;
  wire \sprite_msb_x_reg_n_0_[4] ;
  wire \sprite_msb_x_reg_n_0_[5] ;
  wire \sprite_msb_x_reg_n_0_[6] ;
  wire \sprite_multi_color_0_reg_n_0_[0] ;
  wire \sprite_multi_color_0_reg_n_0_[1] ;
  wire \sprite_multi_color_0_reg_n_0_[2] ;
  wire \sprite_multi_color_0_reg_n_0_[3] ;
  wire \sprite_multi_color_0_reg_n_0_[4] ;
  wire \sprite_multi_color_0_reg_n_0_[5] ;
  wire \sprite_multi_color_0_reg_n_0_[6] ;
  wire \sprite_multi_color_0_reg_n_0_[7] ;
  wire \sprite_multi_color_1_reg_n_0_[0] ;
  wire \sprite_multi_color_1_reg_n_0_[1] ;
  wire \sprite_multi_color_1_reg_n_0_[2] ;
  wire \sprite_multi_color_1_reg_n_0_[3] ;
  wire \sprite_multi_color_1_reg_n_0_[4] ;
  wire \sprite_multi_color_1_reg_n_0_[5] ;
  wire \sprite_multi_color_1_reg_n_0_[6] ;
  wire \sprite_multi_color_1_reg_n_0_[7] ;
  wire [5:0]sprite_offset;
  wire \sprite_primary_color_0_reg_n_0_[0] ;
  wire \sprite_primary_color_0_reg_n_0_[1] ;
  wire \sprite_primary_color_0_reg_n_0_[2] ;
  wire \sprite_primary_color_0_reg_n_0_[3] ;
  wire \sprite_primary_color_0_reg_n_0_[4] ;
  wire \sprite_primary_color_0_reg_n_0_[5] ;
  wire \sprite_primary_color_0_reg_n_0_[6] ;
  wire \sprite_primary_color_0_reg_n_0_[7] ;
  wire \sprite_primary_color_1_reg_n_0_[0] ;
  wire \sprite_primary_color_1_reg_n_0_[1] ;
  wire \sprite_primary_color_1_reg_n_0_[2] ;
  wire \sprite_primary_color_1_reg_n_0_[3] ;
  wire \sprite_primary_color_2_reg_n_0_[0] ;
  wire \sprite_primary_color_2_reg_n_0_[1] ;
  wire \sprite_primary_color_2_reg_n_0_[2] ;
  wire \sprite_primary_color_2_reg_n_0_[3] ;
  wire \sprite_primary_color_3_reg_n_0_[0] ;
  wire \sprite_primary_color_3_reg_n_0_[1] ;
  wire \sprite_primary_color_3_reg_n_0_[2] ;
  wire \sprite_primary_color_3_reg_n_0_[3] ;
  wire \sprite_primary_color_4_reg_n_0_[0] ;
  wire \sprite_primary_color_4_reg_n_0_[1] ;
  wire \sprite_primary_color_4_reg_n_0_[2] ;
  wire \sprite_primary_color_4_reg_n_0_[3] ;
  wire \sprite_primary_color_5_reg_n_0_[0] ;
  wire \sprite_primary_color_5_reg_n_0_[1] ;
  wire \sprite_primary_color_5_reg_n_0_[2] ;
  wire \sprite_primary_color_5_reg_n_0_[3] ;
  wire \sprite_primary_color_5_reg_n_0_[4] ;
  wire \sprite_primary_color_5_reg_n_0_[5] ;
  wire \sprite_primary_color_5_reg_n_0_[6] ;
  wire \sprite_primary_color_5_reg_n_0_[7] ;
  wire \sprite_primary_color_6_reg_n_0_[0] ;
  wire \sprite_primary_color_6_reg_n_0_[1] ;
  wire \sprite_primary_color_6_reg_n_0_[2] ;
  wire \sprite_primary_color_6_reg_n_0_[3] ;
  wire \sprite_primary_color_6_reg_n_0_[4] ;
  wire \sprite_primary_color_6_reg_n_0_[5] ;
  wire \sprite_primary_color_6_reg_n_0_[6] ;
  wire \sprite_primary_color_6_reg_n_0_[7] ;
  wire \sprite_primary_color_7_reg_n_0_[0] ;
  wire \sprite_primary_color_7_reg_n_0_[1] ;
  wire \sprite_primary_color_7_reg_n_0_[2] ;
  wire \sprite_primary_color_7_reg_n_0_[3] ;
  wire \sprite_primary_color_7_reg_n_0_[4] ;
  wire \sprite_primary_color_7_reg_n_0_[5] ;
  wire \sprite_primary_color_7_reg_n_0_[6] ;
  wire \sprite_primary_color_7_reg_n_0_[7] ;
  wire \sprite_priority_reg_n_0_[0] ;
  wire \sprite_priority_reg_n_0_[1] ;
  wire \sprite_priority_reg_n_0_[2] ;
  wire \sprite_priority_reg_n_0_[3] ;
  wire \sprite_priority_reg_n_0_[4] ;
  wire \sprite_priority_reg_n_0_[5] ;
  wire \sprite_priority_reg_n_0_[6] ;
  wire \sprite_priority_reg_n_0_[7] ;
  wire \state_reg[5] ;
  wire \state_reg[5]_0 ;
  wire [7:0]\state_reg[5]_1 ;
  wire store_sprite_pixel_byte;
  wire \toggle[1]_i_11__0_n_0 ;
  wire \toggle[1]_i_11__1_n_0 ;
  wire \toggle[1]_i_11__2_n_0 ;
  wire \toggle[1]_i_11__3_n_0 ;
  wire \toggle[1]_i_11__4_n_0 ;
  wire \toggle[1]_i_11__5_n_0 ;
  wire \toggle[1]_i_11__6_n_0 ;
  wire \toggle[1]_i_12__0_n_0 ;
  wire \toggle[1]_i_12__1_n_0 ;
  wire \toggle[1]_i_12__2_n_0 ;
  wire \toggle[1]_i_12__3_n_0 ;
  wire \toggle[1]_i_12__4_n_0 ;
  wire \toggle[1]_i_12__5_n_0 ;
  wire \toggle[1]_i_12_n_0 ;
  wire \toggle[1]_i_32__0_n_0 ;
  wire \toggle[1]_i_32__1_n_0 ;
  wire \toggle[1]_i_32__2_n_0 ;
  wire \toggle[1]_i_32__3_n_0 ;
  wire \toggle[1]_i_32__4_n_0 ;
  wire \toggle[1]_i_32__5_n_0 ;
  wire \toggle[1]_i_32_n_0 ;
  wire \toggle[1]_i_33__0_n_0 ;
  wire \toggle[1]_i_33__1_n_0 ;
  wire \toggle[1]_i_33__2_n_0 ;
  wire \toggle[1]_i_33__3_n_0 ;
  wire \toggle[1]_i_33__4_n_0 ;
  wire \toggle[1]_i_33__5_n_0 ;
  wire \toggle[1]_i_33_n_0 ;
  wire \toggle[1]_i_34__0_n_0 ;
  wire \toggle[1]_i_34__1_n_0 ;
  wire \toggle[1]_i_34__2_n_0 ;
  wire \toggle[1]_i_34__3_n_0 ;
  wire \toggle[1]_i_34__4_n_0 ;
  wire \toggle[1]_i_34__5_n_0 ;
  wire \toggle[1]_i_34_n_0 ;
  wire \toggle[1]_i_35__0_n_0 ;
  wire \toggle[1]_i_35__1_n_0 ;
  wire \toggle[1]_i_35__2_n_0 ;
  wire \toggle[1]_i_35__3_n_0 ;
  wire \toggle[1]_i_35__4_n_0 ;
  wire \toggle[1]_i_35__5_n_0 ;
  wire \toggle[1]_i_35__6_n_0 ;
  wire \toggle[1]_i_36__0_n_0 ;
  wire \toggle[1]_i_36__1_n_0 ;
  wire \toggle[1]_i_36__2_n_0 ;
  wire \toggle[1]_i_36__3_n_0 ;
  wire \toggle[1]_i_36__4_n_0 ;
  wire \toggle[1]_i_36__5_n_0 ;
  wire \toggle[1]_i_36__6_n_0 ;
  wire \toggle[1]_i_37__0_n_0 ;
  wire \toggle[1]_i_37__1_n_0 ;
  wire \toggle[1]_i_37__2_n_0 ;
  wire \toggle[1]_i_37__3_n_0 ;
  wire \toggle[1]_i_37__4_n_0 ;
  wire \toggle[1]_i_37__5_n_0 ;
  wire \toggle[1]_i_37_n_0 ;
  wire \toggle[1]_i_38__0_n_0 ;
  wire \toggle[1]_i_38__1_n_0 ;
  wire \toggle[1]_i_38__2_n_0 ;
  wire \toggle[1]_i_38__3_n_0 ;
  wire \toggle[1]_i_38__4_n_0 ;
  wire \toggle[1]_i_38__5_n_0 ;
  wire \toggle[1]_i_38_n_0 ;
  wire \toggle[1]_i_39__0_n_0 ;
  wire \toggle[1]_i_39__1_n_0 ;
  wire \toggle[1]_i_39__2_n_0 ;
  wire \toggle[1]_i_39__3_n_0 ;
  wire \toggle[1]_i_39__4_n_0 ;
  wire \toggle[1]_i_39__5_n_0 ;
  wire \toggle[1]_i_39__6_n_0 ;
  wire \toggle_reg[1]_i_10__0_n_0 ;
  wire \toggle_reg[1]_i_10__0_n_1 ;
  wire \toggle_reg[1]_i_10__0_n_2 ;
  wire \toggle_reg[1]_i_10__0_n_3 ;
  wire \toggle_reg[1]_i_10__1_n_0 ;
  wire \toggle_reg[1]_i_10__1_n_1 ;
  wire \toggle_reg[1]_i_10__1_n_2 ;
  wire \toggle_reg[1]_i_10__1_n_3 ;
  wire \toggle_reg[1]_i_10__2_n_0 ;
  wire \toggle_reg[1]_i_10__2_n_1 ;
  wire \toggle_reg[1]_i_10__2_n_2 ;
  wire \toggle_reg[1]_i_10__2_n_3 ;
  wire \toggle_reg[1]_i_10__3_n_0 ;
  wire \toggle_reg[1]_i_10__3_n_1 ;
  wire \toggle_reg[1]_i_10__3_n_2 ;
  wire \toggle_reg[1]_i_10__3_n_3 ;
  wire \toggle_reg[1]_i_10__4_n_0 ;
  wire \toggle_reg[1]_i_10__4_n_1 ;
  wire \toggle_reg[1]_i_10__4_n_2 ;
  wire \toggle_reg[1]_i_10__4_n_3 ;
  wire \toggle_reg[1]_i_10__5_n_0 ;
  wire \toggle_reg[1]_i_10__5_n_1 ;
  wire \toggle_reg[1]_i_10__5_n_2 ;
  wire \toggle_reg[1]_i_10__5_n_3 ;
  wire \toggle_reg[1]_i_10_n_0 ;
  wire \toggle_reg[1]_i_10_n_1 ;
  wire \toggle_reg[1]_i_10_n_2 ;
  wire \toggle_reg[1]_i_10_n_3 ;
  wire [7:0]vic_reg_data_out;
  wire visible_vert1;
  wire x_pos0;
  wire \x_pos[8]_i_3_n_0 ;
  wire \x_pos[8]_i_4_n_0 ;
  wire [8:4]x_pos_reg__0;
  wire [3:0]x_pos_reg__0__0;
  wire y_pos;
  wire [8:2]y_pos0;
  wire \y_pos[1]_i_1_n_0 ;
  wire \y_pos[6]_i_2_n_0 ;
  wire \y_pos[8]_i_3_n_0 ;
  wire \y_pos[8]_i_4_n_0 ;
  wire [8:0]y_pos_minus_7;
  wire y_pos_real1;
  wire [0:0]\y_pos_reg[2]_0 ;
  wire [0:0]\y_pos_reg[2]_1 ;
  wire [0:0]\y_pos_reg[2]_2 ;
  wire [0:0]\y_pos_reg[2]_3 ;
  wire [0:0]\y_pos_reg[2]_4 ;
  wire [0:0]\y_pos_reg[2]_5 ;
  wire [0:0]\y_pos_reg[2]_6 ;
  wire [2:0]\y_pos_reg[4]_0 ;
  wire [0:0]\y_pos_reg[4]_1 ;
  wire [0:0]\y_pos_reg[4]_2 ;
  wire [0:0]\y_pos_reg[4]_3 ;
  wire [0:0]\y_pos_reg[4]_4 ;
  wire [0:0]\y_pos_reg[4]_5 ;
  wire [0:0]\y_pos_reg[4]_6 ;
  wire [0:0]\y_pos_reg[4]_7 ;
  wire [0:0]\y_pos_reg[4]_8 ;
  wire [8:0]y_pos_reg__0;
  wire [3:2]\NLW_addr_b[12]_INST_0_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_b[12]_INST_0_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_30_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_30_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_32_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_32_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_38_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_38_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_40_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_40_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_47_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_47_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_49_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_49_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_52_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_b[5]_INST_0_i_54_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_b[5]_INST_0_i_54_O_UNCONNECTED ;
  wire [0:0]\NLW_addr_b[9]_INST_0_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_is_equal_raster_delayed_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_is_equal_raster_delayed_reg_i_1_O_UNCONNECTED;
  wire [3:0]\NLW_reset_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reset_counter_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_10__1_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_10__2_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_10__3_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_10__4_O_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_10__5_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4__0_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4__1_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4__2_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4__3_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4__4_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4__5_O_UNCONNECTED ;
  wire [3:1]\NLW_toggle_reg[1]_i_4__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_toggle_reg[1]_i_4__6_O_UNCONNECTED ;

  assign data_out_reg_0__s_net_1 = \data_out_reg[0] ;
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    \addr_a[12]_INST_0_i_5 
       (.I0(ram_out[4]),
        .I1(\reg_1_6510_reg[1] ),
        .I2(vic_reg_data_out[4]),
        .I3(\addr_delayed_reg[11] ),
        .I4(ram_reg_1_4),
        .O(\IRHOLD_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    \addr_a[13]_INST_0_i_9 
       (.I0(ram_out[5]),
        .I1(\reg_1_6510_reg[1] ),
        .I2(vic_reg_data_out[5]),
        .I3(\addr_delayed_reg[11] ),
        .I4(ram_reg_1_5),
        .O(\IRHOLD_reg[5] ));
  LUT6 #(
    .INIT(64'h8A8A8AAA80808000)) 
    \addr_a[9]_INST_0_i_6 
       (.I0(\addr_delayed_reg[11] ),
        .I1(vic_reg_data_out[1]),
        .I2(\reg_1_6510_reg[2] [2]),
        .I3(\reg_1_6510_reg[2] [0]),
        .I4(\reg_1_6510_reg[2] [1]),
        .I5(ram_out[1]),
        .O(\IRHOLD_reg[1] ));
  LUT5 #(
    .INIT(32'hFF4E004E)) 
    \addr_b[0]_INST_0 
       (.I0(addr1),
        .I1(\addr_b[0]_INST_0_i_1_n_0 ),
        .I2(x_pos_reg__0[4]),
        .I3(addr148_out),
        .I4(\char_line_num_reg_n_0_[0] ),
        .O(addr_b));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hE22E)) 
    \addr_b[0]_INST_0_i_1 
       (.I0(screen_mem_pos_reg__0[0]),
        .I1(p_45_in),
        .I2(sprite_offset[0]),
        .I3(x_pos_reg__0__0[2]),
        .O(\addr_b[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[10]_INST_0 
       (.I0(\addr_b[10]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[7]),
        .I2(bit_data_pointer0[7]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \addr_b[10]_INST_0_i_1 
       (.I0(\mem_pointers_reg_n_0_[4] ),
        .I1(addr1),
        .I2(p_45_in),
        .I3(sprite_data_location[4]),
        .O(\addr_b[10]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[11]_INST_0 
       (.I0(\addr_b[11]_INST_0_i_1_n_0 ),
        .I1(\mem_pointers_reg_n_0_[1] ),
        .I2(bit_data_pointer0[8]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \addr_b[11]_INST_0_i_1 
       (.I0(\mem_pointers_reg_n_0_[5] ),
        .I1(addr1),
        .I2(p_45_in),
        .I3(sprite_data_location[5]),
        .O(\addr_b[11]_INST_0_i_1_n_0 ));
  CARRY4 \addr_b[12]_INST_0_i_2 
       (.CI(\addr_b[9]_INST_0_i_2_n_0 ),
        .CO({\NLW_addr_b[12]_INST_0_i_2_CO_UNCONNECTED [3:2],\addr_b[12]_INST_0_i_2_n_2 ,\addr_b[12]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,char_line_pointer_reg__0[7]}),
        .O({\NLW_addr_b[12]_INST_0_i_2_O_UNCONNECTED [3],bit_data_pointer0[9:7]}),
        .S({1'b0,\addr_b[12]_INST_0_i_3_n_0 ,\addr_b[12]_INST_0_i_4_n_0 ,\addr_b[12]_INST_0_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[12]_INST_0_i_3 
       (.I0(char_line_pointer_reg__0[9]),
        .O(\addr_b[12]_INST_0_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[12]_INST_0_i_4 
       (.I0(char_line_pointer_reg__0[8]),
        .O(\addr_b[12]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[12]_INST_0_i_5 
       (.I0(char_line_pointer_reg__0[7]),
        .I1(char_pointer_in_line_reg__0[7]),
        .O(\addr_b[12]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \addr_b[13]_INST_0_i_1 
       (.I0(p_45_in),
        .I1(\clk_div_counter_cycle_reg[2] [1]),
        .I2(\clk_div_counter_cycle_reg[2] [2]),
        .O(addr148_out));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00101010)) 
    \addr_b[13]_INST_0_i_2 
       (.I0(x_pos_reg__0__0[2]),
        .I1(x_pos_reg__0__0[3]),
        .I2(p_45_in),
        .I3(x_pos_reg__0__0[0]),
        .I4(x_pos_reg__0__0[1]),
        .O(addr1));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \addr_b[13]_INST_0_i_3 
       (.I0(x_pos_reg__0[7]),
        .I1(x_pos_reg__0[6]),
        .I2(x_pos_reg__0[5]),
        .I3(x_pos_reg__0[4]),
        .I4(\addr_b[13]_INST_0_i_4_n_0 ),
        .O(p_45_in));
  LUT6 #(
    .INIT(64'h00000004FFFFFFFF)) 
    \addr_b[13]_INST_0_i_4 
       (.I0(x_pos_reg__0__0[1]),
        .I1(x_pos_reg__0[4]),
        .I2(x_pos_reg__0__0[0]),
        .I3(\addr_b[13]_INST_0_i_5_n_0 ),
        .I4(blank_signal_INST_0_i_4_n_0),
        .I5(x_pos_reg__0[8]),
        .O(\addr_b[13]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \addr_b[13]_INST_0_i_5 
       (.I0(x_pos_reg__0[6]),
        .I1(x_pos_reg__0[5]),
        .O(\addr_b[13]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF4EE400004EE4)) 
    \addr_b[1]_INST_0 
       (.I0(addr1),
        .I1(\addr_b[1]_INST_0_i_1_n_0 ),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(addr148_out),
        .I5(\char_line_num_reg_n_0_[1] ),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'h66696669FFFF0000)) 
    \addr_b[1]_INST_0_i_1 
       (.I0(sprite_offset[1]),
        .I1(x_pos_reg__0__0[3]),
        .I2(x_pos_reg__0__0[2]),
        .I3(sprite_offset[0]),
        .I4(screen_mem_pos_reg__0[1]),
        .I5(p_45_in),
        .O(\addr_b[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[1]_INST_0_i_10 
       (.I0(sprite_4_offset[0]),
        .I1(sprite_6_offset[0]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_5_offset[0]),
        .I5(sprite_7_offset[0]),
        .O(\addr_b[1]_INST_0_i_10_n_0 ));
  CARRY4 \addr_b[1]_INST_0_i_11 
       (.CI(1'b0),
        .CO({\addr_b[1]_INST_0_i_11_n_0 ,\addr_b[1]_INST_0_i_11_n_1 ,\addr_b[1]_INST_0_i_11_n_2 ,\addr_b[1]_INST_0_i_11_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[1]_INST_0_i_27_n_0 ,\y_pos_reg[2]_3 ,\addr_b[1]_INST_0_i_29_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre_9[3:0]),
        .S({\addr_b[1]_INST_0_i_30_n_0 ,\addr_b[1]_INST_0_i_31_n_0 ,\addr_b[1]_INST_0_i_32_n_0 ,\addr_b[1]_INST_0_i_33_n_0 }));
  CARRY4 \addr_b[1]_INST_0_i_12 
       (.CI(1'b0),
        .CO({\addr_b[1]_INST_0_i_12_n_0 ,\addr_b[1]_INST_0_i_12_n_1 ,\addr_b[1]_INST_0_i_12_n_2 ,\addr_b[1]_INST_0_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[1]_INST_0_i_34_n_0 ,\y_pos_reg[2]_5 ,\addr_b[1]_INST_0_i_36_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre_15[3:0]),
        .S({\addr_b[1]_INST_0_i_37_n_0 ,\addr_b[1]_INST_0_i_38_n_0 ,\addr_b[1]_INST_0_i_39_n_0 ,\addr_b[1]_INST_0_i_40_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_13 
       (.I0(request_line_pre_18[1]),
        .I1(Q[7]),
        .I2(request_line_pre_18[0]),
        .O(sprite_7_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_14 
       (.I0(request_line_pre_18[2]),
        .I1(Q[7]),
        .I2(request_line_pre_18[1]),
        .O(request_line_16[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_15 
       (.I0(request_line_pre_12[1]),
        .I1(Q[5]),
        .I2(request_line_pre_12[0]),
        .O(sprite_5_offset[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_16 
       (.I0(request_line_pre_12[2]),
        .I1(Q[5]),
        .I2(request_line_pre_12[1]),
        .O(request_line_10));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_17 
       (.I0(request_line_pre_4[1]),
        .I1(Q[2]),
        .I2(request_line_pre_4[0]),
        .O(sprite_2_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_18 
       (.I0(request_line_pre_4[2]),
        .I1(Q[2]),
        .I2(request_line_pre_4[1]),
        .O(request_line_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_19 
       (.I0(request_line_pre[1]),
        .I1(Q[0]),
        .I2(request_line_pre[0]),
        .O(sprite_0_offset[0]));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \addr_b[1]_INST_0_i_2 
       (.I0(\addr_b[1]_INST_0_i_4_n_0 ),
        .I1(\addr_b[1]_INST_0_i_5_n_0 ),
        .I2(\addr_b[1]_INST_0_i_6_n_0 ),
        .I3(p_0_in__5),
        .I4(\addr_b[1]_INST_0_i_7_n_0 ),
        .I5(\addr_b[1]_INST_0_i_8_n_0 ),
        .O(sprite_offset[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_20 
       (.I0(request_line_pre[2]),
        .I1(Q[0]),
        .I2(request_line_pre[1]),
        .O(request_line));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_21 
       (.I0(request_line_pre_7[1]),
        .I1(Q[3]),
        .I2(request_line_pre_7[0]),
        .O(sprite_3_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_22 
       (.I0(request_line_pre_7[2]),
        .I1(Q[3]),
        .I2(request_line_pre_7[1]),
        .O(request_line_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_23 
       (.I0(request_line_pre_1[1]),
        .I1(Q[1]),
        .I2(request_line_pre_1[0]),
        .O(sprite_1_offset[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_24 
       (.I0(request_line_pre_1[2]),
        .I1(Q[1]),
        .I2(request_line_pre_1[1]),
        .O(request_line_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_25 
       (.I0(request_line_pre_9[1]),
        .I1(Q[4]),
        .I2(request_line_pre_9[0]),
        .O(sprite_4_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[1]_INST_0_i_26 
       (.I0(request_line_pre_15[1]),
        .I1(Q[6]),
        .I2(request_line_pre_15[0]),
        .O(sprite_6_offset[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[1]_INST_0_i_27 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[1]_INST_0_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[1]_INST_0_i_29 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[1]_INST_0_i_29_n_0 ));
  MUXF7 \addr_b[1]_INST_0_i_3 
       (.I0(\addr_b[1]_INST_0_i_9_n_0 ),
        .I1(\addr_b[1]_INST_0_i_10_n_0 ),
        .O(sprite_offset[0]),
        .S(p_0_in__5));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[1]_INST_0_i_30 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_4_ypos_reg_n_0_[3] ),
        .O(\addr_b[1]_INST_0_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[1]_INST_0_i_31 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_4_ypos_reg_n_0_[2] ),
        .O(\addr_b[1]_INST_0_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[1]_INST_0_i_32 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_4_ypos_reg_n_0_[1] ),
        .O(\addr_b[1]_INST_0_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[1]_INST_0_i_33 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_4_ypos_reg_n_0_[0] ),
        .O(\addr_b[1]_INST_0_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[1]_INST_0_i_34 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[1]_INST_0_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[1]_INST_0_i_36 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[1]_INST_0_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[1]_INST_0_i_37 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_6_ypos_reg_n_0_[3] ),
        .O(\addr_b[1]_INST_0_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[1]_INST_0_i_38 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_6_ypos_reg_n_0_[2] ),
        .O(\addr_b[1]_INST_0_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[1]_INST_0_i_39 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_6_ypos_reg_n_0_[1] ),
        .O(\addr_b[1]_INST_0_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0800808808888000)) 
    \addr_b[1]_INST_0_i_4 
       (.I0(x_pos_reg__0[4]),
        .I1(x_pos_reg__0[5]),
        .I2(request_line_pre_9[2]),
        .I3(Q[4]),
        .I4(request_line_pre_9[1]),
        .I5(request_line_pre_9[0]),
        .O(\addr_b[1]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[1]_INST_0_i_40 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_6_ypos_reg_n_0_[0] ),
        .O(\addr_b[1]_INST_0_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0200202202222000)) 
    \addr_b[1]_INST_0_i_5 
       (.I0(x_pos_reg__0[4]),
        .I1(x_pos_reg__0[5]),
        .I2(request_line_pre_15[2]),
        .I3(Q[6]),
        .I4(request_line_pre_15[1]),
        .I5(request_line_pre_15[0]),
        .O(\addr_b[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000066660FF0)) 
    \addr_b[1]_INST_0_i_6 
       (.I0(sprite_7_offset[0]),
        .I1(request_line_16[1]),
        .I2(sprite_5_offset[0]),
        .I3(request_line_10),
        .I4(x_pos_reg__0[5]),
        .I5(x_pos_reg__0[4]),
        .O(\addr_b[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0666600000000)) 
    \addr_b[1]_INST_0_i_7 
       (.I0(sprite_2_offset[0]),
        .I1(request_line_2[1]),
        .I2(sprite_0_offset[0]),
        .I3(request_line),
        .I4(x_pos_reg__0[5]),
        .I5(x_pos_reg__0[4]),
        .O(\addr_b[1]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000066660FF0)) 
    \addr_b[1]_INST_0_i_8 
       (.I0(sprite_3_offset[0]),
        .I1(request_line_5[1]),
        .I2(sprite_1_offset[0]),
        .I3(request_line_0),
        .I4(x_pos_reg__0[5]),
        .I5(x_pos_reg__0[4]),
        .O(\addr_b[1]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[1]_INST_0_i_9 
       (.I0(sprite_0_offset[0]),
        .I1(sprite_2_offset[0]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_1_offset[0]),
        .I5(sprite_3_offset[0]),
        .O(\addr_b[1]_INST_0_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \addr_b[2]_INST_0 
       (.I0(addr1),
        .I1(\addr_b[2]_INST_0_i_1_n_0 ),
        .I2(p_0_in__5),
        .I3(addr148_out),
        .I4(\char_line_num_reg_n_0_[2] ),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h3ACA)) 
    \addr_b[2]_INST_0_i_1 
       (.I0(screen_mem_pos_reg__0[2]),
        .I1(\addr_b[3]_INST_0_i_3_n_0 ),
        .I2(p_45_in),
        .I3(sprite_offset[2]),
        .O(\addr_b[2]_INST_0_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_b[2]_INST_0_i_2 
       (.I0(x_pos_reg__0[4]),
        .I1(x_pos_reg__0[5]),
        .I2(x_pos_reg__0[6]),
        .O(p_0_in__5));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[3]_INST_0 
       (.I0(\addr_b[3]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[0]),
        .I2(char_pointer_in_line_reg__0[0]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hFF78FF78FFFFFF00)) 
    \addr_b[3]_INST_0_i_1 
       (.I0(sprite_offset[2]),
        .I1(\addr_b[3]_INST_0_i_3_n_0 ),
        .I2(sprite_offset[3]),
        .I3(addr1),
        .I4(screen_mem_pos_reg__0[3]),
        .I5(p_45_in),
        .O(\addr_b[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_10 
       (.I0(request_line_pre_4[0]),
        .I1(request_line_pre_4[3]),
        .I2(Q[2]),
        .I3(request_line_pre_4[2]),
        .I4(request_line_pre_4[1]),
        .O(sprite_2_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_11 
       (.I0(request_line_pre_1[0]),
        .I1(request_line_pre_1[3]),
        .I2(Q[1]),
        .I3(request_line_pre_1[2]),
        .I4(request_line_pre_1[1]),
        .O(sprite_1_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_12 
       (.I0(request_line_pre_7[0]),
        .I1(request_line_pre_7[3]),
        .I2(Q[3]),
        .I3(request_line_pre_7[2]),
        .I4(request_line_pre_7[1]),
        .O(sprite_3_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_13 
       (.I0(request_line_pre_9[0]),
        .I1(request_line_pre_9[3]),
        .I2(Q[4]),
        .I3(request_line_pre_9[2]),
        .I4(request_line_pre_9[1]),
        .O(sprite_4_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_14 
       (.I0(request_line_pre_15[0]),
        .I1(request_line_pre_15[3]),
        .I2(Q[6]),
        .I3(request_line_pre_15[2]),
        .I4(request_line_pre_15[1]),
        .O(sprite_6_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_15 
       (.I0(request_line_pre_12[0]),
        .I1(request_line_pre_12[3]),
        .I2(Q[5]),
        .I3(request_line_pre_12[2]),
        .I4(request_line_pre_12[1]),
        .O(sprite_5_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_16 
       (.I0(request_line_pre_18[0]),
        .I1(request_line_pre_18[3]),
        .I2(Q[7]),
        .I3(request_line_pre_18[2]),
        .I4(request_line_pre_18[1]),
        .O(sprite_7_offset[2]));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_17 
       (.I0(request_line_pre[0]),
        .I1(request_line_pre[1]),
        .I2(request_line_pre[4]),
        .I3(Q[0]),
        .I4(request_line_pre[3]),
        .I5(request_line_pre[2]),
        .O(sprite_0_offset[3]));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_18 
       (.I0(request_line_pre_4[0]),
        .I1(request_line_pre_4[1]),
        .I2(request_line_pre_4[4]),
        .I3(Q[2]),
        .I4(request_line_pre_4[3]),
        .I5(request_line_pre_4[2]),
        .O(sprite_2_offset[3]));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_19 
       (.I0(request_line_pre_1[0]),
        .I1(request_line_pre_1[1]),
        .I2(request_line_pre_1[4]),
        .I3(Q[1]),
        .I4(request_line_pre_1[3]),
        .I5(request_line_pre_1[2]),
        .O(sprite_1_offset[3]));
  MUXF7 \addr_b[3]_INST_0_i_2 
       (.I0(\addr_b[3]_INST_0_i_5_n_0 ),
        .I1(\addr_b[3]_INST_0_i_6_n_0 ),
        .O(sprite_offset[2]),
        .S(p_0_in__5));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_20 
       (.I0(request_line_pre_7[0]),
        .I1(request_line_pre_7[1]),
        .I2(request_line_pre_7[4]),
        .I3(Q[3]),
        .I4(request_line_pre_7[3]),
        .I5(request_line_pre_7[2]),
        .O(sprite_3_offset[3]));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_21 
       (.I0(request_line_pre_9[0]),
        .I1(request_line_pre_9[1]),
        .I2(request_line_pre_9[4]),
        .I3(Q[4]),
        .I4(request_line_pre_9[3]),
        .I5(request_line_pre_9[2]),
        .O(sprite_4_offset[3]));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_22 
       (.I0(request_line_pre_15[0]),
        .I1(request_line_pre_15[1]),
        .I2(request_line_pre_15[4]),
        .I3(Q[6]),
        .I4(request_line_pre_15[3]),
        .I5(request_line_pre_15[2]),
        .O(sprite_6_offset[3]));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_23 
       (.I0(request_line_pre_12[0]),
        .I1(request_line_pre_12[1]),
        .I2(request_line_pre_12[4]),
        .I3(Q[5]),
        .I4(request_line_pre_12[3]),
        .I5(request_line_pre_12[2]),
        .O(sprite_5_offset[3]));
  LUT6 #(
    .INIT(64'hF0CC3C330F77F088)) 
    \addr_b[3]_INST_0_i_24 
       (.I0(request_line_pre_18[0]),
        .I1(request_line_pre_18[1]),
        .I2(request_line_pre_18[4]),
        .I3(Q[7]),
        .I4(request_line_pre_18[3]),
        .I5(request_line_pre_18[2]),
        .O(sprite_7_offset[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hE302)) 
    \addr_b[3]_INST_0_i_3 
       (.I0(sprite_offset[0]),
        .I1(x_pos_reg__0__0[2]),
        .I2(x_pos_reg__0__0[3]),
        .I3(sprite_offset[1]),
        .O(\addr_b[3]_INST_0_i_3_n_0 ));
  MUXF7 \addr_b[3]_INST_0_i_4 
       (.I0(\addr_b[3]_INST_0_i_7_n_0 ),
        .I1(\addr_b[3]_INST_0_i_8_n_0 ),
        .O(sprite_offset[3]),
        .S(p_0_in__5));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[3]_INST_0_i_5 
       (.I0(sprite_0_offset[2]),
        .I1(sprite_2_offset[2]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_1_offset[2]),
        .I5(sprite_3_offset[2]),
        .O(\addr_b[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[3]_INST_0_i_6 
       (.I0(sprite_4_offset[2]),
        .I1(sprite_6_offset[2]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_5_offset[2]),
        .I5(sprite_7_offset[2]),
        .O(\addr_b[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[3]_INST_0_i_7 
       (.I0(sprite_0_offset[3]),
        .I1(sprite_2_offset[3]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_1_offset[3]),
        .I5(sprite_3_offset[3]),
        .O(\addr_b[3]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[3]_INST_0_i_8 
       (.I0(sprite_4_offset[3]),
        .I1(sprite_6_offset[3]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_5_offset[3]),
        .I5(sprite_7_offset[3]),
        .O(\addr_b[3]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hCAC53FC0)) 
    \addr_b[3]_INST_0_i_9 
       (.I0(request_line_pre[0]),
        .I1(request_line_pre[3]),
        .I2(Q[0]),
        .I3(request_line_pre[2]),
        .I4(request_line_pre[1]),
        .O(sprite_0_offset[2]));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[4]_INST_0 
       (.I0(\addr_b[4]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[1]),
        .I2(char_pointer_in_line_reg__0[1]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hF6F6FFF0)) 
    \addr_b[4]_INST_0_i_1 
       (.I0(sprite_offset[4]),
        .I1(\addr_b[5]_INST_0_i_3_n_0 ),
        .I2(addr1),
        .I3(screen_mem_pos_reg__0[4]),
        .I4(p_45_in),
        .O(\addr_b[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[5]_INST_0 
       (.I0(\addr_b[5]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[2]),
        .I2(char_pointer_in_line_reg__0[2]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFF78FF78FFFFFF00)) 
    \addr_b[5]_INST_0_i_1 
       (.I0(sprite_offset[4]),
        .I1(\addr_b[5]_INST_0_i_3_n_0 ),
        .I2(sprite_offset[5]),
        .I3(addr1),
        .I4(screen_mem_pos_reg__0[5]),
        .I5(p_45_in),
        .O(\addr_b[5]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \addr_b[5]_INST_0_i_10 
       (.I0(x_pos_reg__0[5]),
        .I1(x_pos_reg__0[4]),
        .O(\addr_b[5]_INST_0_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_100 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_3_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_101 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[5]_INST_0_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[5]_INST_0_i_103 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[5]_INST_0_i_103_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[5]_INST_0_i_104 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_5_ypos_reg_n_0_[3] ),
        .O(\addr_b[5]_INST_0_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[5]_INST_0_i_105 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_5_ypos_reg_n_0_[2] ),
        .O(\addr_b[5]_INST_0_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_106 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_5_ypos_reg_n_0_[1] ),
        .O(\addr_b[5]_INST_0_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_107 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_5_ypos_reg_n_0_[0] ),
        .O(\addr_b[5]_INST_0_i_107_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_109 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_5_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_109_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_11 
       (.I0(request_line_pre_4[4]),
        .I1(Q[2]),
        .I2(request_line_pre_4[3]),
        .O(request_line_2[3]));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_110 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_5_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_111 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[5]_INST_0_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[5]_INST_0_i_113 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[5]_INST_0_i_113_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[5]_INST_0_i_114 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_7_ypos_reg_n_0_[3] ),
        .O(\addr_b[5]_INST_0_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[5]_INST_0_i_115 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_7_ypos_reg_n_0_[2] ),
        .O(\addr_b[5]_INST_0_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_116 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_7_ypos_reg_n_0_[1] ),
        .O(\addr_b[5]_INST_0_i_116_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_117 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_7_ypos_reg_n_0_[0] ),
        .O(\addr_b[5]_INST_0_i_117_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_119 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_7_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_119_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_12 
       (.I0(request_line_pre_4[5]),
        .I1(Q[2]),
        .I2(request_line_pre_4[4]),
        .O(request_line_2[4]));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_120 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_7_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_13 
       (.I0(request_line_pre_4[4]),
        .I1(request_line_pre_4[2]),
        .I2(Q[2]),
        .I3(request_line_pre_4[3]),
        .I4(request_line_pre_4[0]),
        .I5(request_line_pre_4[1]),
        .O(\addr_b[5]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h000000009696FF00)) 
    \addr_b[5]_INST_0_i_14 
       (.I0(\addr_b[5]_INST_0_i_34_n_0 ),
        .I1(request_line_5[4]),
        .I2(request_line_5[3]),
        .I3(sprite_1_offset[4]),
        .I4(x_pos_reg__0[5]),
        .I5(x_pos_reg__0[4]),
        .O(\addr_b[5]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA0820A820A28A028)) 
    \addr_b[5]_INST_0_i_15 
       (.I0(\addr_b[5]_INST_0_i_28_n_0 ),
        .I1(request_line_pre_9[3]),
        .I2(request_line_pre_9[4]),
        .I3(Q[4]),
        .I4(request_line_pre_9[5]),
        .I5(\addr_b[5]_INST_0_i_39_n_0 ),
        .O(\addr_b[5]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_16 
       (.I0(request_line_pre_15[4]),
        .I1(Q[6]),
        .I2(request_line_pre_15[3]),
        .O(request_line_13[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_17 
       (.I0(request_line_pre_15[5]),
        .I1(Q[6]),
        .I2(request_line_pre_15[4]),
        .O(request_line_13[4]));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_18 
       (.I0(request_line_pre_15[4]),
        .I1(request_line_pre_15[2]),
        .I2(Q[6]),
        .I3(request_line_pre_15[3]),
        .I4(request_line_pre_15[0]),
        .I5(request_line_pre_15[1]),
        .O(\addr_b[5]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000009696FF00)) 
    \addr_b[5]_INST_0_i_19 
       (.I0(\addr_b[5]_INST_0_i_41_n_0 ),
        .I1(request_line_16[4]),
        .I2(request_line_16[3]),
        .I3(sprite_5_offset[4]),
        .I4(x_pos_reg__0[5]),
        .I5(x_pos_reg__0[4]),
        .O(\addr_b[5]_INST_0_i_19_n_0 ));
  MUXF7 \addr_b[5]_INST_0_i_2 
       (.I0(\addr_b[5]_INST_0_i_5_n_0 ),
        .I1(\addr_b[5]_INST_0_i_6_n_0 ),
        .O(sprite_offset[4]),
        .S(p_0_in__5));
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_20 
       (.I0(\addr_b[5]_INST_0_i_31_n_0 ),
        .I1(request_line_pre[3]),
        .I2(request_line_pre[5]),
        .I3(Q[0]),
        .I4(request_line_pre[4]),
        .O(sprite_0_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_21 
       (.I0(\addr_b[5]_INST_0_i_13_n_0 ),
        .I1(request_line_pre_4[3]),
        .I2(request_line_pre_4[5]),
        .I3(Q[2]),
        .I4(request_line_pre_4[4]),
        .O(sprite_2_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_22 
       (.I0(\addr_b[5]_INST_0_i_45_n_0 ),
        .I1(request_line_pre_1[3]),
        .I2(request_line_pre_1[5]),
        .I3(Q[1]),
        .I4(request_line_pre_1[4]),
        .O(sprite_1_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_23 
       (.I0(\addr_b[5]_INST_0_i_34_n_0 ),
        .I1(request_line_pre_7[3]),
        .I2(request_line_pre_7[5]),
        .I3(Q[3]),
        .I4(request_line_pre_7[4]),
        .O(sprite_3_offset[5]));
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_24 
       (.I0(\addr_b[5]_INST_0_i_39_n_0 ),
        .I1(request_line_pre_9[3]),
        .I2(request_line_pre_9[5]),
        .I3(Q[4]),
        .I4(request_line_pre_9[4]),
        .O(sprite_4_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_25 
       (.I0(\addr_b[5]_INST_0_i_18_n_0 ),
        .I1(request_line_pre_15[3]),
        .I2(request_line_pre_15[5]),
        .I3(Q[6]),
        .I4(request_line_pre_15[4]),
        .O(sprite_6_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_26 
       (.I0(\addr_b[5]_INST_0_i_50_n_0 ),
        .I1(request_line_pre_12[3]),
        .I2(request_line_pre_12[5]),
        .I3(Q[5]),
        .I4(request_line_pre_12[4]),
        .O(sprite_5_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0AE15078)) 
    \addr_b[5]_INST_0_i_27 
       (.I0(\addr_b[5]_INST_0_i_41_n_0 ),
        .I1(request_line_pre_18[3]),
        .I2(request_line_pre_18[5]),
        .I3(Q[7]),
        .I4(request_line_pre_18[4]),
        .O(sprite_7_offset[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \addr_b[5]_INST_0_i_28 
       (.I0(x_pos_reg__0[5]),
        .I1(x_pos_reg__0[4]),
        .O(\addr_b[5]_INST_0_i_28_n_0 ));
  CARRY4 \addr_b[5]_INST_0_i_29 
       (.CI(1'b0),
        .CO({\addr_b[5]_INST_0_i_29_n_0 ,\addr_b[5]_INST_0_i_29_n_1 ,\addr_b[5]_INST_0_i_29_n_2 ,\addr_b[5]_INST_0_i_29_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[5]_INST_0_i_55_n_0 ,DI,\addr_b[5]_INST_0_i_57_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre[3:0]),
        .S({\addr_b[5]_INST_0_i_58_n_0 ,\addr_b[5]_INST_0_i_59_n_0 ,\addr_b[5]_INST_0_i_60_n_0 ,\addr_b[5]_INST_0_i_61_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \addr_b[5]_INST_0_i_3 
       (.I0(sprite_offset[2]),
        .I1(\addr_b[3]_INST_0_i_3_n_0 ),
        .I2(sprite_offset[3]),
        .O(\addr_b[5]_INST_0_i_3_n_0 ));
  CARRY4 \addr_b[5]_INST_0_i_30 
       (.CI(\addr_b[5]_INST_0_i_29_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_30_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_1 }),
        .O({\NLW_addr_b[5]_INST_0_i_30_O_UNCONNECTED [3:2],request_line_pre[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_63_n_0 ,\addr_b[5]_INST_0_i_64_n_0 }));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_31 
       (.I0(request_line_pre[4]),
        .I1(request_line_pre[2]),
        .I2(Q[0]),
        .I3(request_line_pre[3]),
        .I4(request_line_pre[0]),
        .I5(request_line_pre[1]),
        .O(\addr_b[5]_INST_0_i_31_n_0 ));
  CARRY4 \addr_b[5]_INST_0_i_32 
       (.CI(\addr_b[5]_INST_0_i_33_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_32_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_3 }),
        .O({\NLW_addr_b[5]_INST_0_i_32_O_UNCONNECTED [3:2],request_line_pre_4[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_66_n_0 ,\addr_b[5]_INST_0_i_67_n_0 }));
  CARRY4 \addr_b[5]_INST_0_i_33 
       (.CI(1'b0),
        .CO({\addr_b[5]_INST_0_i_33_n_0 ,\addr_b[5]_INST_0_i_33_n_1 ,\addr_b[5]_INST_0_i_33_n_2 ,\addr_b[5]_INST_0_i_33_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[5]_INST_0_i_68_n_0 ,\y_pos_reg[2]_1 ,\addr_b[5]_INST_0_i_70_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre_4[3:0]),
        .S({\addr_b[5]_INST_0_i_71_n_0 ,\addr_b[5]_INST_0_i_72_n_0 ,\addr_b[5]_INST_0_i_73_n_0 ,\addr_b[5]_INST_0_i_74_n_0 }));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_34 
       (.I0(request_line_pre_7[4]),
        .I1(request_line_pre_7[2]),
        .I2(Q[3]),
        .I3(request_line_pre_7[3]),
        .I4(request_line_pre_7[0]),
        .I5(request_line_pre_7[1]),
        .O(\addr_b[5]_INST_0_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_35 
       (.I0(request_line_pre_7[5]),
        .I1(Q[3]),
        .I2(request_line_pre_7[4]),
        .O(request_line_5[4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_36 
       (.I0(request_line_pre_7[4]),
        .I1(Q[3]),
        .I2(request_line_pre_7[3]),
        .O(request_line_5[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h9A65956A)) 
    \addr_b[5]_INST_0_i_37 
       (.I0(\addr_b[5]_INST_0_i_45_n_0 ),
        .I1(request_line_pre_1[5]),
        .I2(Q[1]),
        .I3(request_line_pre_1[4]),
        .I4(request_line_pre_1[3]),
        .O(sprite_1_offset[4]));
  CARRY4 \addr_b[5]_INST_0_i_38 
       (.CI(\addr_b[1]_INST_0_i_11_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_38_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_5 }),
        .O({\NLW_addr_b[5]_INST_0_i_38_O_UNCONNECTED [3:2],request_line_pre_9[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_76_n_0 ,\addr_b[5]_INST_0_i_77_n_0 }));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_39 
       (.I0(request_line_pre_9[4]),
        .I1(request_line_pre_9[2]),
        .I2(Q[4]),
        .I3(request_line_pre_9[3]),
        .I4(request_line_pre_9[0]),
        .I5(request_line_pre_9[1]),
        .O(\addr_b[5]_INST_0_i_39_n_0 ));
  MUXF7 \addr_b[5]_INST_0_i_4 
       (.I0(\addr_b[5]_INST_0_i_7_n_0 ),
        .I1(\addr_b[5]_INST_0_i_8_n_0 ),
        .O(sprite_offset[5]),
        .S(p_0_in__5));
  CARRY4 \addr_b[5]_INST_0_i_40 
       (.CI(\addr_b[1]_INST_0_i_12_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_40_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_7 }),
        .O({\NLW_addr_b[5]_INST_0_i_40_O_UNCONNECTED [3:2],request_line_pre_15[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_79_n_0 ,\addr_b[5]_INST_0_i_80_n_0 }));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_41 
       (.I0(request_line_pre_18[4]),
        .I1(request_line_pre_18[2]),
        .I2(Q[7]),
        .I3(request_line_pre_18[3]),
        .I4(request_line_pre_18[0]),
        .I5(request_line_pre_18[1]),
        .O(\addr_b[5]_INST_0_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_42 
       (.I0(request_line_pre_18[5]),
        .I1(Q[7]),
        .I2(request_line_pre_18[4]),
        .O(request_line_16[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_b[5]_INST_0_i_43 
       (.I0(request_line_pre_18[4]),
        .I1(Q[7]),
        .I2(request_line_pre_18[3]),
        .O(request_line_16[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h9A65956A)) 
    \addr_b[5]_INST_0_i_44 
       (.I0(\addr_b[5]_INST_0_i_50_n_0 ),
        .I1(request_line_pre_12[5]),
        .I2(Q[5]),
        .I3(request_line_pre_12[4]),
        .I4(request_line_pre_12[3]),
        .O(sprite_5_offset[4]));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_45 
       (.I0(request_line_pre_1[4]),
        .I1(request_line_pre_1[2]),
        .I2(Q[1]),
        .I3(request_line_pre_1[3]),
        .I4(request_line_pre_1[0]),
        .I5(request_line_pre_1[1]),
        .O(\addr_b[5]_INST_0_i_45_n_0 ));
  CARRY4 \addr_b[5]_INST_0_i_46 
       (.CI(1'b0),
        .CO({\addr_b[5]_INST_0_i_46_n_0 ,\addr_b[5]_INST_0_i_46_n_1 ,\addr_b[5]_INST_0_i_46_n_2 ,\addr_b[5]_INST_0_i_46_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[5]_INST_0_i_81_n_0 ,\y_pos_reg[2]_0 ,\addr_b[5]_INST_0_i_83_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre_1[3:0]),
        .S({\addr_b[5]_INST_0_i_84_n_0 ,\addr_b[5]_INST_0_i_85_n_0 ,\addr_b[5]_INST_0_i_86_n_0 ,\addr_b[5]_INST_0_i_87_n_0 }));
  CARRY4 \addr_b[5]_INST_0_i_47 
       (.CI(\addr_b[5]_INST_0_i_46_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_47_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_2 }),
        .O({\NLW_addr_b[5]_INST_0_i_47_O_UNCONNECTED [3:2],request_line_pre_1[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_89_n_0 ,\addr_b[5]_INST_0_i_90_n_0 }));
  CARRY4 \addr_b[5]_INST_0_i_48 
       (.CI(1'b0),
        .CO({\addr_b[5]_INST_0_i_48_n_0 ,\addr_b[5]_INST_0_i_48_n_1 ,\addr_b[5]_INST_0_i_48_n_2 ,\addr_b[5]_INST_0_i_48_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[5]_INST_0_i_91_n_0 ,\y_pos_reg[2]_2 ,\addr_b[5]_INST_0_i_93_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre_7[3:0]),
        .S({\addr_b[5]_INST_0_i_94_n_0 ,\addr_b[5]_INST_0_i_95_n_0 ,\addr_b[5]_INST_0_i_96_n_0 ,\addr_b[5]_INST_0_i_97_n_0 }));
  CARRY4 \addr_b[5]_INST_0_i_49 
       (.CI(\addr_b[5]_INST_0_i_48_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_49_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_4 }),
        .O({\NLW_addr_b[5]_INST_0_i_49_O_UNCONNECTED [3:2],request_line_pre_7[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_99_n_0 ,\addr_b[5]_INST_0_i_100_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAEAEEA)) 
    \addr_b[5]_INST_0_i_5 
       (.I0(\addr_b[5]_INST_0_i_9_n_0 ),
        .I1(\addr_b[5]_INST_0_i_10_n_0 ),
        .I2(request_line_2[3]),
        .I3(request_line_2[4]),
        .I4(\addr_b[5]_INST_0_i_13_n_0 ),
        .I5(\addr_b[5]_INST_0_i_14_n_0 ),
        .O(\addr_b[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEF8CEC8CEC00EC00)) 
    \addr_b[5]_INST_0_i_50 
       (.I0(request_line_pre_12[4]),
        .I1(request_line_pre_12[2]),
        .I2(Q[5]),
        .I3(request_line_pre_12[3]),
        .I4(request_line_pre_12[0]),
        .I5(request_line_pre_12[1]),
        .O(\addr_b[5]_INST_0_i_50_n_0 ));
  CARRY4 \addr_b[5]_INST_0_i_51 
       (.CI(1'b0),
        .CO({\addr_b[5]_INST_0_i_51_n_0 ,\addr_b[5]_INST_0_i_51_n_1 ,\addr_b[5]_INST_0_i_51_n_2 ,\addr_b[5]_INST_0_i_51_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[5]_INST_0_i_101_n_0 ,\y_pos_reg[2]_4 ,\addr_b[5]_INST_0_i_103_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre_12[3:0]),
        .S({\addr_b[5]_INST_0_i_104_n_0 ,\addr_b[5]_INST_0_i_105_n_0 ,\addr_b[5]_INST_0_i_106_n_0 ,\addr_b[5]_INST_0_i_107_n_0 }));
  CARRY4 \addr_b[5]_INST_0_i_52 
       (.CI(\addr_b[5]_INST_0_i_51_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_52_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_6 }),
        .O({\NLW_addr_b[5]_INST_0_i_52_O_UNCONNECTED [3:2],request_line_pre_12[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_109_n_0 ,\addr_b[5]_INST_0_i_110_n_0 }));
  CARRY4 \addr_b[5]_INST_0_i_53 
       (.CI(1'b0),
        .CO({\addr_b[5]_INST_0_i_53_n_0 ,\addr_b[5]_INST_0_i_53_n_1 ,\addr_b[5]_INST_0_i_53_n_2 ,\addr_b[5]_INST_0_i_53_n_3 }),
        .CYINIT(1'b1),
        .DI({\addr_b[5]_INST_0_i_111_n_0 ,\y_pos_reg[2]_6 ,\addr_b[5]_INST_0_i_113_n_0 ,y_pos_reg__0[0]}),
        .O(request_line_pre_18[3:0]),
        .S({\addr_b[5]_INST_0_i_114_n_0 ,\addr_b[5]_INST_0_i_115_n_0 ,\addr_b[5]_INST_0_i_116_n_0 ,\addr_b[5]_INST_0_i_117_n_0 }));
  CARRY4 \addr_b[5]_INST_0_i_54 
       (.CI(\addr_b[5]_INST_0_i_53_n_0 ),
        .CO({\NLW_addr_b[5]_INST_0_i_54_CO_UNCONNECTED [3:1],\addr_b[5]_INST_0_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\y_pos_reg[4]_8 }),
        .O({\NLW_addr_b[5]_INST_0_i_54_O_UNCONNECTED [3:2],request_line_pre_18[5:4]}),
        .S({1'b0,1'b0,\addr_b[5]_INST_0_i_119_n_0 ,\addr_b[5]_INST_0_i_120_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_55 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[5]_INST_0_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[5]_INST_0_i_57 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[5]_INST_0_i_57_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[5]_INST_0_i_58 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_0_ypos_reg_n_0_[3] ),
        .O(\addr_b[5]_INST_0_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[5]_INST_0_i_59 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_0_ypos_reg_n_0_[2] ),
        .O(\addr_b[5]_INST_0_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAEAEEA)) 
    \addr_b[5]_INST_0_i_6 
       (.I0(\addr_b[5]_INST_0_i_15_n_0 ),
        .I1(\addr_b[5]_INST_0_i_10_n_0 ),
        .I2(request_line_13[3]),
        .I3(request_line_13[4]),
        .I4(\addr_b[5]_INST_0_i_18_n_0 ),
        .I5(\addr_b[5]_INST_0_i_19_n_0 ),
        .O(\addr_b[5]_INST_0_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_60 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_0_ypos_reg_n_0_[1] ),
        .O(\addr_b[5]_INST_0_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_61 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_0_ypos_reg_n_0_[0] ),
        .O(\addr_b[5]_INST_0_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_63 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_0_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_64 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_0_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_64_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_66 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_2_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_66_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_67 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_2_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_68 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[5]_INST_0_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[5]_INST_0_i_7 
       (.I0(sprite_0_offset[5]),
        .I1(sprite_2_offset[5]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_1_offset[5]),
        .I5(sprite_3_offset[5]),
        .O(\addr_b[5]_INST_0_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[5]_INST_0_i_70 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[5]_INST_0_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[5]_INST_0_i_71 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_2_ypos_reg_n_0_[3] ),
        .O(\addr_b[5]_INST_0_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[5]_INST_0_i_72 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_2_ypos_reg_n_0_[2] ),
        .O(\addr_b[5]_INST_0_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_73 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_2_ypos_reg_n_0_[1] ),
        .O(\addr_b[5]_INST_0_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_74 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_2_ypos_reg_n_0_[0] ),
        .O(\addr_b[5]_INST_0_i_74_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_76 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_4_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_76_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_77 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_4_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_77_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_79 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_6_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \addr_b[5]_INST_0_i_8 
       (.I0(sprite_4_offset[5]),
        .I1(sprite_6_offset[5]),
        .I2(x_pos_reg__0[4]),
        .I3(x_pos_reg__0[5]),
        .I4(sprite_5_offset[5]),
        .I5(sprite_7_offset[5]),
        .O(\addr_b[5]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_80 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_6_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_81 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[5]_INST_0_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[5]_INST_0_i_83 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[5]_INST_0_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[5]_INST_0_i_84 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_1_ypos_reg_n_0_[3] ),
        .O(\addr_b[5]_INST_0_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[5]_INST_0_i_85 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_1_ypos_reg_n_0_[2] ),
        .O(\addr_b[5]_INST_0_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_86 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_1_ypos_reg_n_0_[1] ),
        .O(\addr_b[5]_INST_0_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_87 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_1_ypos_reg_n_0_[0] ),
        .O(\addr_b[5]_INST_0_i_87_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_89 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_1_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hA0820A820A28A028)) 
    \addr_b[5]_INST_0_i_9 
       (.I0(\addr_b[5]_INST_0_i_28_n_0 ),
        .I1(request_line_pre[3]),
        .I2(request_line_pre[4]),
        .I3(Q[0]),
        .I4(request_line_pre[5]),
        .I5(\addr_b[5]_INST_0_i_31_n_0 ),
        .O(\addr_b[5]_INST_0_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \addr_b[5]_INST_0_i_90 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\sprite_1_ypos_reg_n_0_[4] ),
        .O(\addr_b[5]_INST_0_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_91 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .O(\addr_b[5]_INST_0_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \addr_b[5]_INST_0_i_93 
       (.I0(y_pos_reg__0[1]),
        .O(\addr_b[5]_INST_0_i_93_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \addr_b[5]_INST_0_i_94 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\sprite_3_ypos_reg_n_0_[3] ),
        .O(\addr_b[5]_INST_0_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[5]_INST_0_i_95 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(\sprite_3_ypos_reg_n_0_[2] ),
        .O(\addr_b[5]_INST_0_i_95_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_96 
       (.I0(y_pos_reg__0[1]),
        .I1(\sprite_3_ypos_reg_n_0_[1] ),
        .O(\addr_b[5]_INST_0_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_b[5]_INST_0_i_97 
       (.I0(y_pos_reg__0[0]),
        .I1(\sprite_3_ypos_reg_n_0_[0] ),
        .O(\addr_b[5]_INST_0_i_97_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \addr_b[5]_INST_0_i_99 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [2]),
        .I4(\sprite_3_ypos_reg_n_0_[5] ),
        .O(\addr_b[5]_INST_0_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0AAAACCCCAAAA)) 
    \addr_b[6]_INST_0 
       (.I0(\addr_b[6]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[3]),
        .I2(char_line_pointer_reg__0[3]),
        .I3(char_pointer_in_line_reg__0[3]),
        .I4(addr148_out),
        .I5(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \addr_b[6]_INST_0_i_1 
       (.I0(addr1),
        .I1(screen_mem_pos_reg__0[6]),
        .I2(p_45_in),
        .I3(sprite_data_location[0]),
        .O(\addr_b[6]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[7]_INST_0 
       (.I0(\addr_b[7]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[4]),
        .I2(bit_data_pointer0[4]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[7]));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \addr_b[7]_INST_0_i_1 
       (.I0(addr1),
        .I1(screen_mem_pos_reg__0[7]),
        .I2(p_45_in),
        .I3(sprite_data_location[1]),
        .O(\addr_b[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[8]_INST_0 
       (.I0(\addr_b[8]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[5]),
        .I2(bit_data_pointer0[5]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \addr_b[8]_INST_0_i_1 
       (.I0(addr1),
        .I1(screen_mem_pos_reg__0[8]),
        .I2(p_45_in),
        .I3(sprite_data_location[2]),
        .O(\addr_b[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \addr_b[9]_INST_0 
       (.I0(\addr_b[9]_INST_0_i_1_n_0 ),
        .I1(char_buffer_out[6]),
        .I2(bit_data_pointer0[6]),
        .I3(addr148_out),
        .I4(\screen_control_1_reg_n_0_[5] ),
        .O(p_2_in[9]));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \addr_b[9]_INST_0_i_1 
       (.I0(addr1),
        .I1(screen_mem_pos_reg__0[9]),
        .I2(p_45_in),
        .I3(sprite_data_location[3]),
        .O(\addr_b[9]_INST_0_i_1_n_0 ));
  CARRY4 \addr_b[9]_INST_0_i_2 
       (.CI(1'b0),
        .CO({\addr_b[9]_INST_0_i_2_n_0 ,\addr_b[9]_INST_0_i_2_n_1 ,\addr_b[9]_INST_0_i_2_n_2 ,\addr_b[9]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(char_line_pointer_reg__0[6:3]),
        .O({bit_data_pointer0[6:4],\NLW_addr_b[9]_INST_0_i_2_O_UNCONNECTED [0]}),
        .S({\addr_b[9]_INST_0_i_3_n_0 ,\addr_b[9]_INST_0_i_4_n_0 ,\addr_b[9]_INST_0_i_5_n_0 ,bit_data_pointer0[3]}));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[9]_INST_0_i_3 
       (.I0(char_line_pointer_reg__0[6]),
        .I1(char_pointer_in_line_reg__0[6]),
        .O(\addr_b[9]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[9]_INST_0_i_4 
       (.I0(char_line_pointer_reg__0[5]),
        .I1(char_pointer_in_line_reg__0[5]),
        .O(\addr_b[9]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[9]_INST_0_i_5 
       (.I0(char_line_pointer_reg__0[4]),
        .I1(char_pointer_in_line_reg__0[4]),
        .O(\addr_b[9]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_b[9]_INST_0_i_6 
       (.I0(char_line_pointer_reg__0[3]),
        .I1(char_pointer_in_line_reg__0[3]),
        .O(bit_data_pointer0[3]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \audio_out[15]_i_1 
       (.I0(\audio_out[15]_i_3_n_0 ),
        .I1(\audio_out[15]_i_4_n_0 ),
        .I2(\audio_out[15]_i_5_n_0 ),
        .I3(reset_counter_reg[16]),
        .I4(reset_counter_reg[18]),
        .I5(\audio_out[15]_i_6_n_0 ),
        .O(SS));
  LUT4 #(
    .INIT(16'h0400)) 
    \audio_out[15]_i_12 
       (.I0(reset_counter_reg[11]),
        .I1(reset_counter_reg[12]),
        .I2(reset_counter_reg[10]),
        .I3(reset_counter_reg[9]),
        .O(\audio_out[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \audio_out[15]_i_13 
       (.I0(reset_counter_reg[15]),
        .I1(reset_counter_reg[17]),
        .I2(reset_counter_reg[14]),
        .I3(reset_counter_reg[13]),
        .O(\audio_out[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \audio_out[15]_i_3 
       (.I0(reset_counter_reg[3]),
        .I1(reset_counter_reg[2]),
        .I2(reset_counter_reg[4]),
        .I3(reset_counter_reg[1]),
        .I4(reset_counter_reg[0]),
        .O(\audio_out[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \audio_out[15]_i_4 
       (.I0(reset_counter_reg[7]),
        .I1(reset_counter_reg[8]),
        .I2(reset_counter_reg[5]),
        .I3(reset_counter_reg[6]),
        .I4(\audio_out[15]_i_12_n_0 ),
        .O(\audio_out[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \audio_out[15]_i_5 
       (.I0(reset_counter_reg[19]),
        .I1(reset_counter_reg[20]),
        .I2(reset_counter_reg[21]),
        .I3(reset_counter_reg[22]),
        .I4(\audio_out[15]_i_13_n_0 ),
        .O(\audio_out[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \audio_out[15]_i_6 
       (.I0(reset_counter_reg[23]),
        .I1(reset_counter_reg[24]),
        .I2(reset_counter_reg[4]),
        .I3(reset_counter_reg[3]),
        .I4(reset_counter_reg[2]),
        .O(\audio_out[15]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \background_color_reg[0] 
       (.C(clk),
        .CE(\PC_reg[0]_3 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\background_color_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \background_color_reg[1] 
       (.C(clk),
        .CE(\PC_reg[0]_3 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\background_color_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \background_color_reg[2] 
       (.C(clk),
        .CE(\PC_reg[0]_3 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\background_color_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \background_color_reg[3] 
       (.C(clk),
        .CE(\PC_reg[0]_3 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\background_color_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    blank_signal_INST_0
       (.I0(y_pos_reg__0[8]),
        .I1(\y_pos_reg[4]_0 [2]),
        .I2(y_pos_reg__0[5]),
        .I3(blank_signal_INST_0_i_1_n_0),
        .I4(blank_signal_INST_0_i_2_n_0),
        .I5(frame_sync),
        .O(blank_signal));
  LUT2 #(
    .INIT(4'hE)) 
    blank_signal_INST_0_i_1
       (.I0(y_pos_reg__0[7]),
        .I1(y_pos_reg__0[6]),
        .O(blank_signal_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hC0C0C0C0C0C08000)) 
    blank_signal_INST_0_i_2
       (.I0(blank_signal_INST_0_i_4_n_0),
        .I1(x_pos_reg__0[7]),
        .I2(x_pos_reg__0[8]),
        .I3(x_pos_reg__0[4]),
        .I4(x_pos_reg__0[5]),
        .I5(x_pos_reg__0[6]),
        .O(blank_signal_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAA8A8A888888888)) 
    blank_signal_INST_0_i_3
       (.I0(y_pos_reg__0[8]),
        .I1(blank_signal_INST_0_i_1_n_0),
        .I2(\y_pos_reg[4]_0 [2]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(y_pos_reg__0[5]),
        .O(frame_sync));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    blank_signal_INST_0_i_4
       (.I0(x_pos_reg__0__0[3]),
        .I1(x_pos_reg__0__0[2]),
        .O(blank_signal_INST_0_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \border_color_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_9 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\border_color_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \border_color_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_9 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\border_color_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \border_color_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_9 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\border_color_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \border_color_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_9 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\border_color_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \c_data_debug[0]_INST_0 
       (.I0(\IRHOLD_reg[0] ),
        .O(c_data_debug));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \c_data_debug[0]_INST_0_i_1 
       (.I0(ram_reg_1_0),
        .I1(\c_data_debug[0]_INST_0_i_3_n_0 ),
        .I2(ram_reg_1_0_0),
        .I3(data_out_reg_0__s_net_1),
        .I4(rom_out_reg_0),
        .I5(ram_reg_1_0_1),
        .O(\IRHOLD_reg[0] ));
  LUT6 #(
    .INIT(64'hCF008F8FCF008888)) 
    \c_data_debug[0]_INST_0_i_3 
       (.I0(vic_reg_data_out[0]),
        .I1(\addr_delayed_reg[11] ),
        .I2(\addr_delayed_reg[11]_0 ),
        .I3(ram_out[0]),
        .I4(\reg_1_6510_reg[1] ),
        .I5(DOADO),
        .O(\c_data_debug[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8AAA80808000)) 
    \c_data_debug[2]_INST_0_i_7 
       (.I0(\addr_delayed_reg[11] ),
        .I1(vic_reg_data_out[2]),
        .I2(\reg_1_6510_reg[2] [2]),
        .I3(\reg_1_6510_reg[2] [0]),
        .I4(\reg_1_6510_reg[2] [1]),
        .I5(ram_out[2]),
        .O(\IRHOLD_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFFB800)) 
    \c_data_debug[3]_INST_0_i_4 
       (.I0(ram_out[3]),
        .I1(\reg_1_6510_reg[1] ),
        .I2(vic_reg_data_out[3]),
        .I3(\addr_delayed_reg[11] ),
        .I4(ram_reg_1_3),
        .O(\IRHOLD_reg[3] ));
  LUT6 #(
    .INIT(64'h8A8A8AAA80808000)) 
    \c_data_debug[6]_INST_0_i_6 
       (.I0(\addr_delayed_reg[11] ),
        .I1(vic_reg_data_out[6]),
        .I2(\reg_1_6510_reg[2] [2]),
        .I3(\reg_1_6510_reg[2] [0]),
        .I4(\reg_1_6510_reg[2] [1]),
        .I5(ram_out[6]),
        .O(\IRHOLD_reg[6] ));
  LUT6 #(
    .INIT(64'h8A8A8AAA80808000)) 
    \c_data_debug[7]_INST_0_i_6 
       (.I0(\addr_delayed_reg[11] ),
        .I1(vic_reg_data_out[7]),
        .I2(\reg_1_6510_reg[2] [2]),
        .I3(\reg_1_6510_reg[2] [0]),
        .I4(\reg_1_6510_reg[2] [1]),
        .I5(ram_out[7]),
        .O(\DIHOLD_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \char_buf_pos[0]_i_1 
       (.I0(char_buf_pos_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \char_buf_pos[1]_i_1 
       (.I0(char_buf_pos_reg__0[0]),
        .I1(char_buf_pos_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \char_buf_pos[2]_i_1 
       (.I0(char_buf_pos_reg__0[0]),
        .I1(char_buf_pos_reg__0[1]),
        .I2(char_buf_pos_reg__0[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \char_buf_pos[3]_i_1 
       (.I0(char_buf_pos_reg__0[1]),
        .I1(char_buf_pos_reg__0[0]),
        .I2(char_buf_pos_reg__0[2]),
        .I3(char_buf_pos_reg__0[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \char_buf_pos[4]_i_1 
       (.I0(char_buf_pos_reg__0[2]),
        .I1(char_buf_pos_reg__0[0]),
        .I2(char_buf_pos_reg__0[1]),
        .I3(char_buf_pos_reg__0[3]),
        .I4(char_buf_pos_reg__0[4]),
        .O(p_0_in__1[4]));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \char_buf_pos[5]_i_1 
       (.I0(\char_buf_pos[5]_i_4_n_0 ),
        .I1(char_buf_pos_reg__0[5]),
        .I2(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .I3(\char_buf_pos[5]_i_5_n_0 ),
        .I4(visible_vert1),
        .O(\char_buf_pos[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \char_buf_pos[5]_i_2 
       (.I0(\char_buf_pos[5]_i_4_n_0 ),
        .I1(\clk_div_counter_cycle_reg[2] [2]),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\clk_div_counter_cycle_reg[2] [1]),
        .O(char_buf_pos0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \char_buf_pos[5]_i_3 
       (.I0(char_buf_pos_reg__0[3]),
        .I1(char_buf_pos_reg__0[1]),
        .I2(char_buf_pos_reg__0[0]),
        .I3(char_buf_pos_reg__0[2]),
        .I4(char_buf_pos_reg__0[4]),
        .I5(char_buf_pos_reg__0[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'h0000FFFF777FEEEC)) 
    \char_buf_pos[5]_i_4 
       (.I0(cycle_in_line_reg__0[3]),
        .I1(cycle_in_line_reg__0[4]),
        .I2(cycle_in_line_reg__0[2]),
        .I3(cycle_in_line_reg__0[1]),
        .I4(cycle_in_line_reg__0[6]),
        .I5(cycle_in_line_reg__0[5]),
        .O(\char_buf_pos[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \char_buf_pos[5]_i_5 
       (.I0(char_buf_pos_reg__0[3]),
        .I1(char_buf_pos_reg__0[4]),
        .I2(char_buf_pos_reg__0[0]),
        .I3(char_buf_pos_reg__0[1]),
        .I4(char_buf_pos_reg__0[2]),
        .O(\char_buf_pos[5]_i_5_n_0 ));
  FDRE \char_buf_pos_reg[0] 
       (.C(clk_0),
        .CE(char_buf_pos0),
        .D(p_0_in__1[0]),
        .Q(char_buf_pos_reg__0[0]),
        .R(\char_buf_pos[5]_i_1_n_0 ));
  FDRE \char_buf_pos_reg[1] 
       (.C(clk_0),
        .CE(char_buf_pos0),
        .D(p_0_in__1[1]),
        .Q(char_buf_pos_reg__0[1]),
        .R(\char_buf_pos[5]_i_1_n_0 ));
  FDRE \char_buf_pos_reg[2] 
       (.C(clk_0),
        .CE(char_buf_pos0),
        .D(p_0_in__1[2]),
        .Q(char_buf_pos_reg__0[2]),
        .R(\char_buf_pos[5]_i_1_n_0 ));
  FDRE \char_buf_pos_reg[3] 
       (.C(clk_0),
        .CE(char_buf_pos0),
        .D(p_0_in__1[3]),
        .Q(char_buf_pos_reg__0[3]),
        .R(\char_buf_pos[5]_i_1_n_0 ));
  FDRE \char_buf_pos_reg[4] 
       (.C(clk_0),
        .CE(char_buf_pos0),
        .D(p_0_in__1[4]),
        .Q(char_buf_pos_reg__0[4]),
        .R(\char_buf_pos[5]_i_1_n_0 ));
  FDRE \char_buf_pos_reg[5] 
       (.C(clk_0),
        .CE(char_buf_pos0),
        .D(p_0_in__1[5]),
        .Q(char_buf_pos_reg__0[5]),
        .R(\char_buf_pos[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[0]_i_1 
       (.I0(p_0_out[0]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0_n_0),
        .O(\char_buffer_out[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[10]_i_1 
       (.I0(data_in[2]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__9_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__9_n_0),
        .O(\char_buffer_out[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[11]_i_1 
       (.I0(data_in[3]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__10_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__10_n_0),
        .O(\char_buffer_out[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0088088808880880)) 
    \char_buffer_out[11]_i_2 
       (.I0(visible_vert1),
        .I1(\char_buffer_out[11]_i_3_n_0 ),
        .I2(cycle_in_line_reg__0[5]),
        .I3(cycle_in_line_reg__0[6]),
        .I4(cycle_in_line_reg__0[4]),
        .I5(cycle_in_line_reg__0[3]),
        .O(WE_char_buf));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \char_buffer_out[11]_i_3 
       (.I0(\clk_div_counter_cycle_reg[2] [2]),
        .I1(\clk_div_counter_cycle_reg[2] [0]),
        .I2(\clk_div_counter_cycle_reg[2] [1]),
        .I3(\char_line_num_reg_n_0_[0] ),
        .I4(\char_line_num_reg_n_0_[1] ),
        .I5(\char_line_num_reg_n_0_[2] ),
        .O(\char_buffer_out[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[1]_i_1 
       (.I0(p_0_out[1]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__0_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__0_n_0),
        .O(\char_buffer_out[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[2]_i_1 
       (.I0(p_0_out[2]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__1_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__1_n_0),
        .O(\char_buffer_out[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[3]_i_1 
       (.I0(p_0_out[3]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__2_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__2_n_0),
        .O(\char_buffer_out[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[4]_i_1 
       (.I0(p_0_out[4]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__3_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__3_n_0),
        .O(\char_buffer_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[5]_i_1 
       (.I0(p_0_out[5]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__4_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__4_n_0),
        .O(\char_buffer_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[6]_i_1 
       (.I0(p_0_out[6]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__5_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__5_n_0),
        .O(\char_buffer_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[7]_i_1 
       (.I0(p_0_out[7]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__6_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__6_n_0),
        .O(\char_buffer_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[8]_i_1 
       (.I0(data_in[0]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__7_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__7_n_0),
        .O(\char_buffer_out[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \char_buffer_out[9]_i_1 
       (.I0(data_in[1]),
        .I1(WE_char_buf),
        .I2(char_buffer_reg_0_15_0_0__8_n_0),
        .I3(char_buf_pos_reg__0[4]),
        .I4(char_buf_pos_reg__0[5]),
        .I5(char_buffer_reg_0_31_0_0__8_n_0),
        .O(\char_buffer_out[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \char_buffer_out_delayed[11]_i_1 
       (.I0(\clk_div_counter_cycle_reg[2] [1]),
        .I1(\clk_div_counter_cycle_reg[2] [0]),
        .I2(\clk_div_counter_cycle_reg[2] [2]),
        .O(\char_buffer_out_delayed[11]_i_1_n_0 ));
  FDRE \char_buffer_out_delayed_reg[0] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[0]),
        .Q(char_buffer_out_delayed[0]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[10] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[10]),
        .Q(char_buffer_out_delayed[10]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[11] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[11]),
        .Q(char_buffer_out_delayed[11]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[1] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[1]),
        .Q(char_buffer_out_delayed[1]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[2] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[2]),
        .Q(char_buffer_out_delayed[2]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[3] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[3]),
        .Q(char_buffer_out_delayed[3]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[4] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[4]),
        .Q(char_buffer_out_delayed[4]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[5] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[5]),
        .Q(char_buffer_out_delayed[5]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[6] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[6]),
        .Q(char_buffer_out_delayed[6]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[7] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[7]),
        .Q(char_buffer_out_delayed[7]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[8] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[8]),
        .Q(char_buffer_out_delayed[8]),
        .R(1'b0));
  FDRE \char_buffer_out_delayed_reg[9] 
       (.C(clk_0),
        .CE(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .D(char_capture[9]),
        .Q(char_buffer_out_delayed[9]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[0] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[0]_i_1_n_0 ),
        .Q(char_buffer_out[0]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[10] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[10]_i_1_n_0 ),
        .Q(char_buffer_out[10]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[11] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[11]_i_1_n_0 ),
        .Q(char_buffer_out[11]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[1] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[1]_i_1_n_0 ),
        .Q(char_buffer_out[1]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[2] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[2]_i_1_n_0 ),
        .Q(char_buffer_out[2]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[3] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[3]_i_1_n_0 ),
        .Q(char_buffer_out[3]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[4] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[4]_i_1_n_0 ),
        .Q(char_buffer_out[4]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[5] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[5]_i_1_n_0 ),
        .Q(char_buffer_out[5]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[6] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[6]_i_1_n_0 ),
        .Q(char_buffer_out[6]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[7] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[7]_i_1_n_0 ),
        .Q(char_buffer_out[7]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[8] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[8]_i_1_n_0 ),
        .Q(char_buffer_out[8]),
        .R(1'b0));
  FDRE \char_buffer_out_reg[9] 
       (.C(clk_0),
        .CE(1'b1),
        .D(\char_buffer_out[9]_i_1_n_0 ),
        .Q(char_buffer_out[9]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[0]),
        .O(char_buffer_reg_0_15_0_0_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__0
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[1]),
        .O(char_buffer_reg_0_15_0_0__0_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__1
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[2]),
        .O(char_buffer_reg_0_15_0_0__1_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__10
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(data_in[3]),
        .O(char_buffer_reg_0_15_0_0__10_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__2
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[3]),
        .O(char_buffer_reg_0_15_0_0__2_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__3
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[4]),
        .O(char_buffer_reg_0_15_0_0__3_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__4
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[5]),
        .O(char_buffer_reg_0_15_0_0__4_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__5
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[6]),
        .O(char_buffer_reg_0_15_0_0__5_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__6
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(p_0_out[7]),
        .O(char_buffer_reg_0_15_0_0__6_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__7
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(data_in[0]),
        .O(char_buffer_reg_0_15_0_0__7_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__8
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(data_in[1]),
        .O(char_buffer_reg_0_15_0_0__8_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    char_buffer_reg_0_15_0_0__9
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(1'b0),
        .D(data_in[2]),
        .O(char_buffer_reg_0_15_0_0__9_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_15_0_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    char_buffer_reg_0_15_0_0_i_1
       (.I0(char_buf_pos_reg__0[4]),
        .I1(char_buf_pos_reg__0[5]),
        .I2(WE_char_buf),
        .O(char_buffer_reg_0_15_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[0]),
        .O(char_buffer_reg_0_31_0_0_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__0
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[1]),
        .O(char_buffer_reg_0_31_0_0__0_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__1
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[2]),
        .O(char_buffer_reg_0_31_0_0__1_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__10
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(data_in[3]),
        .O(char_buffer_reg_0_31_0_0__10_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__2
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[3]),
        .O(char_buffer_reg_0_31_0_0__2_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__3
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[4]),
        .O(char_buffer_reg_0_31_0_0__3_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__4
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[5]),
        .O(char_buffer_reg_0_31_0_0__4_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__5
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[6]),
        .O(char_buffer_reg_0_31_0_0__5_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__6
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(p_0_out[7]),
        .O(char_buffer_reg_0_31_0_0__6_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__7
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(data_in[0]),
        .O(char_buffer_reg_0_31_0_0__7_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__8
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(data_in[1]),
        .O(char_buffer_reg_0_31_0_0__8_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  RAM32X1S char_buffer_reg_0_31_0_0__9
       (.A0(char_buf_pos_reg__0[0]),
        .A1(char_buf_pos_reg__0[1]),
        .A2(char_buf_pos_reg__0[2]),
        .A3(char_buf_pos_reg__0[3]),
        .A4(char_buf_pos_reg__0[4]),
        .D(data_in[2]),
        .O(char_buffer_reg_0_31_0_0__9_n_0),
        .WCLK(clk_0),
        .WE(char_buffer_reg_0_31_0_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    char_buffer_reg_0_31_0_0_i_1
       (.I0(WE_char_buf),
        .I1(char_buf_pos_reg__0[5]),
        .O(char_buffer_reg_0_31_0_0_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \char_capture[11]_i_1 
       (.I0(\clk_div_counter_cycle_reg[2] [1]),
        .I1(\clk_div_counter_cycle_reg[2] [2]),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .O(\char_capture[11]_i_1_n_0 ));
  FDRE \char_capture_reg[0] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[0]),
        .Q(char_capture[0]),
        .R(1'b0));
  FDRE \char_capture_reg[10] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[10]),
        .Q(char_capture[10]),
        .R(1'b0));
  FDRE \char_capture_reg[11] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[11]),
        .Q(char_capture[11]),
        .R(1'b0));
  FDRE \char_capture_reg[1] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[1]),
        .Q(char_capture[1]),
        .R(1'b0));
  FDRE \char_capture_reg[2] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[2]),
        .Q(char_capture[2]),
        .R(1'b0));
  FDRE \char_capture_reg[3] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[3]),
        .Q(char_capture[3]),
        .R(1'b0));
  FDRE \char_capture_reg[4] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[4]),
        .Q(char_capture[4]),
        .R(1'b0));
  FDRE \char_capture_reg[5] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[5]),
        .Q(char_capture[5]),
        .R(1'b0));
  FDRE \char_capture_reg[6] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[6]),
        .Q(char_capture[6]),
        .R(1'b0));
  FDRE \char_capture_reg[7] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[7]),
        .Q(char_capture[7]),
        .R(1'b0));
  FDRE \char_capture_reg[8] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[8]),
        .Q(char_capture[8]),
        .R(1'b0));
  FDRE \char_capture_reg[9] 
       (.C(clk_0),
        .CE(\char_capture[11]_i_1_n_0 ),
        .D(char_buffer_out[9]),
        .Q(char_capture[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \char_line_num[0]_i_1 
       (.I0(visible_vert1),
        .I1(\char_line_num_reg_n_0_[0] ),
        .I2(char_line_num),
        .O(\char_line_num[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \char_line_num[1]_i_1 
       (.I0(visible_vert1),
        .I1(\char_line_num_reg_n_0_[1] ),
        .I2(char_line_num),
        .I3(\char_line_num_reg_n_0_[0] ),
        .O(\char_line_num[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \char_line_num[2]_i_1 
       (.I0(visible_vert1),
        .I1(\char_line_num_reg_n_0_[2] ),
        .I2(char_line_num),
        .I3(\char_line_num_reg_n_0_[1] ),
        .I4(\char_line_num_reg_n_0_[0] ),
        .O(\char_line_num[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000E0A0A0E0E0A0A)) 
    \char_line_num[2]_i_2 
       (.I0(blank_signal_INST_0_i_1_n_0),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(y_pos_reg__0[8]),
        .I3(\char_line_num[2]_i_4_n_0 ),
        .I4(\char_line_num[2]_i_5_n_0 ),
        .I5(\y_pos[6]_i_2_n_0 ),
        .O(visible_vert1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \char_line_num[2]_i_3 
       (.I0(\cycle_in_line[6]_i_3_n_0 ),
        .I1(cycle_in_line_reg__0[5]),
        .I2(cycle_in_line_reg__0[6]),
        .I3(cycle_in_line_reg__0[0]),
        .I4(cycle_in_line_reg__0[2]),
        .I5(cycle_in_line_reg__0[1]),
        .O(char_line_num));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \char_line_num[2]_i_4 
       (.I0(y_pos_reg__0[7]),
        .I1(y_pos_reg__0[6]),
        .I2(\y_pos_reg[4]_0 [1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .O(\char_line_num[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \char_line_num[2]_i_5 
       (.I0(\y_pos_reg[4]_0 [2]),
        .I1(y_pos_reg__0[5]),
        .O(\char_line_num[2]_i_5_n_0 ));
  FDRE \char_line_num_reg[0] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(\char_line_num[0]_i_1_n_0 ),
        .Q(\char_line_num_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \char_line_num_reg[1] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(\char_line_num[1]_i_1_n_0 ),
        .Q(\char_line_num_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \char_line_num_reg[2] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(\char_line_num[2]_i_1_n_0 ),
        .Q(\char_line_num_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \char_line_pointer[3]_i_1 
       (.I0(char_line_pointer_reg__0[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \char_line_pointer[4]_i_1 
       (.I0(char_line_pointer_reg__0[3]),
        .I1(char_line_pointer_reg__0[4]),
        .O(p_0_in__4[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \char_line_pointer[5]_i_1 
       (.I0(char_line_pointer_reg__0[3]),
        .I1(char_line_pointer_reg__0[4]),
        .I2(char_line_pointer_reg__0[5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \char_line_pointer[6]_i_1 
       (.I0(char_line_pointer_reg__0[5]),
        .I1(char_line_pointer_reg__0[4]),
        .I2(char_line_pointer_reg__0[3]),
        .I3(char_line_pointer_reg__0[6]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \char_line_pointer[7]_i_1 
       (.I0(char_line_pointer_reg__0[3]),
        .I1(char_line_pointer_reg__0[4]),
        .I2(char_line_pointer_reg__0[5]),
        .I3(char_line_pointer_reg__0[6]),
        .I4(char_line_pointer_reg__0[7]),
        .O(p_0_in__4[7]));
  LUT6 #(
    .INIT(64'h5777FFFFA8880000)) 
    \char_line_pointer[8]_i_1 
       (.I0(char_line_pointer_reg__0[6]),
        .I1(char_line_pointer_reg__0[5]),
        .I2(char_line_pointer_reg__0[4]),
        .I3(char_line_pointer_reg__0[3]),
        .I4(char_line_pointer_reg__0[7]),
        .I5(char_line_pointer_reg__0[8]),
        .O(p_0_in__4[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \char_line_pointer[9]_i_1 
       (.I0(visible_vert1),
        .O(\char_line_pointer[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \char_line_pointer[9]_i_2 
       (.I0(char_line_pointer1),
        .I1(\char_line_num_reg_n_0_[2] ),
        .I2(\char_line_num_reg_n_0_[1] ),
        .I3(\char_line_num_reg_n_0_[0] ),
        .I4(\char_pointer_in_line[7]_i_4_n_0 ),
        .O(char_line_pointer));
  LUT3 #(
    .INIT(8'h78)) 
    \char_line_pointer[9]_i_3 
       (.I0(\char_line_pointer[9]_i_4_n_0 ),
        .I1(char_line_pointer_reg__0[8]),
        .I2(char_line_pointer_reg__0[9]),
        .O(p_0_in__4[9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    \char_line_pointer[9]_i_4 
       (.I0(char_line_pointer_reg__0[7]),
        .I1(char_line_pointer_reg__0[3]),
        .I2(char_line_pointer_reg__0[4]),
        .I3(char_line_pointer_reg__0[5]),
        .I4(char_line_pointer_reg__0[6]),
        .O(\char_line_pointer[9]_i_4_n_0 ));
  FDRE \char_line_pointer_reg[3] 
       (.C(clk_0),
        .CE(char_line_pointer),
        .D(p_0_in__4[3]),
        .Q(char_line_pointer_reg__0[3]),
        .R(\char_line_pointer[9]_i_1_n_0 ));
  FDRE \char_line_pointer_reg[4] 
       (.C(clk_0),
        .CE(char_line_pointer),
        .D(p_0_in__4[4]),
        .Q(char_line_pointer_reg__0[4]),
        .R(\char_line_pointer[9]_i_1_n_0 ));
  FDRE \char_line_pointer_reg[5] 
       (.C(clk_0),
        .CE(char_line_pointer),
        .D(p_0_in__4[5]),
        .Q(char_line_pointer_reg__0[5]),
        .R(\char_line_pointer[9]_i_1_n_0 ));
  FDRE \char_line_pointer_reg[6] 
       (.C(clk_0),
        .CE(char_line_pointer),
        .D(p_0_in__4[6]),
        .Q(char_line_pointer_reg__0[6]),
        .R(\char_line_pointer[9]_i_1_n_0 ));
  FDRE \char_line_pointer_reg[7] 
       (.C(clk_0),
        .CE(char_line_pointer),
        .D(p_0_in__4[7]),
        .Q(char_line_pointer_reg__0[7]),
        .R(\char_line_pointer[9]_i_1_n_0 ));
  FDRE \char_line_pointer_reg[8] 
       (.C(clk_0),
        .CE(char_line_pointer),
        .D(p_0_in__4[8]),
        .Q(char_line_pointer_reg__0[8]),
        .R(\char_line_pointer[9]_i_1_n_0 ));
  FDRE \char_line_pointer_reg[9] 
       (.C(clk_0),
        .CE(char_line_pointer),
        .D(p_0_in__4[9]),
        .Q(char_line_pointer_reg__0[9]),
        .R(\char_line_pointer[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \char_pointer_in_line[0]_i_1 
       (.I0(char_pointer_in_line_reg__0[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \char_pointer_in_line[1]_i_1 
       (.I0(char_pointer_in_line_reg__0[0]),
        .I1(char_pointer_in_line_reg__0[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \char_pointer_in_line[2]_i_1 
       (.I0(char_pointer_in_line_reg__0[0]),
        .I1(char_pointer_in_line_reg__0[1]),
        .I2(char_pointer_in_line_reg__0[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \char_pointer_in_line[3]_i_1 
       (.I0(char_pointer_in_line_reg__0[1]),
        .I1(char_pointer_in_line_reg__0[0]),
        .I2(char_pointer_in_line_reg__0[2]),
        .I3(char_pointer_in_line_reg__0[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \char_pointer_in_line[4]_i_1 
       (.I0(char_pointer_in_line_reg__0[2]),
        .I1(char_pointer_in_line_reg__0[0]),
        .I2(char_pointer_in_line_reg__0[1]),
        .I3(char_pointer_in_line_reg__0[3]),
        .I4(char_pointer_in_line_reg__0[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \char_pointer_in_line[5]_i_1 
       (.I0(char_pointer_in_line_reg__0[3]),
        .I1(char_pointer_in_line_reg__0[1]),
        .I2(char_pointer_in_line_reg__0[0]),
        .I3(char_pointer_in_line_reg__0[2]),
        .I4(char_pointer_in_line_reg__0[4]),
        .I5(char_pointer_in_line_reg__0[5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \char_pointer_in_line[6]_i_1 
       (.I0(\char_pointer_in_line[7]_i_5_n_0 ),
        .I1(char_pointer_in_line_reg__0[6]),
        .O(p_0_in__2[6]));
  LUT3 #(
    .INIT(8'h8F)) 
    \char_pointer_in_line[7]_i_1 
       (.I0(\char_pointer_in_line[7]_i_4_n_0 ),
        .I1(char_line_pointer1),
        .I2(visible_vert1),
        .O(\char_pointer_in_line[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \char_pointer_in_line[7]_i_2 
       (.I0(\char_buf_pos[5]_i_4_n_0 ),
        .I1(\clk_div_counter_cycle_reg[2] [0]),
        .I2(\clk_div_counter_cycle_reg[2] [1]),
        .I3(\clk_div_counter_cycle_reg[2] [2]),
        .O(char_line_pointer1));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \char_pointer_in_line[7]_i_3 
       (.I0(\char_pointer_in_line[7]_i_5_n_0 ),
        .I1(char_pointer_in_line_reg__0[6]),
        .I2(char_pointer_in_line_reg__0[7]),
        .O(p_0_in__2[7]));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \char_pointer_in_line[7]_i_4 
       (.I0(\char_pointer_in_line[7]_i_6_n_0 ),
        .I1(char_pointer_in_line_reg__0[3]),
        .I2(char_pointer_in_line_reg__0[5]),
        .I3(char_pointer_in_line_reg__0[4]),
        .O(\char_pointer_in_line[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \char_pointer_in_line[7]_i_5 
       (.I0(char_pointer_in_line_reg__0[5]),
        .I1(char_pointer_in_line_reg__0[3]),
        .I2(char_pointer_in_line_reg__0[1]),
        .I3(char_pointer_in_line_reg__0[0]),
        .I4(char_pointer_in_line_reg__0[2]),
        .I5(char_pointer_in_line_reg__0[4]),
        .O(\char_pointer_in_line[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    \char_pointer_in_line[7]_i_6 
       (.I0(char_pointer_in_line_reg__0[6]),
        .I1(char_pointer_in_line_reg__0[7]),
        .I2(char_pointer_in_line_reg__0[1]),
        .I3(char_pointer_in_line_reg__0[2]),
        .I4(char_pointer_in_line_reg__0[5]),
        .I5(char_pointer_in_line_reg__0[0]),
        .O(\char_pointer_in_line[7]_i_6_n_0 ));
  FDRE \char_pointer_in_line_reg[0] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[0]),
        .Q(char_pointer_in_line_reg__0[0]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  FDRE \char_pointer_in_line_reg[1] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[1]),
        .Q(char_pointer_in_line_reg__0[1]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  FDRE \char_pointer_in_line_reg[2] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[2]),
        .Q(char_pointer_in_line_reg__0[2]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  FDRE \char_pointer_in_line_reg[3] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[3]),
        .Q(char_pointer_in_line_reg__0[3]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  FDRE \char_pointer_in_line_reg[4] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[4]),
        .Q(char_pointer_in_line_reg__0[4]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  FDRE \char_pointer_in_line_reg[5] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[5]),
        .Q(char_pointer_in_line_reg__0[5]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  FDRE \char_pointer_in_line_reg[6] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[6]),
        .Q(char_pointer_in_line_reg__0[6]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  FDRE \char_pointer_in_line_reg[7] 
       (.C(clk_0),
        .CE(char_line_pointer1),
        .D(p_0_in__2[7]),
        .Q(char_pointer_in_line_reg__0[7]),
        .R(\char_pointer_in_line[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cond_code[1]_i_1 
       (.I0(\cond_code_reg[1]_0 ),
        .I1(\IRHOLD_reg[6]_0 ),
        .O(\cond_code_reg[1] ));
  LUT4 #(
    .INIT(16'h5444)) 
    \cond_code[2]_i_2 
       (.I0(I_reg),
        .I1(\int_mask_reg[4] ),
        .I2(raster_int),
        .I3(\cond_code_reg[1]_1 ),
        .O(\cond_code_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cycle_in_line[0]_i_1 
       (.I0(cycle_in_line_reg__0[0]),
        .O(cycle_in_line0[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cycle_in_line[1]_i_1 
       (.I0(cycle_in_line_reg__0[0]),
        .I1(cycle_in_line_reg__0[1]),
        .O(cycle_in_line0[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cycle_in_line[2]_i_1 
       (.I0(cycle_in_line_reg__0[0]),
        .I1(cycle_in_line_reg__0[1]),
        .I2(cycle_in_line_reg__0[2]),
        .O(cycle_in_line0[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cycle_in_line[3]_i_1 
       (.I0(cycle_in_line_reg__0[1]),
        .I1(cycle_in_line_reg__0[0]),
        .I2(cycle_in_line_reg__0[2]),
        .I3(cycle_in_line_reg__0[3]),
        .O(cycle_in_line0[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cycle_in_line[4]_i_1 
       (.I0(cycle_in_line_reg__0[2]),
        .I1(cycle_in_line_reg__0[0]),
        .I2(cycle_in_line_reg__0[1]),
        .I3(cycle_in_line_reg__0[3]),
        .I4(cycle_in_line_reg__0[4]),
        .O(cycle_in_line0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cycle_in_line[5]_i_1 
       (.I0(cycle_in_line_reg__0[3]),
        .I1(cycle_in_line_reg__0[1]),
        .I2(cycle_in_line_reg__0[0]),
        .I3(cycle_in_line_reg__0[2]),
        .I4(cycle_in_line_reg__0[4]),
        .I5(cycle_in_line_reg__0[5]),
        .O(cycle_in_line0[5]));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \cycle_in_line[6]_i_1 
       (.I0(cycle_in_line_reg__0[5]),
        .I1(cycle_in_line_reg__0[6]),
        .I2(cycle_in_line_reg__0[1]),
        .I3(cycle_in_line_reg__0[0]),
        .I4(cycle_in_line_reg__0[2]),
        .I5(\cycle_in_line[6]_i_3_n_0 ),
        .O(\cycle_in_line[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cycle_in_line[6]_i_2 
       (.I0(\cycle_in_line[6]_i_4_n_0 ),
        .I1(cycle_in_line_reg__0[5]),
        .I2(cycle_in_line_reg__0[6]),
        .O(cycle_in_line0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \cycle_in_line[6]_i_3 
       (.I0(cycle_in_line_reg__0[3]),
        .I1(cycle_in_line_reg__0[4]),
        .O(\cycle_in_line[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \cycle_in_line[6]_i_4 
       (.I0(cycle_in_line_reg__0[4]),
        .I1(cycle_in_line_reg__0[2]),
        .I2(cycle_in_line_reg__0[0]),
        .I3(cycle_in_line_reg__0[1]),
        .I4(cycle_in_line_reg__0[3]),
        .O(\cycle_in_line[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cycle_in_line_reg[0] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(cycle_in_line0[0]),
        .Q(cycle_in_line_reg__0[0]),
        .R(\cycle_in_line[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cycle_in_line_reg[1] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(cycle_in_line0[1]),
        .Q(cycle_in_line_reg__0[1]),
        .R(\cycle_in_line[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cycle_in_line_reg[2] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(cycle_in_line0[2]),
        .Q(cycle_in_line_reg__0[2]),
        .R(\cycle_in_line[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cycle_in_line_reg[3] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(cycle_in_line0[3]),
        .Q(cycle_in_line_reg__0[3]),
        .R(\cycle_in_line[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cycle_in_line_reg[4] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(cycle_in_line0[4]),
        .Q(cycle_in_line_reg__0[4]),
        .R(\cycle_in_line[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cycle_in_line_reg[5] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(cycle_in_line0[5]),
        .Q(cycle_in_line_reg__0[5]),
        .R(\cycle_in_line[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \cycle_in_line_reg[6] 
       (.C(clk_2_enable_reg),
        .CE(1'b1),
        .D(cycle_in_line0[6]),
        .Q(cycle_in_line_reg__0[6]),
        .R(\cycle_in_line[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0EEEEFF00EEEE)) 
    \data_out_reg[0]_i_1 
       (.I0(\data_out_reg[0]_i_2_n_0 ),
        .I1(\data_out_reg[0]_i_3_n_0 ),
        .I2(\data_out_reg[0]_i_4_n_0 ),
        .I3(\screen_control_2_reg[0]_0 ),
        .I4(\PC_reg[4] ),
        .I5(\PC_reg[2]_0 ),
        .O(data_out_reg[0]));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[0]_i_10 
       (.I0(\background_color_reg_n_0_[0] ),
        .I1(\sprite_primary_color_2_reg_n_0_[0] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\border_color_reg_n_0_[0] ),
        .I5(\sprite_primary_color_1_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[0]_i_11 
       (.I0(data36[0]),
        .I1(raster_int),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_msb_x_reg_n_0_[0] ),
        .I5(\mem_pointers_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[0]_i_13 
       (.I0(\sprite_1_ypos_reg_n_0_[0] ),
        .I1(\sprite_5_ypos_reg_n_0_[0] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[0] ),
        .I5(\sprite_5_xpos_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[0]_i_14 
       (.I0(\sprite_3_ypos_reg_n_0_[0] ),
        .I1(\sprite_7_ypos_reg_n_0_[0] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[0] ),
        .I5(\sprite_7_xpos_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[0]_i_15 
       (.I0(\sprite_0_ypos_reg_n_0_[0] ),
        .I1(\sprite_4_ypos_reg_n_0_[0] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[0]),
        .I5(\sprite_4_xpos_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[0]_i_16 
       (.I0(\sprite_2_ypos_reg_n_0_[0] ),
        .I1(\sprite_6_ypos_reg_n_0_[0] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[0] ),
        .I5(\sprite_6_xpos_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \data_out_reg[0]_i_2 
       (.I0(\data_out_reg[0]_i_6_n_0 ),
        .I1(\PC_reg[5] ),
        .I2(\data_out_reg[0]_i_7_n_0 ),
        .I3(\data_out_reg[0]_i_8_n_0 ),
        .I4(\PC_reg[1]_1 ),
        .I5(\PC_reg[2]_1 ),
        .O(\data_out_reg[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \data_out_reg[0]_i_3 
       (.I0(\data_out_reg[0]_i_9_n_0 ),
        .I1(\data_out_reg[0]_i_10_n_0 ),
        .I2(\PC_reg[2]_1 ),
        .I3(\PC_reg[5] ),
        .O(\data_out_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0AFC0A0CFAFCFA0)) 
    \data_out_reg[0]_i_4 
       (.I0(\sprite_priority_reg_n_0_[0] ),
        .I1(\data_out_reg[0]_i_11_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\PC_reg[1]_0 ),
        .I4(\cond_code_reg[1]_1 ),
        .I5(y_pos_reg__0[0]),
        .O(\data_out_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[0]_i_6 
       (.I0(\data_out_reg[0]_i_13_n_0 ),
        .I1(\data_out_reg[0]_i_14_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[0]_i_15_n_0 ),
        .I5(\data_out_reg[0]_i_16_n_0 ),
        .O(\data_out_reg[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[0]_i_7 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[0] ),
        .I3(\sprite_primary_color_0_reg_n_0_[0] ),
        .I4(\sprite_primary_color_7_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[0]_i_8 
       (.I0(\sprite_multi_color_0_reg_n_0_[0] ),
        .I1(\sprite_primary_color_5_reg_n_0_[0] ),
        .I2(\sprite_primary_color_6_reg_n_0_[0] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[0]_i_9 
       (.I0(\extra_background_color_2_reg_n_0_[0] ),
        .I1(\sprite_primary_color_4_reg_n_0_[0] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\extra_background_color_1_reg_n_0_[0] ),
        .I5(\sprite_primary_color_3_reg_n_0_[0] ),
        .O(\data_out_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0EEEEFF00EEEE)) 
    \data_out_reg[1]_i_1 
       (.I0(\data_out_reg[1]_i_2_n_0 ),
        .I1(\data_out_reg[1]_i_3_n_0 ),
        .I2(\data_out_reg[1]_i_4_n_0 ),
        .I3(\screen_control_2_reg[1]_0 ),
        .I4(\PC_reg[4] ),
        .I5(\PC_reg[2]_0 ),
        .O(data_out_reg[1]));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[1]_i_10 
       (.I0(\background_color_reg_n_0_[1] ),
        .I1(\sprite_primary_color_2_reg_n_0_[1] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\border_color_reg_n_0_[1] ),
        .I5(\sprite_primary_color_1_reg_n_0_[1] ),
        .O(\data_out_reg[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hCC00AAF0)) 
    \data_out_reg[1]_i_11 
       (.I0(\sprite_msb_x_reg_n_0_[1] ),
        .I1(\mem_pointers_reg_n_0_[1] ),
        .I2(data36[1]),
        .I3(\PC_reg[0] ),
        .I4(\PC_reg[3] ),
        .O(\data_out_reg[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[1]_i_13 
       (.I0(\sprite_1_ypos_reg_n_0_[1] ),
        .I1(\sprite_5_ypos_reg_n_0_[1] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[1] ),
        .I5(\sprite_5_xpos_reg_n_0_[1] ),
        .O(\data_out_reg[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[1]_i_14 
       (.I0(\sprite_3_ypos_reg_n_0_[1] ),
        .I1(\sprite_7_ypos_reg_n_0_[1] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[1] ),
        .I5(\sprite_7_xpos_reg_n_0_[1] ),
        .O(\data_out_reg[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[1]_i_15 
       (.I0(\sprite_0_ypos_reg_n_0_[1] ),
        .I1(\sprite_4_ypos_reg_n_0_[1] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[1]),
        .I5(\sprite_4_xpos_reg_n_0_[1] ),
        .O(\data_out_reg[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[1]_i_16 
       (.I0(\sprite_2_ypos_reg_n_0_[1] ),
        .I1(\sprite_6_ypos_reg_n_0_[1] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[1] ),
        .I5(\sprite_6_xpos_reg_n_0_[1] ),
        .O(\data_out_reg[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \data_out_reg[1]_i_2 
       (.I0(\data_out_reg[1]_i_6_n_0 ),
        .I1(\PC_reg[5] ),
        .I2(\data_out_reg[1]_i_7_n_0 ),
        .I3(\data_out_reg[1]_i_8_n_0 ),
        .I4(\PC_reg[1]_1 ),
        .I5(\PC_reg[2]_1 ),
        .O(\data_out_reg[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \data_out_reg[1]_i_3 
       (.I0(\data_out_reg[1]_i_9_n_0 ),
        .I1(\data_out_reg[1]_i_10_n_0 ),
        .I2(\PC_reg[2]_1 ),
        .I3(\PC_reg[5] ),
        .O(\data_out_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC0AFC0A0CFAFCFA0)) 
    \data_out_reg[1]_i_4 
       (.I0(\sprite_priority_reg_n_0_[1] ),
        .I1(\data_out_reg[1]_i_11_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\PC_reg[1]_0 ),
        .I4(\int_enabled_reg_n_0_[1] ),
        .I5(\y_pos[1]_i_1_n_0 ),
        .O(\data_out_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[1]_i_6 
       (.I0(\data_out_reg[1]_i_13_n_0 ),
        .I1(\data_out_reg[1]_i_14_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[1]_i_15_n_0 ),
        .I5(\data_out_reg[1]_i_16_n_0 ),
        .O(\data_out_reg[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[1]_i_7 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[1] ),
        .I3(\sprite_primary_color_0_reg_n_0_[1] ),
        .I4(\sprite_primary_color_7_reg_n_0_[1] ),
        .O(\data_out_reg[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[1]_i_8 
       (.I0(\sprite_multi_color_0_reg_n_0_[1] ),
        .I1(\sprite_primary_color_5_reg_n_0_[1] ),
        .I2(\sprite_primary_color_6_reg_n_0_[1] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[1]_i_9 
       (.I0(\extra_background_color_2_reg_n_0_[1] ),
        .I1(\sprite_primary_color_4_reg_n_0_[1] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\extra_background_color_1_reg_n_0_[1] ),
        .I5(\sprite_primary_color_3_reg_n_0_[1] ),
        .O(\data_out_reg[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0EEEEFF00EEEE)) 
    \data_out_reg[2]_i_1 
       (.I0(\data_out_reg[2]_i_2_n_0 ),
        .I1(\data_out_reg[2]_i_3_n_0 ),
        .I2(\data_out_reg[2]_i_4_n_0 ),
        .I3(\screen_control_2_reg[2]_0 ),
        .I4(\PC_reg[4] ),
        .I5(\PC_reg[2]_0 ),
        .O(data_out_reg[2]));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[2]_i_10 
       (.I0(\background_color_reg_n_0_[2] ),
        .I1(\sprite_primary_color_2_reg_n_0_[2] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\border_color_reg_n_0_[2] ),
        .I5(\sprite_primary_color_1_reg_n_0_[2] ),
        .O(\data_out_reg[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hCC00AAF0)) 
    \data_out_reg[2]_i_11 
       (.I0(\sprite_msb_x_reg_n_0_[2] ),
        .I1(\mem_pointers_reg_n_0_[2] ),
        .I2(data36[2]),
        .I3(\PC_reg[0] ),
        .I4(\PC_reg[3] ),
        .O(\data_out_reg[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \data_out_reg[2]_i_12 
       (.I0(y_pos_reg__0[1]),
        .I1(y_pos_reg__0[0]),
        .I2(\y_pos_reg[4]_0 [0]),
        .O(y_pos_minus_7[2]));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[2]_i_14 
       (.I0(\sprite_1_ypos_reg_n_0_[2] ),
        .I1(\sprite_5_ypos_reg_n_0_[2] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[2] ),
        .I5(\sprite_5_xpos_reg_n_0_[2] ),
        .O(\data_out_reg[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[2]_i_15 
       (.I0(\sprite_3_ypos_reg_n_0_[2] ),
        .I1(\sprite_7_ypos_reg_n_0_[2] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[2] ),
        .I5(\sprite_7_xpos_reg_n_0_[2] ),
        .O(\data_out_reg[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[2]_i_16 
       (.I0(\sprite_0_ypos_reg_n_0_[2] ),
        .I1(\sprite_4_ypos_reg_n_0_[2] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[2]),
        .I5(\sprite_4_xpos_reg_n_0_[2] ),
        .O(\data_out_reg[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[2]_i_17 
       (.I0(\sprite_2_ypos_reg_n_0_[2] ),
        .I1(\sprite_6_ypos_reg_n_0_[2] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[2] ),
        .I5(\sprite_6_xpos_reg_n_0_[2] ),
        .O(\data_out_reg[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \data_out_reg[2]_i_2 
       (.I0(\data_out_reg[2]_i_6_n_0 ),
        .I1(\PC_reg[5] ),
        .I2(\data_out_reg[2]_i_7_n_0 ),
        .I3(\data_out_reg[2]_i_8_n_0 ),
        .I4(\PC_reg[1]_1 ),
        .I5(\PC_reg[2]_1 ),
        .O(\data_out_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \data_out_reg[2]_i_3 
       (.I0(\data_out_reg[2]_i_9_n_0 ),
        .I1(\data_out_reg[2]_i_10_n_0 ),
        .I2(\PC_reg[2]_1 ),
        .I3(\PC_reg[5] ),
        .O(\data_out_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \data_out_reg[2]_i_4 
       (.I0(\sprite_priority_reg_n_0_[2] ),
        .I1(\data_out_reg[2]_i_11_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\PC_reg[1]_0 ),
        .I4(\int_enabled_reg_n_0_[2] ),
        .I5(y_pos_minus_7[2]),
        .O(\data_out_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[2]_i_6 
       (.I0(\data_out_reg[2]_i_14_n_0 ),
        .I1(\data_out_reg[2]_i_15_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[2]_i_16_n_0 ),
        .I5(\data_out_reg[2]_i_17_n_0 ),
        .O(\data_out_reg[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[2]_i_7 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[2] ),
        .I3(\sprite_primary_color_0_reg_n_0_[2] ),
        .I4(\sprite_primary_color_7_reg_n_0_[2] ),
        .O(\data_out_reg[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[2]_i_8 
       (.I0(\sprite_multi_color_0_reg_n_0_[2] ),
        .I1(\sprite_primary_color_5_reg_n_0_[2] ),
        .I2(\sprite_primary_color_6_reg_n_0_[2] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[2]_i_9 
       (.I0(\extra_background_color_2_reg_n_0_[2] ),
        .I1(\sprite_primary_color_4_reg_n_0_[2] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\extra_background_color_1_reg_n_0_[2] ),
        .I5(\sprite_primary_color_3_reg_n_0_[2] ),
        .O(\data_out_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F0F0EEEEEEEE)) 
    \data_out_reg[3]_i_1 
       (.I0(\data_out_reg[3]_i_2_n_0 ),
        .I1(\data_out_reg[3]_i_3_n_0 ),
        .I2(\screen_control_2_reg[3]_0 ),
        .I3(\data_out_reg[3]_i_5_n_0 ),
        .I4(\PC_reg[2]_0 ),
        .I5(\PC_reg[4] ),
        .O(data_out_reg[3]));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[3]_i_10 
       (.I0(\extra_background_color_2_reg_n_0_[3] ),
        .I1(\sprite_primary_color_4_reg_n_0_[3] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\extra_background_color_1_reg_n_0_[3] ),
        .I5(\sprite_primary_color_3_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[3]_i_11 
       (.I0(\background_color_reg_n_0_[3] ),
        .I1(\sprite_primary_color_2_reg_n_0_[3] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\border_color_reg_n_0_[3] ),
        .I5(\sprite_primary_color_1_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h1FE0E01F)) 
    \data_out_reg[3]_i_13 
       (.I0(y_pos_reg__0[0]),
        .I1(y_pos_reg__0[1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [1]),
        .I4(y_pos_real1),
        .O(\data_out_reg[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hCC00AAF0)) 
    \data_out_reg[3]_i_14 
       (.I0(\sprite_msb_x_reg_n_0_[3] ),
        .I1(\mem_pointers_reg_n_0_[3] ),
        .I2(data36[3]),
        .I3(\PC_reg[0] ),
        .I4(\PC_reg[3] ),
        .O(\data_out_reg[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[3]_i_15 
       (.I0(\sprite_1_ypos_reg_n_0_[3] ),
        .I1(\sprite_5_ypos_reg_n_0_[3] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[3] ),
        .I5(\sprite_5_xpos_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[3]_i_16 
       (.I0(\sprite_3_ypos_reg_n_0_[3] ),
        .I1(\sprite_7_ypos_reg_n_0_[3] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[3] ),
        .I5(\sprite_7_xpos_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[3]_i_17 
       (.I0(\sprite_0_ypos_reg_n_0_[3] ),
        .I1(\sprite_4_ypos_reg_n_0_[3] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[3]),
        .I5(\sprite_4_xpos_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[3]_i_18 
       (.I0(\sprite_2_ypos_reg_n_0_[3] ),
        .I1(\sprite_6_ypos_reg_n_0_[3] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[3] ),
        .I5(\sprite_6_xpos_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \data_out_reg[3]_i_2 
       (.I0(\data_out_reg[3]_i_6_n_0 ),
        .I1(\PC_reg[5] ),
        .I2(\data_out_reg[3]_i_7_n_0 ),
        .I3(\data_out_reg[3]_i_8_n_0 ),
        .I4(\PC_reg[1]_1 ),
        .I5(\PC_reg[2]_1 ),
        .O(\data_out_reg[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \data_out_reg[3]_i_3 
       (.I0(\data_out_reg[3]_i_10_n_0 ),
        .I1(\data_out_reg[3]_i_11_n_0 ),
        .I2(\PC_reg[2]_1 ),
        .I3(\PC_reg[5] ),
        .O(\data_out_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \data_out_reg[3]_i_5 
       (.I0(\data_out_reg[3]_i_13_n_0 ),
        .I1(\data_out_reg[3]_i_14_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\PC_reg[1]_0 ),
        .I4(\int_enabled_reg_n_0_[3] ),
        .I5(\sprite_priority_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[3]_i_6 
       (.I0(\data_out_reg[3]_i_15_n_0 ),
        .I1(\data_out_reg[3]_i_16_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[3]_i_17_n_0 ),
        .I5(\data_out_reg[3]_i_18_n_0 ),
        .O(\data_out_reg[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[3]_i_7 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[3] ),
        .I3(\sprite_primary_color_0_reg_n_0_[3] ),
        .I4(\sprite_primary_color_7_reg_n_0_[3] ),
        .O(\data_out_reg[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[3]_i_8 
       (.I0(\sprite_multi_color_0_reg_n_0_[3] ),
        .I1(\sprite_primary_color_5_reg_n_0_[3] ),
        .I2(\sprite_primary_color_6_reg_n_0_[3] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCC6666666633333)) 
    \data_out_reg[4]_i_11 
       (.I0(y_pos_real1),
        .I1(\y_pos_reg[4]_0 [2]),
        .I2(y_pos_reg__0[0]),
        .I3(y_pos_reg__0[1]),
        .I4(\y_pos_reg[4]_0 [0]),
        .I5(\y_pos_reg[4]_0 [1]),
        .O(\data_out_reg[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hCC00AAF0)) 
    \data_out_reg[4]_i_12 
       (.I0(\sprite_msb_x_reg_n_0_[4] ),
        .I1(\mem_pointers_reg_n_0_[4] ),
        .I2(screen_enabled),
        .I3(\PC_reg[0] ),
        .I4(\PC_reg[3] ),
        .O(\data_out_reg[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[4]_i_13 
       (.I0(\sprite_1_ypos_reg_n_0_[4] ),
        .I1(\sprite_5_ypos_reg_n_0_[4] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[4] ),
        .I5(\sprite_5_xpos_reg_n_0_[4] ),
        .O(\data_out_reg[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[4]_i_14 
       (.I0(\sprite_3_ypos_reg_n_0_[4] ),
        .I1(\sprite_7_ypos_reg_n_0_[4] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[4] ),
        .I5(\sprite_7_xpos_reg_n_0_[4] ),
        .O(\data_out_reg[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[4]_i_15 
       (.I0(\sprite_0_ypos_reg_n_0_[4] ),
        .I1(\sprite_4_ypos_reg_n_0_[4] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[4]),
        .I5(\sprite_4_xpos_reg_n_0_[4] ),
        .O(\data_out_reg[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[4]_i_16 
       (.I0(\sprite_2_ypos_reg_n_0_[4] ),
        .I1(\sprite_6_ypos_reg_n_0_[4] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[4] ),
        .I5(\sprite_6_xpos_reg_n_0_[4] ),
        .O(\data_out_reg[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \data_out_reg[4]_i_5 
       (.I0(\data_out_reg[4]_i_11_n_0 ),
        .I1(\data_out_reg[4]_i_12_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\PC_reg[1]_0 ),
        .I4(\int_enabled_reg_n_0_[4] ),
        .I5(\sprite_priority_reg_n_0_[4] ),
        .O(\data_out_reg_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[4]_i_6 
       (.I0(\data_out_reg[4]_i_13_n_0 ),
        .I1(\data_out_reg[4]_i_14_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[4]_i_15_n_0 ),
        .I5(\data_out_reg[4]_i_16_n_0 ),
        .O(\data_out_reg_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[4]_i_7 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[4] ),
        .I3(\sprite_primary_color_0_reg_n_0_[4] ),
        .I4(\sprite_primary_color_7_reg_n_0_[4] ),
        .O(\data_out_reg_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[4]_i_8 
       (.I0(\sprite_multi_color_0_reg_n_0_[4] ),
        .I1(\sprite_primary_color_5_reg_n_0_[4] ),
        .I2(\sprite_primary_color_6_reg_n_0_[4] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \data_out_reg[5]_i_11 
       (.I0(y_pos_real1),
        .I1(y_pos_minus_7[4]),
        .I2(sprite_7_n_14),
        .I3(y_pos_minus_7[5]),
        .O(\data_out_reg[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hCC00AAF0)) 
    \data_out_reg[5]_i_12 
       (.I0(\sprite_msb_x_reg_n_0_[5] ),
        .I1(\mem_pointers_reg_n_0_[5] ),
        .I2(\screen_control_1_reg_n_0_[5] ),
        .I3(\PC_reg[0] ),
        .I4(\PC_reg[3] ),
        .O(\data_out_reg[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[5]_i_13 
       (.I0(\sprite_1_ypos_reg_n_0_[5] ),
        .I1(\sprite_5_ypos_reg_n_0_[5] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[5] ),
        .I5(\sprite_5_xpos_reg_n_0_[5] ),
        .O(\data_out_reg[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[5]_i_14 
       (.I0(\sprite_3_ypos_reg_n_0_[5] ),
        .I1(\sprite_7_ypos_reg_n_0_[5] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[5] ),
        .I5(\sprite_7_xpos_reg_n_0_[5] ),
        .O(\data_out_reg[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[5]_i_15 
       (.I0(\sprite_0_ypos_reg_n_0_[5] ),
        .I1(\sprite_4_ypos_reg_n_0_[5] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[5]),
        .I5(\sprite_4_xpos_reg_n_0_[5] ),
        .O(\data_out_reg[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[5]_i_16 
       (.I0(\sprite_2_ypos_reg_n_0_[5] ),
        .I1(\sprite_6_ypos_reg_n_0_[5] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[5] ),
        .I5(\sprite_6_xpos_reg_n_0_[5] ),
        .O(\data_out_reg[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \data_out_reg[5]_i_5 
       (.I0(\data_out_reg[5]_i_11_n_0 ),
        .I1(\data_out_reg[5]_i_12_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\PC_reg[1]_0 ),
        .I4(\int_enabled_reg_n_0_[5] ),
        .I5(\sprite_priority_reg_n_0_[5] ),
        .O(\data_out_reg_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[5]_i_6 
       (.I0(\data_out_reg[5]_i_13_n_0 ),
        .I1(\data_out_reg[5]_i_14_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[5]_i_15_n_0 ),
        .I5(\data_out_reg[5]_i_16_n_0 ),
        .O(\data_out_reg_reg[5]_2 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[5]_i_7 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[5] ),
        .I3(\sprite_primary_color_0_reg_n_0_[5] ),
        .I4(\sprite_primary_color_7_reg_n_0_[5] ),
        .O(\data_out_reg_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[5]_i_8 
       (.I0(\sprite_multi_color_0_reg_n_0_[5] ),
        .I1(\sprite_primary_color_5_reg_n_0_[5] ),
        .I2(\sprite_primary_color_6_reg_n_0_[5] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg_reg[5]_3 ));
  LUT5 #(
    .INIT(32'hCC00AAF0)) 
    \data_out_reg[6]_i_11 
       (.I0(\sprite_msb_x_reg_n_0_[6] ),
        .I1(\mem_pointers_reg_n_0_[6] ),
        .I2(data36[6]),
        .I3(\PC_reg[0] ),
        .I4(\PC_reg[3] ),
        .O(\data_out_reg[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[6]_i_14 
       (.I0(\sprite_1_ypos_reg_n_0_[6] ),
        .I1(\sprite_5_ypos_reg_n_0_[6] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[6] ),
        .I5(\sprite_5_xpos_reg_n_0_[6] ),
        .O(\data_out_reg[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[6]_i_15 
       (.I0(\sprite_3_ypos_reg_n_0_[6] ),
        .I1(\sprite_7_ypos_reg_n_0_[6] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[6] ),
        .I5(\sprite_7_xpos_reg_n_0_[6] ),
        .O(\data_out_reg[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[6]_i_16 
       (.I0(\sprite_0_ypos_reg_n_0_[6] ),
        .I1(\sprite_4_ypos_reg_n_0_[6] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[6]),
        .I5(\sprite_4_xpos_reg_n_0_[6] ),
        .O(\data_out_reg[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[6]_i_17 
       (.I0(\sprite_2_ypos_reg_n_0_[6] ),
        .I1(\sprite_6_ypos_reg_n_0_[6] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[6] ),
        .I5(\sprite_6_xpos_reg_n_0_[6] ),
        .O(\data_out_reg[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \data_out_reg[6]_i_5 
       (.I0(is_equal_raster_delayed_i_6_n_0),
        .I1(\data_out_reg[6]_i_11_n_0 ),
        .I2(\PC_reg[1] ),
        .I3(\PC_reg[1]_0 ),
        .I4(\int_enabled_reg_n_0_[6] ),
        .I5(\sprite_priority_reg_n_0_[6] ),
        .O(\data_out_reg_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[6]_i_6 
       (.I0(\data_out_reg[6]_i_14_n_0 ),
        .I1(\data_out_reg[6]_i_15_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[6]_i_16_n_0 ),
        .I5(\data_out_reg[6]_i_17_n_0 ),
        .O(\data_out_reg_reg[6]_2 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[6]_i_7 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[6] ),
        .I3(\sprite_primary_color_0_reg_n_0_[6] ),
        .I4(\sprite_primary_color_7_reg_n_0_[6] ),
        .O(\data_out_reg_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[6]_i_8 
       (.I0(\sprite_multi_color_0_reg_n_0_[6] ),
        .I1(\sprite_primary_color_5_reg_n_0_[6] ),
        .I2(\sprite_primary_color_6_reg_n_0_[6] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hFAFC0AFCFA0C0A0C)) 
    \data_out_reg[7]_i_10 
       (.I0(\data_out_reg[7]_i_19_n_0 ),
        .I1(\data_out_reg[7]_i_20_n_0 ),
        .I2(\PC_reg[1]_1 ),
        .I3(\PC_reg[2]_0 ),
        .I4(\data_out_reg[7]_i_21_n_0 ),
        .I5(\data_out_reg[7]_i_22_n_0 ),
        .O(\data_out_reg_reg[7]_5 ));
  LUT5 #(
    .INIT(32'hFDEC3120)) 
    \data_out_reg[7]_i_12 
       (.I0(\PC_reg[0] ),
        .I1(\PC_reg[3] ),
        .I2(\sprite_multi_color_1_reg_n_0_[7] ),
        .I3(\sprite_primary_color_0_reg_n_0_[7] ),
        .I4(\sprite_primary_color_7_reg_n_0_[7] ),
        .O(\data_out_reg_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    \data_out_reg[7]_i_13 
       (.I0(\sprite_multi_color_0_reg_n_0_[7] ),
        .I1(\sprite_primary_color_5_reg_n_0_[7] ),
        .I2(\sprite_primary_color_6_reg_n_0_[7] ),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[0] ),
        .O(\data_out_reg_reg[7]_6 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[7]_i_19 
       (.I0(\sprite_1_ypos_reg_n_0_[7] ),
        .I1(\sprite_5_ypos_reg_n_0_[7] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_1_xpos_reg_n_0_[7] ),
        .I5(\sprite_5_xpos_reg_n_0_[7] ),
        .O(\data_out_reg[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[7]_i_20 
       (.I0(\sprite_3_ypos_reg_n_0_[7] ),
        .I1(\sprite_7_ypos_reg_n_0_[7] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_3_xpos_reg_n_0_[7] ),
        .I5(\sprite_7_xpos_reg_n_0_[7] ),
        .O(\data_out_reg[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[7]_i_21 
       (.I0(\sprite_0_ypos_reg_n_0_[7] ),
        .I1(\sprite_4_ypos_reg_n_0_[7] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(sprite_0_xpos[7]),
        .I5(\sprite_4_xpos_reg_n_0_[7] ),
        .O(\data_out_reg[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFCAF0CA0FCA00CA)) 
    \data_out_reg[7]_i_22 
       (.I0(\sprite_2_ypos_reg_n_0_[7] ),
        .I1(\sprite_6_ypos_reg_n_0_[7] ),
        .I2(\PC_reg[3] ),
        .I3(\PC_reg[0] ),
        .I4(\sprite_2_xpos_reg_n_0_[7] ),
        .I5(\sprite_6_xpos_reg_n_0_[7] ),
        .O(\data_out_reg[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000CC000000AAF0)) 
    \data_out_reg[7]_i_6 
       (.I0(\int_enabled_reg_n_0_[7] ),
        .I1(\sprite_priority_reg_n_0_[7] ),
        .I2(is_equal_raster_delayed_i_5_n_0),
        .I3(\PC_reg[3] ),
        .I4(\PC_reg[1]_1 ),
        .I5(\PC_reg[3]_0 ),
        .O(\data_out_reg_reg[7]_4 ));
  FDRE \data_out_reg_reg[0] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(data_out_reg[0]),
        .Q(vic_reg_data_out[0]),
        .R(1'b0));
  FDRE \data_out_reg_reg[1] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(data_out_reg[1]),
        .Q(vic_reg_data_out[1]),
        .R(1'b0));
  FDRE \data_out_reg_reg[2] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(data_out_reg[2]),
        .Q(vic_reg_data_out[2]),
        .R(1'b0));
  FDRE \data_out_reg_reg[3] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(data_out_reg[3]),
        .Q(vic_reg_data_out[3]),
        .R(1'b0));
  FDRE \data_out_reg_reg[4] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(D[0]),
        .Q(vic_reg_data_out[4]),
        .R(1'b0));
  FDRE \data_out_reg_reg[5] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(D[1]),
        .Q(vic_reg_data_out[5]),
        .R(1'b0));
  FDRE \data_out_reg_reg[6] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(D[2]),
        .Q(vic_reg_data_out[6]),
        .R(1'b0));
  FDRE \data_out_reg_reg[7] 
       (.C(clk),
        .CE(\PC_reg[5]_0 ),
        .D(D[3]),
        .Q(vic_reg_data_out[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \dst_reg[0]_i_3 
       (.I0(adc_bcd_reg),
        .I1(IRHOLD_valid_reg_0),
        .O(\dst_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dst_reg[1]_i_3 
       (.I0(\cond_code_reg[1] ),
        .I1(IRHOLD_valid_reg),
        .O(\dst_reg_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_1_reg[0] 
       (.C(clk),
        .CE(\PC_reg[4]_4 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\extra_background_color_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_1_reg[1] 
       (.C(clk),
        .CE(\PC_reg[4]_4 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\extra_background_color_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_1_reg[2] 
       (.C(clk),
        .CE(\PC_reg[4]_4 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\extra_background_color_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_1_reg[3] 
       (.C(clk),
        .CE(\PC_reg[4]_4 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\extra_background_color_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_2_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_10 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\extra_background_color_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_2_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_10 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\extra_background_color_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_2_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_10 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\extra_background_color_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \extra_background_color_2_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_10 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\extra_background_color_2_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    index_y_i_2
       (.I0(adc_bcd_reg),
        .I1(IRHOLD_valid_reg_1),
        .O(index_y_reg));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [0]),
        .Q(\cond_code_reg[1]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [1]),
        .Q(\int_enabled_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [2]),
        .Q(\int_enabled_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [3]),
        .Q(\int_enabled_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [4]),
        .Q(\int_enabled_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [5]),
        .Q(\int_enabled_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [6]),
        .Q(\int_enabled_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enabled_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\state_reg[5]_1 [7]),
        .Q(\int_enabled_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h99699999)) 
    is_equal_raster_delayed_i_11
       (.I0(p_1_in[5]),
        .I1(y_pos_minus_7[5]),
        .I2(sprite_7_n_14),
        .I3(y_pos_minus_7[4]),
        .I4(y_pos_real1),
        .O(is_equal_raster_delayed_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEBEBEBBB)) 
    is_equal_raster_delayed_i_14
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(y_pos_reg__0[1]),
        .I4(y_pos_reg__0[0]),
        .I5(\y_pos_reg[4]_0 [2]),
        .O(is_equal_raster_delayed_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    is_equal_raster_delayed_i_15
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(is_equal_raster_delayed_i_15_n_0));
  LUT6 #(
    .INIT(64'h5777FFFE5557FFFE)) 
    is_equal_raster_delayed_i_16
       (.I0(y_pos_reg__0[8]),
        .I1(y_pos_reg__0[6]),
        .I2(is_equal_raster_delayed_i_17_n_0),
        .I3(y_pos_reg__0[5]),
        .I4(y_pos_reg__0[7]),
        .I5(is_equal_raster_delayed_i_18_n_0),
        .O(is_equal_raster_delayed_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    is_equal_raster_delayed_i_17
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(y_pos_reg__0[1]),
        .I3(y_pos_reg__0[0]),
        .I4(\y_pos_reg[4]_0 [2]),
        .O(is_equal_raster_delayed_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    is_equal_raster_delayed_i_18
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(y_pos_reg__0[1]),
        .I3(y_pos_reg__0[0]),
        .O(is_equal_raster_delayed_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    is_equal_raster_delayed_i_2
       (.I0(p_1_in[7]),
        .I1(is_equal_raster_delayed_i_5_n_0),
        .I2(p_1_in[6]),
        .I3(is_equal_raster_delayed_i_6_n_0),
        .I4(data36__0),
        .I5(p_1_in[8]),
        .O(is_equal_raster_delayed_i_2_n_0));
  LUT6 #(
    .INIT(64'h6009099000000000)) 
    is_equal_raster_delayed_i_3
       (.I0(p_1_in[4]),
        .I1(y_pos_minus_7[4]),
        .I2(y_pos_real1),
        .I3(sprite_7_n_14),
        .I4(p_1_in[3]),
        .I5(is_equal_raster_delayed_i_11_n_0),
        .O(is_equal_raster_delayed_i_3_n_0));
  LUT6 #(
    .INIT(64'h0008412041200008)) 
    is_equal_raster_delayed_i_4
       (.I0(p_1_in[0]),
        .I1(p_1_in[1]),
        .I2(y_pos_reg__0[1]),
        .I3(y_pos_reg__0[0]),
        .I4(\y_pos_reg[4]_0 [0]),
        .I5(p_1_in[2]),
        .O(is_equal_raster_delayed_i_4_n_0));
  LUT6 #(
    .INIT(64'h777F777788808888)) 
    is_equal_raster_delayed_i_5
       (.I0(y_pos_real1),
        .I1(y_pos_minus_7[6]),
        .I2(y_pos_minus_7[5]),
        .I3(y_pos_minus_7[4]),
        .I4(sprite_7_n_14),
        .I5(y_pos_minus_7[7]),
        .O(is_equal_raster_delayed_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h555DAAA2)) 
    is_equal_raster_delayed_i_6
       (.I0(y_pos_real1),
        .I1(sprite_7_n_14),
        .I2(y_pos_minus_7[4]),
        .I3(y_pos_minus_7[5]),
        .I4(y_pos_minus_7[6]),
        .O(is_equal_raster_delayed_i_6_n_0));
  LUT5 #(
    .INIT(32'hD5552AAA)) 
    is_equal_raster_delayed_i_7
       (.I0(y_pos_real1),
        .I1(y_pos_minus_7[7]),
        .I2(is_equal_raster_delayed_i_14_n_0),
        .I3(y_pos_minus_7[6]),
        .I4(y_pos_minus_7[8]),
        .O(data36__0));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    is_equal_raster_delayed_i_9
       (.I0(y_pos_minus_7[4]),
        .I1(y_pos_minus_7[5]),
        .I2(y_pos_minus_7[6]),
        .I3(is_equal_raster_delayed_i_15_n_0),
        .I4(is_equal_raster_delayed_i_16_n_0),
        .O(y_pos_real1));
  FDRE is_equal_raster_delayed_reg
       (.C(clk),
        .CE(1'b1),
        .D(is_equal_raster),
        .Q(is_equal_raster_delayed),
        .R(1'b0));
  CARRY4 is_equal_raster_delayed_reg_i_1
       (.CI(1'b0),
        .CO({NLW_is_equal_raster_delayed_reg_i_1_CO_UNCONNECTED[3],is_equal_raster,is_equal_raster_delayed_reg_i_1_n_2,is_equal_raster_delayed_reg_i_1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_is_equal_raster_delayed_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,is_equal_raster_delayed_i_2_n_0,is_equal_raster_delayed_i_3_n_0,is_equal_raster_delayed_i_4_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h1)) 
    load_reg_i_3
       (.I0(adc_bcd_reg),
        .I1(IRHOLD_valid_reg_2),
        .O(load_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\mem_pointers_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\mem_pointers_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\mem_pointers_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\mem_pointers_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\mem_pointers_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\mem_pointers_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\mem_pointers_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_pointers_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_11 ),
        .D(\state_reg[5]_1 [7]),
        .Q(ram_reg_1_7),
        .R(1'b0));
  FDRE \multi_color_mode_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_data_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \multi_color_mode_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_data_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \multi_color_mode_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_data_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \multi_color_mode_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_data_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \multi_color_mode_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_data_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \multi_color_mode_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_data_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \multi_color_mode_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_data_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \multi_color_mode_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_12 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_data_reg[0]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h00D1)) 
    \op[3]_i_5 
       (.I0(\IRHOLD_reg[0] ),
        .I1(IRHOLD_valid),
        .I2(\IRHOLD_reg[0]_0 ),
        .I3(\cond_code_reg[1]_0 ),
        .O(adc_bcd_reg));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op[3]_i_6 
       (.I0(\cond_code_reg[1] ),
        .I1(IRHOLD_valid_reg),
        .O(\op_reg[3] ));
  LUT6 #(
    .INIT(64'h0A0A0AAA0C0C0CCC)) 
    \out_rgb[19]_INST_0_i_100 
       (.I0(char_buffer_out_delayed[9]),
        .I1(\background_color_reg_n_0_[1] ),
        .I2(\data_out_reg_reg[7]_3 [4]),
        .I3(\screen_control_1_reg_n_0_[5] ),
        .I4(char_buffer_out_delayed[11]),
        .I5(p_1_in__0),
        .O(\out_rgb[19]_INST_0_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \out_rgb[19]_INST_0_i_101 
       (.I0(char_buffer_out_delayed[1]),
        .I1(char_buffer_out_delayed[9]),
        .I2(\background_color_reg_n_0_[1] ),
        .I3(p_1_in__0),
        .I4(\pixel_shift_reg_reg_n_0_[6] ),
        .I5(char_buffer_out_delayed[5]),
        .O(multi_color_bitmap_mode[1]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \out_rgb[19]_INST_0_i_102 
       (.I0(\extra_background_color_2_reg_n_0_[0] ),
        .I1(char_buffer_out_delayed[8]),
        .I2(p_1_in__0),
        .I3(\pixel_shift_reg_reg_n_0_[6] ),
        .I4(\background_color_reg_n_0_[0] ),
        .I5(\extra_background_color_1_reg_n_0_[0] ),
        .O(multi_color_text_mode[0]));
  LUT6 #(
    .INIT(64'h0A0A0AAA0C0C0CCC)) 
    \out_rgb[19]_INST_0_i_103 
       (.I0(char_buffer_out_delayed[8]),
        .I1(\background_color_reg_n_0_[0] ),
        .I2(\data_out_reg_reg[7]_3 [4]),
        .I3(\screen_control_1_reg_n_0_[5] ),
        .I4(char_buffer_out_delayed[11]),
        .I5(p_1_in__0),
        .O(\out_rgb[19]_INST_0_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \out_rgb[19]_INST_0_i_104 
       (.I0(char_buffer_out_delayed[0]),
        .I1(char_buffer_out_delayed[8]),
        .I2(\background_color_reg_n_0_[0] ),
        .I3(p_1_in__0),
        .I4(\pixel_shift_reg_reg_n_0_[6] ),
        .I5(char_buffer_out_delayed[4]),
        .O(multi_color_bitmap_mode[0]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \out_rgb[19]_INST_0_i_105 
       (.I0(\extra_background_color_2_reg_n_0_[2] ),
        .I1(char_buffer_out_delayed[10]),
        .I2(p_1_in__0),
        .I3(\pixel_shift_reg_reg_n_0_[6] ),
        .I4(\background_color_reg_n_0_[2] ),
        .I5(\extra_background_color_1_reg_n_0_[2] ),
        .O(multi_color_text_mode[2]));
  LUT6 #(
    .INIT(64'h0A0A0AAA0C0C0CCC)) 
    \out_rgb[19]_INST_0_i_106 
       (.I0(char_buffer_out_delayed[10]),
        .I1(\background_color_reg_n_0_[2] ),
        .I2(\data_out_reg_reg[7]_3 [4]),
        .I3(\screen_control_1_reg_n_0_[5] ),
        .I4(char_buffer_out_delayed[11]),
        .I5(p_1_in__0),
        .O(\out_rgb[19]_INST_0_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \out_rgb[19]_INST_0_i_107 
       (.I0(char_buffer_out_delayed[2]),
        .I1(char_buffer_out_delayed[10]),
        .I2(\background_color_reg_n_0_[2] ),
        .I3(p_1_in__0),
        .I4(\pixel_shift_reg_reg_n_0_[6] ),
        .I5(char_buffer_out_delayed[6]),
        .O(multi_color_bitmap_mode[2]));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \out_rgb[19]_INST_0_i_108 
       (.I0(\background_color_reg_n_0_[3] ),
        .I1(\extra_background_color_1_reg_n_0_[3] ),
        .I2(\extra_background_color_2_reg_n_0_[3] ),
        .I3(p_1_in__0),
        .I4(\pixel_shift_reg_reg_n_0_[6] ),
        .O(multi_color_text_mode[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h3300222A)) 
    \out_rgb[19]_INST_0_i_109 
       (.I0(\background_color_reg_n_0_[3] ),
        .I1(\data_out_reg_reg[7]_3 [4]),
        .I2(\screen_control_1_reg_n_0_[5] ),
        .I3(char_buffer_out_delayed[11]),
        .I4(p_1_in__0),
        .O(\out_rgb[19]_INST_0_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \out_rgb[19]_INST_0_i_110 
       (.I0(char_buffer_out_delayed[3]),
        .I1(char_buffer_out_delayed[11]),
        .I2(\background_color_reg_n_0_[3] ),
        .I3(p_1_in__0),
        .I4(\pixel_shift_reg_reg_n_0_[6] ),
        .I5(char_buffer_out_delayed[7]),
        .O(multi_color_bitmap_mode[3]));
  LUT6 #(
    .INIT(64'hFCCCFCCCEECCCCCC)) 
    \out_rgb[19]_INST_0_i_49 
       (.I0(multi_color_text_mode[1]),
        .I1(\out_rgb[19]_INST_0_i_100_n_0 ),
        .I2(multi_color_bitmap_mode[1]),
        .I3(\data_out_reg_reg[7]_3 [4]),
        .I4(char_buffer_out_delayed[11]),
        .I5(\screen_control_1_reg_n_0_[5] ),
        .O(color_for_bit[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \out_rgb[19]_INST_0_i_5 
       (.I0(screen_enabled),
        .I1(visible_vert1),
        .I2(\char_buf_pos[5]_i_4_n_0 ),
        .O(final_color1));
  LUT6 #(
    .INIT(64'hFCCCFCCCEECCCCCC)) 
    \out_rgb[19]_INST_0_i_72 
       (.I0(multi_color_text_mode[0]),
        .I1(\out_rgb[19]_INST_0_i_103_n_0 ),
        .I2(multi_color_bitmap_mode[0]),
        .I3(\data_out_reg_reg[7]_3 [4]),
        .I4(char_buffer_out_delayed[11]),
        .I5(\screen_control_1_reg_n_0_[5] ),
        .O(color_for_bit[0]));
  LUT6 #(
    .INIT(64'hFCCCFCCCEECCCCCC)) 
    \out_rgb[19]_INST_0_i_81 
       (.I0(multi_color_text_mode[2]),
        .I1(\out_rgb[19]_INST_0_i_106_n_0 ),
        .I2(multi_color_bitmap_mode[2]),
        .I3(\data_out_reg_reg[7]_3 [4]),
        .I4(char_buffer_out_delayed[11]),
        .I5(\screen_control_1_reg_n_0_[5] ),
        .O(color_for_bit[2]));
  LUT6 #(
    .INIT(64'hFCCCFCCCEECCCCCC)) 
    \out_rgb[19]_INST_0_i_90 
       (.I0(multi_color_text_mode[3]),
        .I1(\out_rgb[19]_INST_0_i_109_n_0 ),
        .I2(multi_color_bitmap_mode[3]),
        .I3(\data_out_reg_reg[7]_3 [4]),
        .I4(char_buffer_out_delayed[11]),
        .I5(\screen_control_1_reg_n_0_[5] ),
        .O(color_for_bit[3]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \out_rgb[19]_INST_0_i_99 
       (.I0(\extra_background_color_2_reg_n_0_[1] ),
        .I1(char_buffer_out_delayed[9]),
        .I2(p_1_in__0),
        .I3(\pixel_shift_reg_reg_n_0_[6] ),
        .I4(\background_color_reg_n_0_[1] ),
        .I5(\extra_background_color_1_reg_n_0_[1] ),
        .O(multi_color_text_mode[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h09)) 
    pixel_sample_offset_i_1
       (.I0(pixel_sample_offset),
        .I1(blank_signal),
        .I2(frame_sync),
        .O(pixel_sample_offset_reg));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pixel_shift_reg[0]_i_1 
       (.I0(\clk_div_counter_cycle_reg[2] [2]),
        .I1(p_0_out[0]),
        .I2(\clk_div_counter_cycle_reg[2] [1]),
        .I3(\clk_div_counter_cycle_reg[2] [0]),
        .O(\pixel_shift_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \pixel_shift_reg[1]_i_1 
       (.I0(\clk_div_counter_cycle_reg[2] [1]),
        .I1(\clk_div_counter_cycle_reg[2] [0]),
        .I2(\clk_div_counter_cycle_reg[2] [2]),
        .I3(p_0_out[1]),
        .I4(\pixel_shift_reg[1]_i_2_n_0 ),
        .I5(\pixel_shift_reg_reg_n_0_[0] ),
        .O(\pixel_shift_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE00000E0E00000)) 
    \pixel_shift_reg[1]_i_2 
       (.I0(char_buffer_out_delayed[11]),
        .I1(\screen_control_1_reg_n_0_[5] ),
        .I2(\data_out_reg_reg[7]_3 [4]),
        .I3(\clk_div_counter_cycle_reg[2] [2]),
        .I4(\clk_div_counter_cycle_reg[2] [0]),
        .I5(\clk_div_counter_cycle_reg[2] [1]),
        .O(\pixel_shift_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \pixel_shift_reg[2]_i_1 
       (.I0(\pixel_shift_reg_reg_n_0_[1] ),
        .I1(multicolor_data),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\pixel_shift_reg_reg_n_0_[0] ),
        .I4(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .I5(p_0_out[2]),
        .O(\pixel_shift_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \pixel_shift_reg[3]_i_1 
       (.I0(\pixel_shift_reg_reg_n_0_[2] ),
        .I1(multicolor_data),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\pixel_shift_reg_reg_n_0_[1] ),
        .I4(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .I5(p_0_out[3]),
        .O(\pixel_shift_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \pixel_shift_reg[4]_i_1 
       (.I0(\pixel_shift_reg_reg_n_0_[3] ),
        .I1(multicolor_data),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\pixel_shift_reg_reg_n_0_[2] ),
        .I4(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .I5(p_0_out[4]),
        .O(\pixel_shift_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \pixel_shift_reg[5]_i_1 
       (.I0(\pixel_shift_reg_reg_n_0_[4] ),
        .I1(multicolor_data),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\pixel_shift_reg_reg_n_0_[3] ),
        .I4(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .I5(p_0_out[5]),
        .O(\pixel_shift_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \pixel_shift_reg[6]_i_1 
       (.I0(\pixel_shift_reg_reg_n_0_[5] ),
        .I1(multicolor_data),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\pixel_shift_reg_reg_n_0_[4] ),
        .I4(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .I5(p_0_out[6]),
        .O(\pixel_shift_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBBF)) 
    \pixel_shift_reg[7]_i_1 
       (.I0(\clk_div_counter_cycle_reg[2] [0]),
        .I1(\data_out_reg_reg[7]_3 [4]),
        .I2(\screen_control_1_reg_n_0_[5] ),
        .I3(char_buffer_out_delayed[11]),
        .O(\pixel_shift_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA2A0000EA2A)) 
    \pixel_shift_reg[7]_i_2 
       (.I0(\pixel_shift_reg_reg_n_0_[6] ),
        .I1(multicolor_data),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\pixel_shift_reg_reg_n_0_[5] ),
        .I4(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .I5(p_0_out[7]),
        .O(\pixel_shift_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \pixel_shift_reg[7]_i_3 
       (.I0(char_buffer_out_delayed[11]),
        .I1(\screen_control_1_reg_n_0_[5] ),
        .I2(\data_out_reg_reg[7]_3 [4]),
        .O(multicolor_data));
  FDRE \pixel_shift_reg_reg[0] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[0]_i_1_n_0 ),
        .Q(\pixel_shift_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pixel_shift_reg_reg[1] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[1]_i_1_n_0 ),
        .Q(\pixel_shift_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pixel_shift_reg_reg[2] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[2]_i_1_n_0 ),
        .Q(\pixel_shift_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pixel_shift_reg_reg[3] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[3]_i_1_n_0 ),
        .Q(\pixel_shift_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pixel_shift_reg_reg[4] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[4]_i_1_n_0 ),
        .Q(\pixel_shift_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pixel_shift_reg_reg[5] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[5]_i_1_n_0 ),
        .Q(\pixel_shift_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pixel_shift_reg_reg[6] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[6]_i_1_n_0 ),
        .Q(\pixel_shift_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pixel_shift_reg_reg[7] 
       (.C(clk_0),
        .CE(\pixel_shift_reg[7]_i_1_n_0 ),
        .D(\pixel_shift_reg[7]_i_2_n_0 ),
        .Q(p_1_in__0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_1_7_i_2
       (.I0(addr_b),
        .I1(\clk_div_counter_cycle_reg[2] [2]),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .I3(\clk_div_counter_cycle_reg[2] [1]),
        .I4(\PC_reg[0]_0 ),
        .O(p_2_in[0]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_3_i_1
       (.I0(ram_reg_3),
        .I1(full_reg_reg),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_3_i_14
       (.I0(do_sample),
        .I1(blank_signal),
        .I2(pixel_sample_offset),
        .O(ram_reg_3));
  LUT5 #(
    .INIT(32'hFF551010)) 
    raster_int_i_1
       (.I0(\PC_reg[2] ),
        .I1(is_equal_raster_delayed),
        .I2(is_equal_raster),
        .I3(\state_reg[5]_0 ),
        .I4(raster_int),
        .O(raster_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    raster_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(raster_int_i_1_n_0),
        .Q(raster_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rasterline_ref_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_2 ),
        .D(\state_reg[5]_1 [7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444000)) 
    \reset_counter[0]_i_1 
       (.I0(reset_counter_reg[24]),
        .I1(locked),
        .I2(\reset_counter[0]_i_3_n_0 ),
        .I3(\reset_counter[0]_i_4_n_0 ),
        .I4(\reset_counter[0]_i_5_n_0 ),
        .O(reset_counter0));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \reset_counter[0]_i_10 
       (.I0(reset_counter_reg[22]),
        .I1(reset_counter_reg[16]),
        .I2(reset_counter_reg[15]),
        .I3(reset_counter_reg[21]),
        .I4(reset_counter_reg[18]),
        .O(\reset_counter[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFFFFFFFFFF)) 
    \reset_counter[0]_i_11 
       (.I0(reset_counter_reg[8]),
        .I1(reset_counter_reg[9]),
        .I2(reset_counter_reg[6]),
        .I3(reset_counter_reg[7]),
        .I4(reset_counter_reg[12]),
        .I5(reset_counter_reg[10]),
        .O(\reset_counter[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \reset_counter[0]_i_3 
       (.I0(reset_counter_reg[17]),
        .I1(reset_counter_reg[20]),
        .I2(\reset_counter[0]_i_10_n_0 ),
        .O(\reset_counter[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777777F7F7F7)) 
    \reset_counter[0]_i_4 
       (.I0(reset_counter_reg[16]),
        .I1(reset_counter_reg[14]),
        .I2(\reset_counter[0]_i_11_n_0 ),
        .I3(reset_counter_reg[11]),
        .I4(reset_counter_reg[12]),
        .I5(reset_counter_reg[13]),
        .O(\reset_counter[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \reset_counter[0]_i_5 
       (.I0(reset_counter_reg[21]),
        .I1(reset_counter_reg[22]),
        .I2(reset_counter_reg[20]),
        .I3(reset_counter_reg[19]),
        .I4(reset_counter_reg[23]),
        .O(\reset_counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[0]_i_6 
       (.I0(reset_counter_reg[3]),
        .O(\reset_counter[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[0]_i_7 
       (.I0(reset_counter_reg[2]),
        .O(\reset_counter[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[0]_i_8 
       (.I0(reset_counter_reg[1]),
        .O(\reset_counter[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reset_counter[0]_i_9 
       (.I0(reset_counter_reg[0]),
        .O(\reset_counter[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[12]_i_2 
       (.I0(reset_counter_reg[15]),
        .O(\reset_counter[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[12]_i_3 
       (.I0(reset_counter_reg[14]),
        .O(\reset_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[12]_i_4 
       (.I0(reset_counter_reg[13]),
        .O(\reset_counter[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[12]_i_5 
       (.I0(reset_counter_reg[12]),
        .O(\reset_counter[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[16]_i_2 
       (.I0(reset_counter_reg[19]),
        .O(\reset_counter[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[16]_i_3 
       (.I0(reset_counter_reg[18]),
        .O(\reset_counter[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[16]_i_4 
       (.I0(reset_counter_reg[17]),
        .O(\reset_counter[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[16]_i_5 
       (.I0(reset_counter_reg[16]),
        .O(\reset_counter[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[20]_i_2 
       (.I0(reset_counter_reg[23]),
        .O(\reset_counter[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[20]_i_3 
       (.I0(reset_counter_reg[22]),
        .O(\reset_counter[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[20]_i_4 
       (.I0(reset_counter_reg[21]),
        .O(\reset_counter[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[20]_i_5 
       (.I0(reset_counter_reg[20]),
        .O(\reset_counter[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[24]_i_2 
       (.I0(reset_counter_reg[24]),
        .O(\reset_counter[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[4]_i_2 
       (.I0(reset_counter_reg[7]),
        .O(\reset_counter[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[4]_i_3 
       (.I0(reset_counter_reg[6]),
        .O(\reset_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[4]_i_4 
       (.I0(reset_counter_reg[5]),
        .O(\reset_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[4]_i_5 
       (.I0(reset_counter_reg[4]),
        .O(\reset_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[8]_i_2 
       (.I0(reset_counter_reg[11]),
        .O(\reset_counter[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[8]_i_3 
       (.I0(reset_counter_reg[10]),
        .O(\reset_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[8]_i_4 
       (.I0(reset_counter_reg[9]),
        .O(\reset_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \reset_counter[8]_i_5 
       (.I0(reset_counter_reg[8]),
        .O(\reset_counter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[0] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[0]_i_2_n_7 ),
        .Q(reset_counter_reg[0]),
        .R(1'b0));
  CARRY4 \reset_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\reset_counter_reg[0]_i_2_n_0 ,\reset_counter_reg[0]_i_2_n_1 ,\reset_counter_reg[0]_i_2_n_2 ,\reset_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\reset_counter_reg[0]_i_2_n_4 ,\reset_counter_reg[0]_i_2_n_5 ,\reset_counter_reg[0]_i_2_n_6 ,\reset_counter_reg[0]_i_2_n_7 }),
        .S({\reset_counter[0]_i_6_n_0 ,\reset_counter[0]_i_7_n_0 ,\reset_counter[0]_i_8_n_0 ,\reset_counter[0]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[10] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[8]_i_1_n_5 ),
        .Q(reset_counter_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[11] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[8]_i_1_n_4 ),
        .Q(reset_counter_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[12] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[12]_i_1_n_7 ),
        .Q(reset_counter_reg[12]),
        .R(1'b0));
  CARRY4 \reset_counter_reg[12]_i_1 
       (.CI(\reset_counter_reg[8]_i_1_n_0 ),
        .CO({\reset_counter_reg[12]_i_1_n_0 ,\reset_counter_reg[12]_i_1_n_1 ,\reset_counter_reg[12]_i_1_n_2 ,\reset_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_counter_reg[12]_i_1_n_4 ,\reset_counter_reg[12]_i_1_n_5 ,\reset_counter_reg[12]_i_1_n_6 ,\reset_counter_reg[12]_i_1_n_7 }),
        .S({\reset_counter[12]_i_2_n_0 ,\reset_counter[12]_i_3_n_0 ,\reset_counter[12]_i_4_n_0 ,\reset_counter[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[13] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[12]_i_1_n_6 ),
        .Q(reset_counter_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[14] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[12]_i_1_n_5 ),
        .Q(reset_counter_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[15] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[12]_i_1_n_4 ),
        .Q(reset_counter_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[16] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[16]_i_1_n_7 ),
        .Q(reset_counter_reg[16]),
        .R(1'b0));
  CARRY4 \reset_counter_reg[16]_i_1 
       (.CI(\reset_counter_reg[12]_i_1_n_0 ),
        .CO({\reset_counter_reg[16]_i_1_n_0 ,\reset_counter_reg[16]_i_1_n_1 ,\reset_counter_reg[16]_i_1_n_2 ,\reset_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_counter_reg[16]_i_1_n_4 ,\reset_counter_reg[16]_i_1_n_5 ,\reset_counter_reg[16]_i_1_n_6 ,\reset_counter_reg[16]_i_1_n_7 }),
        .S({\reset_counter[16]_i_2_n_0 ,\reset_counter[16]_i_3_n_0 ,\reset_counter[16]_i_4_n_0 ,\reset_counter[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[17] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[16]_i_1_n_6 ),
        .Q(reset_counter_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[18] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[16]_i_1_n_5 ),
        .Q(reset_counter_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[19] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[16]_i_1_n_4 ),
        .Q(reset_counter_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[1] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[0]_i_2_n_6 ),
        .Q(reset_counter_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[20] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[20]_i_1_n_7 ),
        .Q(reset_counter_reg[20]),
        .R(1'b0));
  CARRY4 \reset_counter_reg[20]_i_1 
       (.CI(\reset_counter_reg[16]_i_1_n_0 ),
        .CO({\reset_counter_reg[20]_i_1_n_0 ,\reset_counter_reg[20]_i_1_n_1 ,\reset_counter_reg[20]_i_1_n_2 ,\reset_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_counter_reg[20]_i_1_n_4 ,\reset_counter_reg[20]_i_1_n_5 ,\reset_counter_reg[20]_i_1_n_6 ,\reset_counter_reg[20]_i_1_n_7 }),
        .S({\reset_counter[20]_i_2_n_0 ,\reset_counter[20]_i_3_n_0 ,\reset_counter[20]_i_4_n_0 ,\reset_counter[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[21] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[20]_i_1_n_6 ),
        .Q(reset_counter_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[22] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[20]_i_1_n_5 ),
        .Q(reset_counter_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[23] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[20]_i_1_n_4 ),
        .Q(reset_counter_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[24] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[24]_i_1_n_7 ),
        .Q(reset_counter_reg[24]),
        .R(1'b0));
  CARRY4 \reset_counter_reg[24]_i_1 
       (.CI(\reset_counter_reg[20]_i_1_n_0 ),
        .CO(\NLW_reset_counter_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reset_counter_reg[24]_i_1_O_UNCONNECTED [3:1],\reset_counter_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\reset_counter[24]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[2] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[0]_i_2_n_5 ),
        .Q(reset_counter_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[3] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[0]_i_2_n_4 ),
        .Q(reset_counter_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[4] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[4]_i_1_n_7 ),
        .Q(reset_counter_reg[4]),
        .R(1'b0));
  CARRY4 \reset_counter_reg[4]_i_1 
       (.CI(\reset_counter_reg[0]_i_2_n_0 ),
        .CO({\reset_counter_reg[4]_i_1_n_0 ,\reset_counter_reg[4]_i_1_n_1 ,\reset_counter_reg[4]_i_1_n_2 ,\reset_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_counter_reg[4]_i_1_n_4 ,\reset_counter_reg[4]_i_1_n_5 ,\reset_counter_reg[4]_i_1_n_6 ,\reset_counter_reg[4]_i_1_n_7 }),
        .S({\reset_counter[4]_i_2_n_0 ,\reset_counter[4]_i_3_n_0 ,\reset_counter[4]_i_4_n_0 ,\reset_counter[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[5] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[4]_i_1_n_6 ),
        .Q(reset_counter_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[6] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[4]_i_1_n_5 ),
        .Q(reset_counter_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[7] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[4]_i_1_n_4 ),
        .Q(reset_counter_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[8] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[8]_i_1_n_7 ),
        .Q(reset_counter_reg[8]),
        .R(1'b0));
  CARRY4 \reset_counter_reg[8]_i_1 
       (.CI(\reset_counter_reg[4]_i_1_n_0 ),
        .CO({\reset_counter_reg[8]_i_1_n_0 ,\reset_counter_reg[8]_i_1_n_1 ,\reset_counter_reg[8]_i_1_n_2 ,\reset_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_counter_reg[8]_i_1_n_4 ,\reset_counter_reg[8]_i_1_n_5 ,\reset_counter_reg[8]_i_1_n_6 ,\reset_counter_reg[8]_i_1_n_7 }),
        .S({\reset_counter[8]_i_2_n_0 ,\reset_counter[8]_i_3_n_0 ,\reset_counter[8]_i_4_n_0 ,\reset_counter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_counter_reg[9] 
       (.C(clk_0),
        .CE(reset_counter0),
        .D(\reset_counter_reg[8]_i_1_n_6 ),
        .Q(reset_counter_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[0] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [0]),
        .Q(data36[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[1] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [1]),
        .Q(data36[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[2] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [2]),
        .Q(data36[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[3] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [3]),
        .Q(data36[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[4] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [4]),
        .Q(screen_enabled),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[5] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\screen_control_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[6] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [6]),
        .Q(data36[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_1_reg[7] 
       (.C(clk),
        .CE(\PC_reg[4]_0 ),
        .D(\state_reg[5]_1 [7]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[0] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\data_out_reg_reg[7]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[1] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\data_out_reg_reg[7]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[2] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\data_out_reg_reg[7]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[3] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\data_out_reg_reg[7]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[4] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\data_out_reg_reg[7]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[5] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\data_out_reg_reg[7]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[6] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\data_out_reg_reg[7]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \screen_control_2_reg[7] 
       (.C(clk),
        .CE(\PC_reg[4]_5 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\data_out_reg_reg[7]_3 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \screen_mem_pos[0]_i_1 
       (.I0(screen_mem_pos_reg__0[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screen_mem_pos[1]_i_1 
       (.I0(screen_mem_pos_reg__0[0]),
        .I1(screen_mem_pos_reg__0[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \screen_mem_pos[2]_i_1 
       (.I0(screen_mem_pos_reg__0[0]),
        .I1(screen_mem_pos_reg__0[1]),
        .I2(screen_mem_pos_reg__0[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \screen_mem_pos[3]_i_1 
       (.I0(screen_mem_pos_reg__0[1]),
        .I1(screen_mem_pos_reg__0[0]),
        .I2(screen_mem_pos_reg__0[2]),
        .I3(screen_mem_pos_reg__0[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \screen_mem_pos[4]_i_1 
       (.I0(screen_mem_pos_reg__0[2]),
        .I1(screen_mem_pos_reg__0[0]),
        .I2(screen_mem_pos_reg__0[1]),
        .I3(screen_mem_pos_reg__0[3]),
        .I4(screen_mem_pos_reg__0[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \screen_mem_pos[5]_i_1 
       (.I0(screen_mem_pos_reg__0[3]),
        .I1(screen_mem_pos_reg__0[1]),
        .I2(screen_mem_pos_reg__0[0]),
        .I3(screen_mem_pos_reg__0[2]),
        .I4(screen_mem_pos_reg__0[4]),
        .I5(screen_mem_pos_reg__0[5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \screen_mem_pos[6]_i_1 
       (.I0(\screen_mem_pos[9]_i_5_n_0 ),
        .I1(screen_mem_pos_reg__0[6]),
        .O(p_0_in__3[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \screen_mem_pos[7]_i_1 
       (.I0(\screen_mem_pos[9]_i_5_n_0 ),
        .I1(screen_mem_pos_reg__0[6]),
        .I2(screen_mem_pos_reg__0[7]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \screen_mem_pos[8]_i_1 
       (.I0(screen_mem_pos_reg__0[6]),
        .I1(\screen_mem_pos[9]_i_5_n_0 ),
        .I2(screen_mem_pos_reg__0[7]),
        .I3(screen_mem_pos_reg__0[8]),
        .O(p_0_in__3[8]));
  LUT2 #(
    .INIT(4'hB)) 
    \screen_mem_pos[9]_i_1 
       (.I0(SS),
        .I1(visible_vert1),
        .O(\screen_mem_pos[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \screen_mem_pos[9]_i_2 
       (.I0(p_0_in3_in),
        .I1(\char_line_num_reg_n_0_[2] ),
        .I2(\char_line_num_reg_n_0_[1] ),
        .I3(\char_line_num_reg_n_0_[0] ),
        .I4(\char_buf_pos[5]_i_4_n_0 ),
        .O(screen_mem_pos0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \screen_mem_pos[9]_i_3 
       (.I0(screen_mem_pos_reg__0[7]),
        .I1(\screen_mem_pos[9]_i_5_n_0 ),
        .I2(screen_mem_pos_reg__0[6]),
        .I3(screen_mem_pos_reg__0[8]),
        .I4(screen_mem_pos_reg__0[9]),
        .O(p_0_in__3[9]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \screen_mem_pos[9]_i_4 
       (.I0(\clk_div_counter_cycle_reg[2] [2]),
        .I1(\clk_div_counter_cycle_reg[2] [1]),
        .I2(\clk_div_counter_cycle_reg[2] [0]),
        .O(p_0_in3_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \screen_mem_pos[9]_i_5 
       (.I0(screen_mem_pos_reg__0[5]),
        .I1(screen_mem_pos_reg__0[3]),
        .I2(screen_mem_pos_reg__0[1]),
        .I3(screen_mem_pos_reg__0[0]),
        .I4(screen_mem_pos_reg__0[2]),
        .I5(screen_mem_pos_reg__0[4]),
        .O(\screen_mem_pos[9]_i_5_n_0 ));
  FDRE \screen_mem_pos_reg[0] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[0]),
        .Q(screen_mem_pos_reg__0[0]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[1] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[1]),
        .Q(screen_mem_pos_reg__0[1]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[2] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[2]),
        .Q(screen_mem_pos_reg__0[2]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[3] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[3]),
        .Q(screen_mem_pos_reg__0[3]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[4] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[4]),
        .Q(screen_mem_pos_reg__0[4]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[5] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[5]),
        .Q(screen_mem_pos_reg__0[5]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[6] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[6]),
        .Q(screen_mem_pos_reg__0[6]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[7] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[7]),
        .Q(screen_mem_pos_reg__0[7]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[8] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[8]),
        .Q(screen_mem_pos_reg__0[8]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  FDRE \screen_mem_pos_reg[9] 
       (.C(clk_0),
        .CE(screen_mem_pos0),
        .D(p_0_in__3[9]),
        .Q(screen_mem_pos_reg__0[9]),
        .R(\screen_mem_pos[9]_i_1_n_0 ));
  design_1_block_test_0_0_sprite_generator sprite_0
       (.Q({\sprite_0_ypos_reg_n_0_[7] ,\sprite_0_ypos_reg_n_0_[6] ,\sprite_0_ypos_reg_n_0_[5] ,\sprite_0_ypos_reg_n_0_[4] ,\sprite_0_ypos_reg_n_0_[3] ,\sprite_0_ypos_reg_n_0_[2] ,\sprite_0_ypos_reg_n_0_[1] ,\sprite_0_ypos_reg_n_0_[0] }),
        .clk(clk_0),
        .\multi_color_mode_reg[0] (\sprite_data_reg[0]_0 [0]),
        .out_pixel_sprite_0(out_pixel_sprite_0),
        .out_pixel_sprite_1(out_pixel_sprite_1),
        .out_pixel_sprite_2(out_pixel_sprite_2),
        .p_0_out(p_0_out),
        .p_45_in(p_45_in),
        .ram_reg_1(sprite_0_n_5),
        .ram_reg_1_0(sprite_0_n_7),
        .ram_reg_1_1(sprite_0_n_12),
        .ram_reg_1_2(sprite_0_n_13),
        .ram_reg_1_3(sprite_0_n_14),
        .raster_x_pos(sprite_7_n_15),
        .show_pixel_sprite_0(show_pixel_sprite_0),
        .show_pixel_sprite_1(show_pixel_sprite_1),
        .show_pixel_sprite_2(show_pixel_sprite_2),
        .\sprite_0_xpos_reg[7] (sprite_0_xpos),
        .\sprite_enabled_reg[0] (\data_out_reg_reg[7]_2 [0]),
        .\sprite_msb_x_reg[0] (\sprite_msb_x_reg_n_0_[0] ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[3] ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_0_reg[3] ({\sprite_primary_color_0_reg_n_0_[3] ,\sprite_primary_color_0_reg_n_0_[2] ,\sprite_primary_color_0_reg_n_0_[1] ,\sprite_primary_color_0_reg_n_0_[0] }),
        .\sprite_priority_reg[0] (\sprite_priority_reg_n_0_[0] ),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\toggle_reg[0]_0 (sprite_0_n_15),
        .\x_expand_reg[0] (\sprite_data_reg[0] [0]),
        .\x_pos_reg[5] (sprite_7_n_2),
        .\x_pos_reg[6] (sprite_7_n_1),
        .\x_pos_reg[7] (sprite_7_n_0),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[0] (Q[0]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[0] (sprite_7_n_14),
        .\y_pos_reg[8] ({y_pos_reg__0[8:5],\y_pos_reg[4]_0 ,y_pos_reg__0[1:0]}));
  FDRE \sprite_0_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [0]),
        .Q(sprite_0_xpos[0]),
        .R(1'b0));
  FDRE \sprite_0_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [1]),
        .Q(sprite_0_xpos[1]),
        .R(1'b0));
  FDRE \sprite_0_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [2]),
        .Q(sprite_0_xpos[2]),
        .R(1'b0));
  FDRE \sprite_0_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [3]),
        .Q(sprite_0_xpos[3]),
        .R(1'b0));
  FDRE \sprite_0_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [4]),
        .Q(sprite_0_xpos[4]),
        .R(1'b0));
  FDRE \sprite_0_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [5]),
        .Q(sprite_0_xpos[5]),
        .R(1'b0));
  FDRE \sprite_0_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [6]),
        .Q(sprite_0_xpos[6]),
        .R(1'b0));
  FDRE \sprite_0_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_3 ),
        .D(\state_reg[5]_1 [7]),
        .Q(sprite_0_xpos[7]),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_0_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_0_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_0_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_0_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_0_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_0_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_0_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_0_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_2 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_0_ypos_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_sprite_generator_1 sprite_1
       (.CO(sprite_display_region15_in),
        .Q({\sprite_1_ypos_reg_n_0_[7] ,\sprite_1_ypos_reg_n_0_[6] ,\sprite_1_ypos_reg_n_0_[5] ,\sprite_1_ypos_reg_n_0_[4] ,\sprite_1_ypos_reg_n_0_[3] ,\sprite_1_ypos_reg_n_0_[2] ,\sprite_1_ypos_reg_n_0_[1] ,\sprite_1_ypos_reg_n_0_[0] }),
        .\border_color_reg[3] ({\border_color_reg_n_0_[3] ,\border_color_reg_n_0_[2] ,\border_color_reg_n_0_[1] ,\border_color_reg_n_0_[0] }),
        .clk(clk_0),
        .final_color1(final_color1),
        .\multi_color_mode_reg[1] (\sprite_data_reg[0]_0 [1]),
        .out_pixel_sprite_1(out_pixel_sprite_1),
        .out_rgb(out_rgb),
        .p_0_out(p_0_out),
        .\pixel_shift_reg_reg[7] (p_1_in__0),
        .ram_reg_1(sprite_1_n_12),
        .ram_reg_1_0(sprite_1_n_14),
        .ram_reg_1_1(sprite_1_n_15),
        .ram_reg_1_2(sprite_1_n_16),
        .raster_x_pos(sprite_7_n_15),
        .show_pixel_sprite_0(show_pixel_sprite_0),
        .show_pixel_sprite_1(show_pixel_sprite_1),
        .show_pixel_sprite_2(show_pixel_sprite_2),
        .show_pixel_sprite_6(show_pixel_sprite_6),
        .show_pixel_sprite_7(show_pixel_sprite_7),
        .\sprite_1_xpos_reg[7] ({\sprite_1_xpos_reg_n_0_[7] ,\sprite_1_xpos_reg_n_0_[6] ,\sprite_1_xpos_reg_n_0_[5] ,\sprite_1_xpos_reg_n_0_[4] ,\sprite_1_xpos_reg_n_0_[3] ,\sprite_1_xpos_reg_n_0_[2] ,\sprite_1_xpos_reg_n_0_[1] ,\sprite_1_xpos_reg_n_0_[0] }),
        .\sprite_data_reg[23]_0 (sprite_2_n_0),
        .\sprite_data_reg[23]_1 (sprite_2_n_1),
        .\sprite_data_reg[23]_2 (sprite_2_n_2),
        .\sprite_data_reg[23]_3 (sprite_2_n_3),
        .\sprite_enabled_reg[1] (\data_out_reg_reg[7]_2 [1]),
        .\sprite_msb_x_reg[1] (\sprite_msb_x_reg_n_0_[1] ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[3] ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_1_reg[3] ({\sprite_primary_color_1_reg_n_0_[3] ,\sprite_primary_color_1_reg_n_0_[2] ,\sprite_primary_color_1_reg_n_0_[1] ,\sprite_primary_color_1_reg_n_0_[0] }),
        .\sprite_priority_reg[4] (sprite_4_n_4),
        .\sprite_priority_reg[4]_0 (sprite_4_n_3),
        .\sprite_priority_reg[4]_1 (sprite_4_n_2),
        .\sprite_priority_reg[4]_2 (sprite_4_n_0),
        .\sprite_priority_reg[4]_3 (sprite_4_n_1),
        .\sprite_priority_reg[7] ({\sprite_priority_reg_n_0_[7] ,\sprite_priority_reg_n_0_[6] ,\sprite_priority_reg_n_0_[2] ,\sprite_priority_reg_n_0_[1] ,\sprite_priority_reg_n_0_[0] }),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\x_expand_reg[1] (\sprite_data_reg[0] [1]),
        .\x_pos_reg[5] (sprite_7_n_2),
        .\x_pos_reg[6] (sprite_7_n_1),
        .\x_pos_reg[7] (sprite_7_n_0),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[1] (Q[1]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[0] (sprite_7_n_14),
        .\y_pos_reg[3] ({\y_pos_reg[4]_0 [1:0],y_pos_reg__0[1:0]}));
  FDRE \sprite_1_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_1_xpos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_1_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_1_xpos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_1_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_1_xpos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_1_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_1_xpos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_1_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_1_xpos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_1_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_1_xpos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_1_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_1_xpos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_1_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_1 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_1_xpos_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_1_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_1_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_1_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_1_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_1_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_1_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_1_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_1_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_2 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_1_ypos_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_sprite_generator_2 sprite_2
       (.CO(sprite_display_region15_in_3),
        .Q({\sprite_2_ypos_reg_n_0_[7] ,\sprite_2_ypos_reg_n_0_[6] ,\sprite_2_ypos_reg_n_0_[5] ,\sprite_2_ypos_reg_n_0_[4] ,\sprite_2_ypos_reg_n_0_[3] ,\sprite_2_ypos_reg_n_0_[2] ,\sprite_2_ypos_reg_n_0_[1] ,\sprite_2_ypos_reg_n_0_[0] }),
        .clk(clk_0),
        .\multi_color_mode_reg[2] (\sprite_data_reg[0]_0 [2]),
        .out_pixel_sprite_0(out_pixel_sprite_0),
        .out_pixel_sprite_1(out_pixel_sprite_1),
        .out_pixel_sprite_2(out_pixel_sprite_2),
        .p_0_out(p_0_out),
        .ram_reg_1(sprite_2_n_0),
        .ram_reg_1_0(sprite_2_n_1),
        .ram_reg_1_1(sprite_2_n_2),
        .ram_reg_1_2(sprite_2_n_3),
        .ram_reg_1_3(sprite_2_n_4),
        .ram_reg_1_4(sprite_2_n_9),
        .ram_reg_1_5(sprite_2_n_10),
        .ram_reg_1_6(sprite_2_n_11),
        .raster_x_pos(sprite_7_n_15),
        .show_pixel_sprite_0(show_pixel_sprite_0),
        .show_pixel_sprite_1(show_pixel_sprite_1),
        .show_pixel_sprite_2(show_pixel_sprite_2),
        .\sprite_2_xpos_reg[7] ({\sprite_2_xpos_reg_n_0_[7] ,\sprite_2_xpos_reg_n_0_[6] ,\sprite_2_xpos_reg_n_0_[5] ,\sprite_2_xpos_reg_n_0_[4] ,\sprite_2_xpos_reg_n_0_[3] ,\sprite_2_xpos_reg_n_0_[2] ,\sprite_2_xpos_reg_n_0_[1] ,\sprite_2_xpos_reg_n_0_[0] }),
        .\sprite_data_reg[23]_0 (sprite_5_n_9),
        .\sprite_data_reg[23]_1 (sprite_1_n_16),
        .\sprite_enabled_reg[2] (\data_out_reg_reg[7]_2 [2]),
        .\sprite_enabled_reg[4] (sprite_4_n_7),
        .\sprite_enabled_reg[4]_0 (sprite_4_n_12),
        .\sprite_enabled_reg[4]_1 (sprite_4_n_13),
        .\sprite_enabled_reg[4]_2 (sprite_4_n_14),
        .\sprite_enabled_reg[7] (sprite_7_n_9),
        .\sprite_enabled_reg[7]_0 (sprite_7_n_10),
        .\sprite_enabled_reg[7]_1 (sprite_7_n_11),
        .\sprite_enabled_reg[7]_2 (sprite_7_n_7),
        .\sprite_msb_x_reg[2] (\sprite_msb_x_reg_n_0_[2] ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[0] (sprite_0_n_14),
        .\sprite_multi_color_1_reg[1] (sprite_0_n_13),
        .\sprite_multi_color_1_reg[2] (sprite_0_n_12),
        .\sprite_multi_color_1_reg[3] (sprite_0_n_7),
        .\sprite_multi_color_1_reg[3]_0 ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_2_reg[3] ({\sprite_primary_color_2_reg_n_0_[3] ,\sprite_primary_color_2_reg_n_0_[2] ,\sprite_primary_color_2_reg_n_0_[1] ,\sprite_primary_color_2_reg_n_0_[0] }),
        .\sprite_priority_reg[0] (sprite_0_n_5),
        .\sprite_priority_reg[1] (sprite_1_n_12),
        .\sprite_priority_reg[2] ({\sprite_priority_reg_n_0_[2] ,\sprite_priority_reg_n_0_[1] ,\sprite_priority_reg_n_0_[0] }),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\x_expand_reg[2] (\sprite_data_reg[0] [2]),
        .\x_pos_reg[5] (sprite_7_n_2),
        .\x_pos_reg[6] (sprite_7_n_1),
        .\x_pos_reg[7] (sprite_7_n_0),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[2] (Q[2]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[0] (sprite_7_n_14),
        .\y_pos_reg[3] ({\y_pos_reg[4]_0 [1:0],y_pos_reg__0[1:0]}));
  FDRE \sprite_2_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_2_xpos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_2_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_2_xpos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_2_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_2_xpos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_2_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_2_xpos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_2_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_2_xpos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_2_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_2_xpos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_2_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_2_xpos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_2_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_3 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_2_xpos_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_2_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_2_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_2_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_2_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_2_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_2_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_2_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_2_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_4 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_2_ypos_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_sprite_generator_3 sprite_3
       (.CO(sprite_display_region15_in_6),
        .Q({\sprite_3_ypos_reg_n_0_[7] ,\sprite_3_ypos_reg_n_0_[6] ,\sprite_3_ypos_reg_n_0_[5] ,\sprite_3_ypos_reg_n_0_[4] ,\sprite_3_ypos_reg_n_0_[3] ,\sprite_3_ypos_reg_n_0_[2] ,\sprite_3_ypos_reg_n_0_[1] ,\sprite_3_ypos_reg_n_0_[0] }),
        .clk(clk_0),
        .\multi_color_mode_reg[3] (\sprite_data_reg[0]_0 [3]),
        .out_pixel_sprite_3(out_pixel_sprite_3),
        .p_0_out(p_0_out),
        .ram_reg_1(sprite_3_n_0),
        .raster_x_pos(sprite_7_n_15),
        .show_pixel_sprite_3(show_pixel_sprite_3),
        .\sprite_3_xpos_reg[7] ({\sprite_3_xpos_reg_n_0_[7] ,\sprite_3_xpos_reg_n_0_[6] ,\sprite_3_xpos_reg_n_0_[5] ,\sprite_3_xpos_reg_n_0_[4] ,\sprite_3_xpos_reg_n_0_[3] ,\sprite_3_xpos_reg_n_0_[2] ,\sprite_3_xpos_reg_n_0_[1] ,\sprite_3_xpos_reg_n_0_[0] }),
        .\sprite_enabled_reg[3] (\data_out_reg_reg[7]_2 [3]),
        .\sprite_msb_x_reg[3] (\sprite_msb_x_reg_n_0_[3] ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[3] ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_3_reg[3] ({\sprite_primary_color_3_reg_n_0_[3] ,\sprite_primary_color_3_reg_n_0_[2] ,\sprite_primary_color_3_reg_n_0_[1] ,\sprite_primary_color_3_reg_n_0_[0] }),
        .\sprite_priority_reg[3] (\sprite_priority_reg_n_0_[3] ),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\x_expand_reg[3] (\sprite_data_reg[0] [3]),
        .\x_pos_reg[5] (sprite_7_n_2),
        .\x_pos_reg[6] (sprite_7_n_1),
        .\x_pos_reg[7] (sprite_7_n_0),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[3] (Q[3]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[0] (sprite_7_n_14),
        .\y_pos_reg[3] ({\y_pos_reg[4]_0 [1:0],y_pos_reg__0[1:0]}));
  FDRE \sprite_3_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_3_xpos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_3_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_3_xpos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_3_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_3_xpos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_3_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_3_xpos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_3_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_3_xpos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_3_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_3_xpos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_3_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_3_xpos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_3_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_5 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_3_xpos_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_3_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_3_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_3_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_3_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_3_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_3_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_3_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_3_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_6 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_3_ypos_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_sprite_generator_4 sprite_4
       (.CO(sprite_display_region15_in_8),
        .Q({\sprite_4_ypos_reg_n_0_[7] ,\sprite_4_ypos_reg_n_0_[6] ,\sprite_4_ypos_reg_n_0_[5] ,\sprite_4_ypos_reg_n_0_[4] ,\sprite_4_ypos_reg_n_0_[3] ,\sprite_4_ypos_reg_n_0_[2] ,\sprite_4_ypos_reg_n_0_[1] ,\sprite_4_ypos_reg_n_0_[0] }),
        .clk(clk_0),
        .\multi_color_mode_reg[4] (\sprite_data_reg[0]_0 [4]),
        .out_pixel_sprite_3(out_pixel_sprite_3),
        .out_pixel_sprite_4(out_pixel_sprite_4),
        .out_pixel_sprite_5(out_pixel_sprite_5),
        .p_0_out(p_0_out),
        .\pixel_shift_reg_reg[7] (sprite_6_n_0),
        .\pixel_shift_reg_reg[7]_0 (sprite_7_n_6),
        .\pixel_shift_reg_reg[7]_1 (sprite_7_n_5),
        .\pixel_shift_reg_reg[7]_2 (sprite_7_n_4),
        .\pixel_shift_reg_reg[7]_3 (sprite_7_n_3),
        .ram_reg_1(sprite_4_n_0),
        .ram_reg_1_0(sprite_4_n_1),
        .ram_reg_1_1(sprite_4_n_2),
        .ram_reg_1_2(sprite_4_n_3),
        .ram_reg_1_3(sprite_4_n_4),
        .ram_reg_1_4(sprite_4_n_5),
        .ram_reg_1_5(sprite_4_n_7),
        .ram_reg_1_6(sprite_4_n_12),
        .ram_reg_1_7(sprite_4_n_13),
        .ram_reg_1_8(sprite_4_n_14),
        .ram_reg_1_9(sprite_4_n_15),
        .raster_x_pos(sprite_7_n_15),
        .show_pixel_sprite_3(show_pixel_sprite_3),
        .show_pixel_sprite_4(show_pixel_sprite_4),
        .show_pixel_sprite_5(show_pixel_sprite_5),
        .\sprite_4_xpos_reg[7] ({\sprite_4_xpos_reg_n_0_[7] ,\sprite_4_xpos_reg_n_0_[6] ,\sprite_4_xpos_reg_n_0_[5] ,\sprite_4_xpos_reg_n_0_[4] ,\sprite_4_xpos_reg_n_0_[3] ,\sprite_4_xpos_reg_n_0_[2] ,\sprite_4_xpos_reg_n_0_[1] ,\sprite_4_xpos_reg_n_0_[0] }),
        .\sprite_enabled_reg[4] (\data_out_reg_reg[7]_2 [4]),
        .\sprite_msb_x_reg[4] (\sprite_msb_x_reg_n_0_[4] ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[3] ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_4_reg[3] ({\sprite_primary_color_4_reg_n_0_[3] ,\sprite_primary_color_4_reg_n_0_[2] ,\sprite_primary_color_4_reg_n_0_[1] ,\sprite_primary_color_4_reg_n_0_[0] }),
        .\sprite_priority_reg[1] (sprite_1_n_15),
        .\sprite_priority_reg[2] (sprite_2_n_11),
        .\sprite_priority_reg[2]_0 (sprite_2_n_10),
        .\sprite_priority_reg[2]_1 (sprite_2_n_9),
        .\sprite_priority_reg[2]_2 (sprite_2_n_4),
        .\sprite_priority_reg[5] (sprite_5_n_7),
        .\sprite_priority_reg[5]_0 (sprite_5_n_6),
        .\sprite_priority_reg[5]_1 (sprite_5_n_5),
        .\sprite_priority_reg[5]_2 (sprite_5_n_0),
        .\sprite_priority_reg[5]_3 ({\sprite_priority_reg_n_0_[5] ,\sprite_priority_reg_n_0_[4] ,\sprite_priority_reg_n_0_[3] }),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\x_expand_reg[4] (\sprite_data_reg[0] [4]),
        .\x_pos_reg[5] (sprite_7_n_2),
        .\x_pos_reg[6] (sprite_7_n_1),
        .\x_pos_reg[7] (sprite_7_n_0),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[4] (Q[4]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[0] (sprite_7_n_14),
        .\y_pos_reg[3] ({\y_pos_reg[4]_0 [1:0],y_pos_reg__0[1:0]}));
  FDRE \sprite_4_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_4_xpos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_4_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_4_xpos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_4_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_4_xpos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_4_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_4_xpos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_4_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_4_xpos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_4_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_4_xpos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_4_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_4_xpos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_4_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_3 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_4_xpos_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_4_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_4_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_4_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_4_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_4_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_4_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_4_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_4_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_4 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_4_ypos_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_sprite_generator_5 sprite_5
       (.CO(sprite_display_region15_in_11),
        .Q({\sprite_5_ypos_reg_n_0_[7] ,\sprite_5_ypos_reg_n_0_[6] ,\sprite_5_ypos_reg_n_0_[5] ,\sprite_5_ypos_reg_n_0_[4] ,\sprite_5_ypos_reg_n_0_[3] ,\sprite_5_ypos_reg_n_0_[2] ,\sprite_5_ypos_reg_n_0_[1] ,\sprite_5_ypos_reg_n_0_[0] }),
        .clk(clk_0),
        .\multi_color_mode_reg[5] (\sprite_data_reg[0]_0 [5]),
        .out_pixel_sprite_3(out_pixel_sprite_3),
        .out_pixel_sprite_4(out_pixel_sprite_4),
        .out_pixel_sprite_5(out_pixel_sprite_5),
        .p_0_out(p_0_out),
        .ram_reg_1(sprite_5_n_0),
        .ram_reg_1_0(sprite_5_n_5),
        .ram_reg_1_1(sprite_5_n_6),
        .ram_reg_1_2(sprite_5_n_7),
        .ram_reg_1_3(sprite_5_n_9),
        .raster_x_pos(sprite_7_n_15),
        .show_pixel_sprite_3(show_pixel_sprite_3),
        .show_pixel_sprite_4(show_pixel_sprite_4),
        .show_pixel_sprite_5(show_pixel_sprite_5),
        .\sprite_5_xpos_reg[7] ({\sprite_5_xpos_reg_n_0_[7] ,\sprite_5_xpos_reg_n_0_[6] ,\sprite_5_xpos_reg_n_0_[5] ,\sprite_5_xpos_reg_n_0_[4] ,\sprite_5_xpos_reg_n_0_[3] ,\sprite_5_xpos_reg_n_0_[2] ,\sprite_5_xpos_reg_n_0_[1] ,\sprite_5_xpos_reg_n_0_[0] }),
        .\sprite_data_reg[23]_0 (sprite_4_n_15),
        .\sprite_enabled_reg[5] (\data_out_reg_reg[7]_2 [5]),
        .\sprite_msb_x_reg[5] (\sprite_msb_x_reg_n_0_[5] ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[3] ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_5_reg[3] ({\sprite_primary_color_5_reg_n_0_[3] ,\sprite_primary_color_5_reg_n_0_[2] ,\sprite_primary_color_5_reg_n_0_[1] ,\sprite_primary_color_5_reg_n_0_[0] }),
        .\sprite_priority_reg[3] (sprite_3_n_0),
        .\sprite_priority_reg[4] (sprite_4_n_5),
        .\sprite_priority_reg[5] ({\sprite_priority_reg_n_0_[5] ,\sprite_priority_reg_n_0_[4] ,\sprite_priority_reg_n_0_[3] }),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\x_expand_reg[5] (\sprite_data_reg[0] [5]),
        .\x_pos_reg[5] (sprite_7_n_2),
        .\x_pos_reg[6] (sprite_7_n_1),
        .\x_pos_reg[7] (sprite_7_n_0),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[5] (Q[5]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[0] (sprite_7_n_14),
        .\y_pos_reg[3] ({\y_pos_reg[4]_0 [1:0],y_pos_reg__0[1:0]}));
  FDRE \sprite_5_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_5_xpos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_5_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_5_xpos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_5_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_5_xpos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_5_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_5_xpos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_5_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_5_xpos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_5_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_5_xpos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_5_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_5_xpos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_5_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_7 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_5_xpos_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_5_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_5_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_5_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_5_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_5_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_5_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_5_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_5_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_8 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_5_ypos_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_sprite_generator_6 sprite_6
       (.CO(sprite_display_region15_in_14),
        .Q({\sprite_6_ypos_reg_n_0_[7] ,\sprite_6_ypos_reg_n_0_[6] ,\sprite_6_ypos_reg_n_0_[5] ,\sprite_6_ypos_reg_n_0_[4] ,\sprite_6_ypos_reg_n_0_[3] ,\sprite_6_ypos_reg_n_0_[2] ,\sprite_6_ypos_reg_n_0_[1] ,\sprite_6_ypos_reg_n_0_[0] }),
        .clk(clk_0),
        .\multi_color_mode_reg[6] (\sprite_data_reg[0]_0 [6]),
        .out_pixel_sprite_6(out_pixel_sprite_6),
        .p_0_out(p_0_out),
        .\pixel_shift_reg_reg[7] (p_1_in__0),
        .ram_reg_1(sprite_6_n_0),
        .ram_reg_1_0(sprite_6_n_2),
        .raster_x_pos(sprite_7_n_15),
        .show_pixel_sprite_6(show_pixel_sprite_6),
        .show_pixel_sprite_7(show_pixel_sprite_7),
        .\sprite_6_xpos_reg[7] ({\sprite_6_xpos_reg_n_0_[7] ,\sprite_6_xpos_reg_n_0_[6] ,\sprite_6_xpos_reg_n_0_[5] ,\sprite_6_xpos_reg_n_0_[4] ,\sprite_6_xpos_reg_n_0_[3] ,\sprite_6_xpos_reg_n_0_[2] ,\sprite_6_xpos_reg_n_0_[1] ,\sprite_6_xpos_reg_n_0_[0] }),
        .\sprite_enabled_reg[6] (\data_out_reg_reg[7]_2 [6]),
        .\sprite_msb_x_reg[6] (\sprite_msb_x_reg_n_0_[6] ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[3] ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_6_reg[3] ({\sprite_primary_color_6_reg_n_0_[3] ,\sprite_primary_color_6_reg_n_0_[2] ,\sprite_primary_color_6_reg_n_0_[1] ,\sprite_primary_color_6_reg_n_0_[0] }),
        .\sprite_priority_reg[1] (sprite_1_n_14),
        .\sprite_priority_reg[7] ({\sprite_priority_reg_n_0_[7] ,\sprite_priority_reg_n_0_[6] }),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\x_expand_reg[6] (\sprite_data_reg[0] [6]),
        .\x_pos_reg[5] (sprite_7_n_2),
        .\x_pos_reg[6] (sprite_7_n_1),
        .\x_pos_reg[7] (sprite_7_n_0),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[6] (Q[6]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[0] (sprite_7_n_14),
        .\y_pos_reg[3] ({\y_pos_reg[4]_0 [1:0],y_pos_reg__0[1:0]}));
  FDRE \sprite_6_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_6_xpos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_6_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_6_xpos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_6_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_6_xpos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_6_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_6_xpos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_6_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_6_xpos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_6_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_6_xpos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_6_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_6_xpos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_6_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_9 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_6_xpos_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_6_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_6_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_6_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_6_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_6_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_6_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_6_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_6_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_5 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_6_ypos_reg_n_0_[7] ),
        .R(1'b0));
  design_1_block_test_0_0_sprite_generator_7 sprite_7
       (.CO(sprite_display_region15_in_17),
        .O(bit_data_pointer0[9]),
        .Q({\sprite_7_ypos_reg_n_0_[7] ,\sprite_7_ypos_reg_n_0_[6] ,\sprite_7_ypos_reg_n_0_[5] ,\sprite_7_ypos_reg_n_0_[4] ,\sprite_7_ypos_reg_n_0_[3] ,\sprite_7_ypos_reg_n_0_[2] ,\sprite_7_ypos_reg_n_0_[1] ,\sprite_7_ypos_reg_n_0_[0] }),
        .addr1(addr1),
        .addr148_out(addr148_out),
        .clk(clk_0),
        .color_for_bit(color_for_bit),
        .is_equal_raster_delayed_reg(sprite_7_n_14),
        .\mem_pointers_reg[7] ({ram_reg_1_7,\mem_pointers_reg_n_0_[6] ,\mem_pointers_reg_n_0_[3] ,\mem_pointers_reg_n_0_[2] }),
        .\multi_color_mode_reg[7] (\sprite_data_reg[0]_0 [7]),
        .out_pixel_sprite_6(out_pixel_sprite_6),
        .p_0_out(p_0_out),
        .p_2_in(p_2_in[13:12]),
        .p_45_in(p_45_in),
        .\pixel_shift_reg_reg[7] (p_1_in__0),
        .ram_reg_1(sprite_7_n_3),
        .ram_reg_1_0(sprite_7_n_4),
        .ram_reg_1_1(sprite_7_n_5),
        .ram_reg_1_2(sprite_7_n_6),
        .ram_reg_1_3(sprite_7_n_7),
        .ram_reg_1_4(sprite_7_n_9),
        .ram_reg_1_5(sprite_7_n_10),
        .ram_reg_1_6(sprite_7_n_11),
        .raster_x_pos(sprite_7_n_15),
        .\screen_control_1_reg[5] (\screen_control_1_reg_n_0_[5] ),
        .show_pixel_sprite_6(show_pixel_sprite_6),
        .show_pixel_sprite_7(show_pixel_sprite_7),
        .\sprite_7_xpos_reg[7] ({\sprite_7_xpos_reg_n_0_[7] ,\sprite_7_xpos_reg_n_0_[6] ,\sprite_7_xpos_reg_n_0_[5] ,\sprite_7_xpos_reg_n_0_[4] ,\sprite_7_xpos_reg_n_0_[3] ,\sprite_7_xpos_reg_n_0_[2] ,\sprite_7_xpos_reg_n_0_[1] ,\sprite_7_xpos_reg_n_0_[0] }),
        .\sprite_data_location_reg[7] (sprite_data_location[7:6]),
        .\sprite_enabled_reg[7] (\data_out_reg_reg[7]_2 [7]),
        .\sprite_msb_x_reg[7] (\data_out_reg_reg[7]_0 ),
        .\sprite_multi_color_0_reg[3] ({\sprite_multi_color_0_reg_n_0_[3] ,\sprite_multi_color_0_reg_n_0_[2] ,\sprite_multi_color_0_reg_n_0_[1] ,\sprite_multi_color_0_reg_n_0_[0] }),
        .\sprite_multi_color_1_reg[3] ({\sprite_multi_color_1_reg_n_0_[3] ,\sprite_multi_color_1_reg_n_0_[2] ,\sprite_multi_color_1_reg_n_0_[1] ,\sprite_multi_color_1_reg_n_0_[0] }),
        .\sprite_primary_color_7_reg[3] ({\sprite_primary_color_7_reg_n_0_[3] ,\sprite_primary_color_7_reg_n_0_[2] ,\sprite_primary_color_7_reg_n_0_[1] ,\sprite_primary_color_7_reg_n_0_[0] }),
        .\sprite_priority_reg[6] (sprite_6_n_2),
        .\sprite_priority_reg[7] (\sprite_priority_reg_n_0_[7] ),
        .store_sprite_pixel_byte(store_sprite_pixel_byte),
        .\toggle_reg[0]_0 (sprite_7_n_0),
        .\toggle_reg[0]_1 (sprite_7_n_1),
        .\toggle_reg[0]_2 (sprite_7_n_2),
        .\x_expand_reg[7] (\sprite_data_reg[0] [7]),
        .\x_pos_reg[8] ({x_pos_reg__0,x_pos_reg__0__0}),
        .\y_expand_reg[7] (Q[7]),
        .y_pos_minus_7(y_pos_minus_7[8:4]),
        .\y_pos_reg[3] ({\y_pos_reg[4]_0 [1:0],y_pos_reg__0[1:0]}));
  FDRE \sprite_7_xpos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_7_xpos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_7_xpos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_7_xpos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_7_xpos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_7_xpos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_7_xpos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_7_xpos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_7_xpos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_7_xpos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_7_xpos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_7_xpos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_7_xpos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_7_xpos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_7_xpos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_10 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_7_xpos_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_7_ypos_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_7_ypos_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_7_ypos_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_7_ypos_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_7_ypos_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_7_ypos_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_7_ypos_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_7_ypos_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_6 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_7_ypos_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \sprite_data_location[7]_i_1 
       (.I0(x_pos_reg__0__0[2]),
        .I1(x_pos_reg__0__0[3]),
        .I2(x_pos_reg__0__0[0]),
        .I3(x_pos_reg__0__0[1]),
        .I4(p_45_in),
        .O(sprite_data_location0));
  FDRE \sprite_data_location_reg[0] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[0]),
        .Q(sprite_data_location[0]),
        .R(1'b0));
  FDRE \sprite_data_location_reg[1] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[1]),
        .Q(sprite_data_location[1]),
        .R(1'b0));
  FDRE \sprite_data_location_reg[2] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[2]),
        .Q(sprite_data_location[2]),
        .R(1'b0));
  FDRE \sprite_data_location_reg[3] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[3]),
        .Q(sprite_data_location[3]),
        .R(1'b0));
  FDRE \sprite_data_location_reg[4] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[4]),
        .Q(sprite_data_location[4]),
        .R(1'b0));
  FDRE \sprite_data_location_reg[5] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[5]),
        .Q(sprite_data_location[5]),
        .R(1'b0));
  FDRE \sprite_data_location_reg[6] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[6]),
        .Q(sprite_data_location[6]),
        .R(1'b0));
  FDRE \sprite_data_location_reg[7] 
       (.C(clk_0),
        .CE(sprite_data_location0),
        .D(p_0_out[7]),
        .Q(sprite_data_location[7]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\data_out_reg_reg[7]_2 [0]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\data_out_reg_reg[7]_2 [1]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\data_out_reg_reg[7]_2 [2]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\data_out_reg_reg[7]_2 [3]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\data_out_reg_reg[7]_2 [4]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\data_out_reg_reg[7]_2 [5]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\data_out_reg_reg[7]_2 [6]),
        .R(1'b0));
  FDRE \sprite_enabled_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_11 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\data_out_reg_reg[7]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_msb_x_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_msb_x_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_msb_x_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_msb_x_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_msb_x_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_msb_x_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_msb_x_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sprite_msb_x_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_4 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\data_out_reg_reg[7]_0 ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_multi_color_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_multi_color_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_multi_color_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_multi_color_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_multi_color_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_multi_color_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_multi_color_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_multi_color_0_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_13 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_multi_color_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[0] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_multi_color_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[1] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_multi_color_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[2] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_multi_color_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[3] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_multi_color_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[4] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_multi_color_1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[5] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_multi_color_1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[6] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_multi_color_1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_multi_color_1_reg[7] 
       (.C(clk),
        .CE(\PC_reg[4]_1 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_multi_color_1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[0] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[1] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[2] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[3] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[4] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_primary_color_0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[5] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_primary_color_0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[6] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_primary_color_0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_primary_color_0_reg[7] 
       (.C(clk),
        .CE(\PC_reg[3]_14 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_primary_color_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\data_out_reg_reg[7]_7 [0]),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\data_out_reg_reg[7]_7 [1]),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\data_out_reg_reg[7]_7 [2]),
        .R(1'b0));
  FDRE \sprite_primary_color_1_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_5 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\data_out_reg_reg[7]_7 [3]),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\data_out_reg_reg[7]_8 [0]),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\data_out_reg_reg[7]_8 [1]),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\data_out_reg_reg[7]_8 [2]),
        .R(1'b0));
  FDRE \sprite_primary_color_2_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_6 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\data_out_reg_reg[7]_8 [3]),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_3_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_3_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_3_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_3_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\data_out_reg_reg[7]_9 [0]),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\data_out_reg_reg[7]_9 [1]),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\data_out_reg_reg[7]_9 [2]),
        .R(1'b0));
  FDRE \sprite_primary_color_3_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_7 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\data_out_reg_reg[7]_9 [3]),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[0] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_4_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[1] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_4_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[2] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_4_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[3] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_4_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[4] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\data_out_reg_reg[7]_10 [0]),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[5] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\data_out_reg_reg[7]_10 [1]),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[6] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\data_out_reg_reg[7]_10 [2]),
        .R(1'b0));
  FDRE \sprite_primary_color_4_reg[7] 
       (.C(clk),
        .CE(\PC_reg[4]_2 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\data_out_reg_reg[7]_10 [3]),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[0] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_5_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[1] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_5_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[2] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_5_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[3] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_5_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[4] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_primary_color_5_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[5] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_primary_color_5_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[6] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_primary_color_5_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_primary_color_5_reg[7] 
       (.C(clk),
        .CE(\PC_reg[2]_8 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_primary_color_5_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[0] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_6_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[1] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_6_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[2] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_6_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[3] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_6_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[4] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_primary_color_6_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[5] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_primary_color_6_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[6] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_primary_color_6_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_primary_color_6_reg[7] 
       (.C(clk),
        .CE(\PC_reg[4]_3 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_primary_color_6_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[0] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_primary_color_7_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[1] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_primary_color_7_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[2] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_primary_color_7_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[3] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_primary_color_7_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[4] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_primary_color_7_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[5] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_primary_color_7_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[6] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_primary_color_7_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_primary_color_7_reg[7] 
       (.C(clk),
        .CE(\PC_reg[0]_2 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_primary_color_7_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_priority_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_priority_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_priority_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_priority_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_priority_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_priority_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_priority_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sprite_priority_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_8 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_priority_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[5]_i_12 
       (.I0(\cond_code_reg[1] ),
        .I1(adc_bcd_reg),
        .O(\state_reg[5] ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[5]_i_3 
       (.I0(reset_cpu),
        .I1(SS),
        .O(AR));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_11__0 
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(\toggle[1]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_11__1 
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(\toggle[1]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_11__2 
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(\toggle[1]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_11__3 
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(\toggle[1]_i_11__3_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_11__4 
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(\toggle[1]_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_11__5 
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(\toggle[1]_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \toggle[1]_i_11__6 
       (.I0(y_pos_reg__0[7]),
        .I1(sprite_0_n_15),
        .I2(y_pos_reg__0[6]),
        .I3(y_pos_reg__0[8]),
        .O(\toggle[1]_i_11__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_12 
       (.I0(y_pos_minus_7[8]),
        .O(\toggle[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_12__0 
       (.I0(y_pos_minus_7[8]),
        .O(\toggle[1]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_12__1 
       (.I0(y_pos_minus_7[8]),
        .O(\toggle[1]_i_12__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_12__2 
       (.I0(y_pos_minus_7[8]),
        .O(\toggle[1]_i_12__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_12__3 
       (.I0(y_pos_minus_7[8]),
        .O(\toggle[1]_i_12__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_12__4 
       (.I0(y_pos_minus_7[8]),
        .O(\toggle[1]_i_12__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \toggle[1]_i_12__5 
       (.I0(y_pos_minus_7[8]),
        .O(\toggle[1]_i_12__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_32 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_1_ypos_reg_n_0_[6] ),
        .I2(\sprite_1_ypos_reg_n_0_[7] ),
        .I3(y_pos_minus_7[7]),
        .O(\toggle[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_32__0 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_2_ypos_reg_n_0_[6] ),
        .I2(\sprite_2_ypos_reg_n_0_[7] ),
        .I3(y_pos_minus_7[7]),
        .O(\toggle[1]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_32__1 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_3_ypos_reg_n_0_[6] ),
        .I2(\sprite_3_ypos_reg_n_0_[7] ),
        .I3(y_pos_minus_7[7]),
        .O(\toggle[1]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_32__2 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_4_ypos_reg_n_0_[6] ),
        .I2(\sprite_4_ypos_reg_n_0_[7] ),
        .I3(y_pos_minus_7[7]),
        .O(\toggle[1]_i_32__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_32__3 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_5_ypos_reg_n_0_[6] ),
        .I2(\sprite_5_ypos_reg_n_0_[7] ),
        .I3(y_pos_minus_7[7]),
        .O(\toggle[1]_i_32__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_32__4 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_6_ypos_reg_n_0_[6] ),
        .I2(\sprite_6_ypos_reg_n_0_[7] ),
        .I3(y_pos_minus_7[7]),
        .O(\toggle[1]_i_32__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_32__5 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_7_ypos_reg_n_0_[6] ),
        .I2(\sprite_7_ypos_reg_n_0_[7] ),
        .I3(y_pos_minus_7[7]),
        .O(\toggle[1]_i_32__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_33 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_1_ypos_reg_n_0_[4] ),
        .I2(\sprite_1_ypos_reg_n_0_[5] ),
        .I3(y_pos_minus_7[5]),
        .O(\toggle[1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_33__0 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_2_ypos_reg_n_0_[4] ),
        .I2(\sprite_2_ypos_reg_n_0_[5] ),
        .I3(y_pos_minus_7[5]),
        .O(\toggle[1]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_33__1 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_3_ypos_reg_n_0_[4] ),
        .I2(\sprite_3_ypos_reg_n_0_[5] ),
        .I3(y_pos_minus_7[5]),
        .O(\toggle[1]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_33__2 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_4_ypos_reg_n_0_[4] ),
        .I2(\sprite_4_ypos_reg_n_0_[5] ),
        .I3(y_pos_minus_7[5]),
        .O(\toggle[1]_i_33__2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_33__3 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_5_ypos_reg_n_0_[4] ),
        .I2(\sprite_5_ypos_reg_n_0_[5] ),
        .I3(y_pos_minus_7[5]),
        .O(\toggle[1]_i_33__3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_33__4 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_6_ypos_reg_n_0_[4] ),
        .I2(\sprite_6_ypos_reg_n_0_[5] ),
        .I3(y_pos_minus_7[5]),
        .O(\toggle[1]_i_33__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \toggle[1]_i_33__5 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_7_ypos_reg_n_0_[4] ),
        .I2(\sprite_7_ypos_reg_n_0_[5] ),
        .I3(y_pos_minus_7[5]),
        .O(\toggle[1]_i_33__5_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_34 
       (.I0(\sprite_1_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_1_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_34__0 
       (.I0(\sprite_2_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_2_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_34__1 
       (.I0(\sprite_3_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_3_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_34__2 
       (.I0(\sprite_4_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_4_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_34__3 
       (.I0(\sprite_5_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_5_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_34__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_34__4 
       (.I0(\sprite_6_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_6_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_34__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000154FD5403FF)) 
    \toggle[1]_i_34__5 
       (.I0(\sprite_7_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_7_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_34__5_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_35__0 
       (.I0(\sprite_1_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_1_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_35__1 
       (.I0(\sprite_2_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_2_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_35__2 
       (.I0(\sprite_3_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_3_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_35__2_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_35__3 
       (.I0(\sprite_4_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_4_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_35__3_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_35__4 
       (.I0(\sprite_5_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_5_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_35__4_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_35__5 
       (.I0(\sprite_6_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_6_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_35__5_n_0 ));
  LUT4 #(
    .INIT(16'h01D3)) 
    \toggle[1]_i_35__6 
       (.I0(\sprite_7_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_7_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_35__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_36__0 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_1_ypos_reg_n_0_[6] ),
        .I2(y_pos_minus_7[7]),
        .I3(\sprite_1_ypos_reg_n_0_[7] ),
        .O(\toggle[1]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_36__1 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_2_ypos_reg_n_0_[6] ),
        .I2(y_pos_minus_7[7]),
        .I3(\sprite_2_ypos_reg_n_0_[7] ),
        .O(\toggle[1]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_36__2 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_3_ypos_reg_n_0_[6] ),
        .I2(y_pos_minus_7[7]),
        .I3(\sprite_3_ypos_reg_n_0_[7] ),
        .O(\toggle[1]_i_36__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_36__3 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_4_ypos_reg_n_0_[6] ),
        .I2(y_pos_minus_7[7]),
        .I3(\sprite_4_ypos_reg_n_0_[7] ),
        .O(\toggle[1]_i_36__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_36__4 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_5_ypos_reg_n_0_[6] ),
        .I2(y_pos_minus_7[7]),
        .I3(\sprite_5_ypos_reg_n_0_[7] ),
        .O(\toggle[1]_i_36__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_36__5 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_6_ypos_reg_n_0_[6] ),
        .I2(y_pos_minus_7[7]),
        .I3(\sprite_6_ypos_reg_n_0_[7] ),
        .O(\toggle[1]_i_36__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_36__6 
       (.I0(y_pos_minus_7[6]),
        .I1(\sprite_7_ypos_reg_n_0_[6] ),
        .I2(y_pos_minus_7[7]),
        .I3(\sprite_7_ypos_reg_n_0_[7] ),
        .O(\toggle[1]_i_36__6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_37 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_1_ypos_reg_n_0_[4] ),
        .I2(y_pos_minus_7[5]),
        .I3(\sprite_1_ypos_reg_n_0_[5] ),
        .O(\toggle[1]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_37__0 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_2_ypos_reg_n_0_[4] ),
        .I2(y_pos_minus_7[5]),
        .I3(\sprite_2_ypos_reg_n_0_[5] ),
        .O(\toggle[1]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_37__1 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_3_ypos_reg_n_0_[4] ),
        .I2(y_pos_minus_7[5]),
        .I3(\sprite_3_ypos_reg_n_0_[5] ),
        .O(\toggle[1]_i_37__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_37__2 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_4_ypos_reg_n_0_[4] ),
        .I2(y_pos_minus_7[5]),
        .I3(\sprite_4_ypos_reg_n_0_[5] ),
        .O(\toggle[1]_i_37__2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_37__3 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_5_ypos_reg_n_0_[4] ),
        .I2(y_pos_minus_7[5]),
        .I3(\sprite_5_ypos_reg_n_0_[5] ),
        .O(\toggle[1]_i_37__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_37__4 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_6_ypos_reg_n_0_[4] ),
        .I2(y_pos_minus_7[5]),
        .I3(\sprite_6_ypos_reg_n_0_[5] ),
        .O(\toggle[1]_i_37__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \toggle[1]_i_37__5 
       (.I0(y_pos_minus_7[4]),
        .I1(\sprite_7_ypos_reg_n_0_[4] ),
        .I2(y_pos_minus_7[5]),
        .I3(\sprite_7_ypos_reg_n_0_[5] ),
        .O(\toggle[1]_i_37__5_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_38 
       (.I0(\sprite_1_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_1_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_38__0 
       (.I0(\sprite_2_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_2_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_38__1 
       (.I0(\sprite_3_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_3_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_38__2 
       (.I0(\sprite_4_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_4_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_38__3 
       (.I0(\sprite_5_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_5_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_38__3_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_38__4 
       (.I0(\sprite_6_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_6_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_38__4_n_0 ));
  LUT6 #(
    .INIT(64'h540002A902A95400)) 
    \toggle[1]_i_38__5 
       (.I0(\sprite_7_ypos_reg_n_0_[2] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [1]),
        .I5(\sprite_7_ypos_reg_n_0_[3] ),
        .O(\toggle[1]_i_38__5_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_39__0 
       (.I0(\sprite_1_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_1_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_39__0_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_39__1 
       (.I0(\sprite_2_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_2_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_39__1_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_39__2 
       (.I0(\sprite_3_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_3_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_39__2_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_39__3 
       (.I0(\sprite_4_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_4_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_39__3_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_39__4 
       (.I0(\sprite_5_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_5_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_39__4_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_39__5 
       (.I0(\sprite_6_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_6_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_39__5_n_0 ));
  LUT4 #(
    .INIT(16'h4224)) 
    \toggle[1]_i_39__6 
       (.I0(\sprite_7_ypos_reg_n_0_[0] ),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\sprite_7_ypos_reg_n_0_[1] ),
        .O(\toggle[1]_i_39__6_n_0 ));
  CARRY4 \toggle_reg[1]_i_10 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_10_n_0 ,\toggle_reg[1]_i_10_n_1 ,\toggle_reg[1]_i_10_n_2 ,\toggle_reg[1]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_32_n_0 ,\toggle[1]_i_33_n_0 ,\toggle[1]_i_34_n_0 ,\toggle[1]_i_35__0_n_0 }),
        .O(\NLW_toggle_reg[1]_i_10_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_36__0_n_0 ,\toggle[1]_i_37_n_0 ,\toggle[1]_i_38_n_0 ,\toggle[1]_i_39__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_10__0 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_10__0_n_0 ,\toggle_reg[1]_i_10__0_n_1 ,\toggle_reg[1]_i_10__0_n_2 ,\toggle_reg[1]_i_10__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_32__0_n_0 ,\toggle[1]_i_33__0_n_0 ,\toggle[1]_i_34__0_n_0 ,\toggle[1]_i_35__1_n_0 }),
        .O(\NLW_toggle_reg[1]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_36__1_n_0 ,\toggle[1]_i_37__0_n_0 ,\toggle[1]_i_38__0_n_0 ,\toggle[1]_i_39__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_10__1 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_10__1_n_0 ,\toggle_reg[1]_i_10__1_n_1 ,\toggle_reg[1]_i_10__1_n_2 ,\toggle_reg[1]_i_10__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_32__1_n_0 ,\toggle[1]_i_33__1_n_0 ,\toggle[1]_i_34__1_n_0 ,\toggle[1]_i_35__2_n_0 }),
        .O(\NLW_toggle_reg[1]_i_10__1_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_36__2_n_0 ,\toggle[1]_i_37__1_n_0 ,\toggle[1]_i_38__1_n_0 ,\toggle[1]_i_39__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_10__2 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_10__2_n_0 ,\toggle_reg[1]_i_10__2_n_1 ,\toggle_reg[1]_i_10__2_n_2 ,\toggle_reg[1]_i_10__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_32__2_n_0 ,\toggle[1]_i_33__2_n_0 ,\toggle[1]_i_34__2_n_0 ,\toggle[1]_i_35__3_n_0 }),
        .O(\NLW_toggle_reg[1]_i_10__2_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_36__3_n_0 ,\toggle[1]_i_37__2_n_0 ,\toggle[1]_i_38__2_n_0 ,\toggle[1]_i_39__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_10__3 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_10__3_n_0 ,\toggle_reg[1]_i_10__3_n_1 ,\toggle_reg[1]_i_10__3_n_2 ,\toggle_reg[1]_i_10__3_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_32__3_n_0 ,\toggle[1]_i_33__3_n_0 ,\toggle[1]_i_34__3_n_0 ,\toggle[1]_i_35__4_n_0 }),
        .O(\NLW_toggle_reg[1]_i_10__3_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_36__4_n_0 ,\toggle[1]_i_37__3_n_0 ,\toggle[1]_i_38__3_n_0 ,\toggle[1]_i_39__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_10__4 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_10__4_n_0 ,\toggle_reg[1]_i_10__4_n_1 ,\toggle_reg[1]_i_10__4_n_2 ,\toggle_reg[1]_i_10__4_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_32__4_n_0 ,\toggle[1]_i_33__4_n_0 ,\toggle[1]_i_34__4_n_0 ,\toggle[1]_i_35__5_n_0 }),
        .O(\NLW_toggle_reg[1]_i_10__4_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_36__5_n_0 ,\toggle[1]_i_37__4_n_0 ,\toggle[1]_i_38__4_n_0 ,\toggle[1]_i_39__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_10__5 
       (.CI(1'b0),
        .CO({\toggle_reg[1]_i_10__5_n_0 ,\toggle_reg[1]_i_10__5_n_1 ,\toggle_reg[1]_i_10__5_n_2 ,\toggle_reg[1]_i_10__5_n_3 }),
        .CYINIT(1'b1),
        .DI({\toggle[1]_i_32__5_n_0 ,\toggle[1]_i_33__5_n_0 ,\toggle[1]_i_34__5_n_0 ,\toggle[1]_i_35__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_10__5_O_UNCONNECTED [3:0]),
        .S({\toggle[1]_i_36__6_n_0 ,\toggle[1]_i_37__5_n_0 ,\toggle[1]_i_38__5_n_0 ,\toggle[1]_i_39__6_n_0 }));
  CARRY4 \toggle_reg[1]_i_4__0 
       (.CI(\toggle_reg[1]_i_10_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4__0_CO_UNCONNECTED [3:1],sprite_display_region15_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_11__0_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_12__0_n_0 }));
  CARRY4 \toggle_reg[1]_i_4__1 
       (.CI(\toggle_reg[1]_i_10__0_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4__1_CO_UNCONNECTED [3:1],sprite_display_region15_in_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_11__1_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4__1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_12__1_n_0 }));
  CARRY4 \toggle_reg[1]_i_4__2 
       (.CI(\toggle_reg[1]_i_10__1_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4__2_CO_UNCONNECTED [3:1],sprite_display_region15_in_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_11__2_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4__2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_12__2_n_0 }));
  CARRY4 \toggle_reg[1]_i_4__3 
       (.CI(\toggle_reg[1]_i_10__2_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4__3_CO_UNCONNECTED [3:1],sprite_display_region15_in_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_11__3_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_12__3_n_0 }));
  CARRY4 \toggle_reg[1]_i_4__4 
       (.CI(\toggle_reg[1]_i_10__3_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4__4_CO_UNCONNECTED [3:1],sprite_display_region15_in_11}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_11__4_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_12__4_n_0 }));
  CARRY4 \toggle_reg[1]_i_4__5 
       (.CI(\toggle_reg[1]_i_10__4_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4__5_CO_UNCONNECTED [3:1],sprite_display_region15_in_14}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_11__5_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4__5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_12__5_n_0 }));
  CARRY4 \toggle_reg[1]_i_4__6 
       (.CI(\toggle_reg[1]_i_10__5_n_0 ),
        .CO({\NLW_toggle_reg[1]_i_4__6_CO_UNCONNECTED [3:1],sprite_display_region15_in_17}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\toggle[1]_i_11__6_n_0 }),
        .O(\NLW_toggle_reg[1]_i_4__6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\toggle[1]_i_12_n_0 }));
  FDRE \x_expand_reg[0] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [0]),
        .Q(\sprite_data_reg[0] [0]),
        .R(1'b0));
  FDRE \x_expand_reg[1] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [1]),
        .Q(\sprite_data_reg[0] [1]),
        .R(1'b0));
  FDRE \x_expand_reg[2] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [2]),
        .Q(\sprite_data_reg[0] [2]),
        .R(1'b0));
  FDRE \x_expand_reg[3] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [3]),
        .Q(\sprite_data_reg[0] [3]),
        .R(1'b0));
  FDRE \x_expand_reg[4] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [4]),
        .Q(\sprite_data_reg[0] [4]),
        .R(1'b0));
  FDRE \x_expand_reg[5] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [5]),
        .Q(\sprite_data_reg[0] [5]),
        .R(1'b0));
  FDRE \x_expand_reg[6] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [6]),
        .Q(\sprite_data_reg[0] [6]),
        .R(1'b0));
  FDRE \x_expand_reg[7] 
       (.C(clk),
        .CE(\PC_reg[0]_1 ),
        .D(\state_reg[5]_1 [7]),
        .Q(\sprite_data_reg[0] [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \x_pos[0]_i_1 
       (.I0(x_pos_reg__0__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[1]_i_1 
       (.I0(x_pos_reg__0__0[0]),
        .I1(x_pos_reg__0__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_pos[2]_i_1 
       (.I0(x_pos_reg__0__0[0]),
        .I1(x_pos_reg__0__0[1]),
        .I2(x_pos_reg__0__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_pos[3]_i_1 
       (.I0(x_pos_reg__0__0[1]),
        .I1(x_pos_reg__0__0[0]),
        .I2(x_pos_reg__0__0[2]),
        .I3(x_pos_reg__0__0[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \x_pos[4]_i_1 
       (.I0(x_pos_reg__0__0[2]),
        .I1(x_pos_reg__0__0[0]),
        .I2(x_pos_reg__0__0[1]),
        .I3(x_pos_reg__0__0[3]),
        .I4(x_pos_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \x_pos[5]_i_1 
       (.I0(x_pos_reg__0__0[3]),
        .I1(x_pos_reg__0__0[1]),
        .I2(x_pos_reg__0__0[0]),
        .I3(x_pos_reg__0__0[2]),
        .I4(x_pos_reg__0[4]),
        .I5(x_pos_reg__0[5]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[6]_i_1 
       (.I0(\x_pos[8]_i_4_n_0 ),
        .I1(x_pos_reg__0[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \x_pos[7]_i_1 
       (.I0(\x_pos[8]_i_4_n_0 ),
        .I1(x_pos_reg__0[6]),
        .I2(x_pos_reg__0[7]),
        .O(p_0_in__0[7]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \x_pos[8]_i_1 
       (.I0(cycle_in_line_reg__0[4]),
        .I1(cycle_in_line_reg__0[3]),
        .I2(cycle_in_line_reg__0[0]),
        .I3(\x_pos[8]_i_3_n_0 ),
        .I4(\char_buffer_out_delayed[11]_i_1_n_0 ),
        .O(x_pos0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \x_pos[8]_i_2 
       (.I0(x_pos_reg__0[6]),
        .I1(\x_pos[8]_i_4_n_0 ),
        .I2(x_pos_reg__0[7]),
        .I3(x_pos_reg__0[8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \x_pos[8]_i_3 
       (.I0(cycle_in_line_reg__0[6]),
        .I1(cycle_in_line_reg__0[5]),
        .I2(cycle_in_line_reg__0[1]),
        .I3(cycle_in_line_reg__0[2]),
        .O(\x_pos[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \x_pos[8]_i_4 
       (.I0(x_pos_reg__0[5]),
        .I1(x_pos_reg__0__0[3]),
        .I2(x_pos_reg__0__0[1]),
        .I3(x_pos_reg__0__0[0]),
        .I4(x_pos_reg__0__0[2]),
        .I5(x_pos_reg__0[4]),
        .O(\x_pos[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[0] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(x_pos_reg__0__0[0]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[1] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(x_pos_reg__0__0[1]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[2] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(x_pos_reg__0__0[2]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[3] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(x_pos_reg__0__0[3]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[4] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(x_pos_reg__0[4]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[5] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(x_pos_reg__0[5]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[6] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(x_pos_reg__0[6]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[7] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(x_pos_reg__0[7]),
        .R(x_pos0));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[8] 
       (.C(clk_0),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(x_pos_reg__0[8]),
        .R(x_pos0));
  FDRE \y_expand_reg[0] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \y_expand_reg[1] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \y_expand_reg[2] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \y_expand_reg[3] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \y_expand_reg[4] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \y_expand_reg[5] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \y_expand_reg[6] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \y_expand_reg[7] 
       (.C(clk),
        .CE(\PC_reg[1]_7 ),
        .D(\state_reg[5]_1 [7]),
        .Q(Q[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_pos[0]_i_1 
       (.I0(y_pos_reg__0[0]),
        .O(y_pos_minus_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_pos[1]_i_1 
       (.I0(y_pos_reg__0[0]),
        .I1(y_pos_reg__0[1]),
        .O(\y_pos[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_pos[2]_i_1 
       (.I0(y_pos_reg__0[1]),
        .I1(y_pos_reg__0[0]),
        .I2(\y_pos_reg[4]_0 [0]),
        .O(y_pos0[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_pos[3]_i_1 
       (.I0(y_pos_reg__0[0]),
        .I1(y_pos_reg__0[1]),
        .I2(\y_pos_reg[4]_0 [0]),
        .I3(\y_pos_reg[4]_0 [1]),
        .O(y_pos0[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_pos[4]_i_1 
       (.I0(\y_pos_reg[4]_0 [0]),
        .I1(y_pos_reg__0[1]),
        .I2(y_pos_reg__0[0]),
        .I3(\y_pos_reg[4]_0 [1]),
        .I4(\y_pos_reg[4]_0 [2]),
        .O(y_pos0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_pos[5]_i_1 
       (.I0(\y_pos_reg[4]_0 [1]),
        .I1(y_pos_reg__0[0]),
        .I2(y_pos_reg__0[1]),
        .I3(\y_pos_reg[4]_0 [0]),
        .I4(\y_pos_reg[4]_0 [2]),
        .I5(y_pos_reg__0[5]),
        .O(y_pos0[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_pos[6]_i_1 
       (.I0(\y_pos_reg[4]_0 [2]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(\y_pos[6]_i_2_n_0 ),
        .I3(\y_pos_reg[4]_0 [1]),
        .I4(y_pos_reg__0[5]),
        .I5(y_pos_reg__0[6]),
        .O(y_pos0[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y_pos[6]_i_2 
       (.I0(y_pos_reg__0[0]),
        .I1(y_pos_reg__0[1]),
        .O(\y_pos[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_pos[7]_i_1 
       (.I0(\y_pos[8]_i_4_n_0 ),
        .I1(y_pos_reg__0[6]),
        .I2(y_pos_reg__0[7]),
        .O(y_pos0[7]));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    \y_pos[8]_i_1 
       (.I0(y_pos_reg__0[6]),
        .I1(y_pos_reg__0[7]),
        .I2(y_pos_reg__0[5]),
        .I3(y_pos_reg__0[8]),
        .I4(\cycle_in_line[6]_i_1_n_0 ),
        .I5(\y_pos[8]_i_3_n_0 ),
        .O(y_pos));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_pos[8]_i_2 
       (.I0(y_pos_reg__0[6]),
        .I1(\y_pos[8]_i_4_n_0 ),
        .I2(y_pos_reg__0[7]),
        .I3(y_pos_reg__0[8]),
        .O(y_pos0[8]));
  LUT6 #(
    .INIT(64'h0000555500007FFF)) 
    \y_pos[8]_i_3 
       (.I0(\y_pos_reg[4]_0 [2]),
        .I1(\y_pos_reg[4]_0 [0]),
        .I2(y_pos_reg__0[1]),
        .I3(y_pos_reg__0[0]),
        .I4(blank_signal_INST_0_i_1_n_0),
        .I5(\y_pos_reg[4]_0 [1]),
        .O(\y_pos[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \y_pos[8]_i_4 
       (.I0(y_pos_reg__0[5]),
        .I1(\y_pos_reg[4]_0 [1]),
        .I2(y_pos_reg__0[0]),
        .I3(y_pos_reg__0[1]),
        .I4(\y_pos_reg[4]_0 [0]),
        .I5(\y_pos_reg[4]_0 [2]),
        .O(\y_pos[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[0] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos_minus_7[0]),
        .Q(y_pos_reg__0[0]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[1] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(\y_pos[1]_i_1_n_0 ),
        .Q(y_pos_reg__0[1]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[2] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos0[2]),
        .Q(\y_pos_reg[4]_0 [0]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[3] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos0[3]),
        .Q(\y_pos_reg[4]_0 [1]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[4] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos0[4]),
        .Q(\y_pos_reg[4]_0 [2]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[5] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos0[5]),
        .Q(y_pos_reg__0[5]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[6] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos0[6]),
        .Q(y_pos_reg__0[6]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[7] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos0[7]),
        .Q(y_pos_reg__0[7]),
        .R(y_pos));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \y_pos_reg[8] 
       (.C(clk_2_enable_reg),
        .CE(\cycle_in_line[6]_i_1_n_0 ),
        .D(y_pos0[8]),
        .Q(y_pos_reg__0[8]),
        .R(y_pos));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
