\hypertarget{group___g_p_i_o___register___masks}{}\doxysection{GPIO Register Masks}
\label{group___g_p_i_o___register___masks}\index{GPIO Register Masks@{GPIO Register Masks}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(0x400\+FF000u)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(0x400\+FF040u)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(0x400\+FF080u)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}~(0x400\+FF0\+C0u)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}}~(0x400\+FF100u)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga7f97513de5235b3600dc07bf327fe315}{GPIO\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___g_p_i_o___register___masks_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}} \}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gad0f7206167a584b1e75a81a5c30fa1c2}{GPIO\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___g_p_i_o___register___masks_gac485358099728ddae050db37924dd6b7}{GPIOA}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}} \}
\end{DoxyCompactItemize}
\doxysubsection*{PDOR -\/ Port Data Output Register}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK}}~(0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT}}~(0U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}{GPIO\+\_\+\+PDOR\+\_\+\+PDO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK}})
\end{DoxyCompactItemize}
\doxysubsection*{PSOR -\/ Port Set Output Register}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK}}~(0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT}}~(0U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK}})
\end{DoxyCompactItemize}
\doxysubsection*{PCOR -\/ Port Clear Output Register}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK}}~(0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT}}~(0U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK}})
\end{DoxyCompactItemize}
\doxysubsection*{PTOR -\/ Port Toggle Output Register}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK}}~(0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT}}~(0U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK}})
\end{DoxyCompactItemize}
\doxysubsection*{PDIR -\/ Port Data Input Register}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK}}~(0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT}}~(0U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}{GPIO\+\_\+\+PDIR\+\_\+\+PDI}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK}})
\end{DoxyCompactItemize}
\doxysubsection*{PDDR -\/ Port Data Direction Register}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK}}~(0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT}}~(0U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}{GPIO\+\_\+\+PDDR\+\_\+\+PDD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga7f97513de5235b3600dc07bf327fe315}\label{group___g_p_i_o___register___masks_ga7f97513de5235b3600dc07bf327fe315}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_BASE\_ADDRS@{GPIO\_BASE\_ADDRS}}
\index{GPIO\_BASE\_ADDRS@{GPIO\_BASE\_ADDRS}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_BASE\_ADDRS}{GPIO\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___g_p_i_o___register___masks_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}} \}}

Array initializer of GPIO peripheral base addresses \mbox{\Hypertarget{group___g_p_i_o___register___masks_gad0f7206167a584b1e75a81a5c30fa1c2}\label{group___g_p_i_o___register___masks_gad0f7206167a584b1e75a81a5c30fa1c2}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_BASE\_PTRS@{GPIO\_BASE\_PTRS}}
\index{GPIO\_BASE\_PTRS@{GPIO\_BASE\_PTRS}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_BASE\_PTRS}{GPIO\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___g_p_i_o___register___masks_gac485358099728ddae050db37924dd6b7}{GPIOA}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}, \mbox{\hyperlink{group___g_p_i_o___register___masks_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}} \}}

Array initializer of GPIO peripheral base pointers \mbox{\Hypertarget{group___g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}\label{group___g_p_i_o___register___masks_ga3a9c3710923cd50fc2df4e678180eb1d}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PCOR\_PTCO@{GPIO\_PCOR\_PTCO}}
\index{GPIO\_PCOR\_PTCO@{GPIO\_PCOR\_PTCO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO}{GPIO\_PCOR\_PTCO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PCOR\+\_\+\+PTCO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}{GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}\label{group___g_p_i_o___register___masks_ga0b8378768ee61ea2c685a1687c90fa03}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PCOR\_PTCO\_MASK@{GPIO\_PCOR\_PTCO\_MASK}}
\index{GPIO\_PCOR\_PTCO\_MASK@{GPIO\_PCOR\_PTCO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO\_MASK}{GPIO\_PCOR\_PTCO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+MASK~(0x\+FFFFFFFFU)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}\label{group___g_p_i_o___register___masks_ga5c9203b830cbd86cd8d0189872b5c772}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PCOR\_PTCO\_SHIFT@{GPIO\_PCOR\_PTCO\_SHIFT}}
\index{GPIO\_PCOR\_PTCO\_SHIFT@{GPIO\_PCOR\_PTCO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PCOR\_PTCO\_SHIFT}{GPIO\_PCOR\_PTCO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PCOR\+\_\+\+PTCO\+\_\+\+SHIFT~(0U)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}\label{group___g_p_i_o___register___masks_ga9836cb3ac719630f741fe6a0292083fc}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDDR\_PDD@{GPIO\_PDDR\_PDD}}
\index{GPIO\_PDDR\_PDD@{GPIO\_PDDR\_PDD}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDDR\_PDD}{GPIO\_PDDR\_PDD}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDDR\+\_\+\+PDD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}{GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}\label{group___g_p_i_o___register___masks_ga67567a60f48d2bfb5584cd8de8936788}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDDR\_PDD\_MASK@{GPIO\_PDDR\_PDD\_MASK}}
\index{GPIO\_PDDR\_PDD\_MASK@{GPIO\_PDDR\_PDD\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDDR\_PDD\_MASK}{GPIO\_PDDR\_PDD\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+MASK~(0x\+FFFFFFFFU)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}\label{group___g_p_i_o___register___masks_gacdd12c96f7650759c90a98bb606bd776}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDDR\_PDD\_SHIFT@{GPIO\_PDDR\_PDD\_SHIFT}}
\index{GPIO\_PDDR\_PDD\_SHIFT@{GPIO\_PDDR\_PDD\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDDR\_PDD\_SHIFT}{GPIO\_PDDR\_PDD\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDDR\+\_\+\+PDD\+\_\+\+SHIFT~(0U)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}\label{group___g_p_i_o___register___masks_ga8f80c8e42743151c73569b5cef49f2b2}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDIR\_PDI@{GPIO\_PDIR\_PDI}}
\index{GPIO\_PDIR\_PDI@{GPIO\_PDIR\_PDI}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDIR\_PDI}{GPIO\_PDIR\_PDI}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDIR\+\_\+\+PDI(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}{GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}\label{group___g_p_i_o___register___masks_gacb7c8cc976937906c8e803811a7fbb68}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDIR\_PDI\_MASK@{GPIO\_PDIR\_PDI\_MASK}}
\index{GPIO\_PDIR\_PDI\_MASK@{GPIO\_PDIR\_PDI\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDIR\_PDI\_MASK}{GPIO\_PDIR\_PDI\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+MASK~(0x\+FFFFFFFFU)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}\label{group___g_p_i_o___register___masks_ga99fd9212dd769bb1964a28a864c6c741}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDIR\_PDI\_SHIFT@{GPIO\_PDIR\_PDI\_SHIFT}}
\index{GPIO\_PDIR\_PDI\_SHIFT@{GPIO\_PDIR\_PDI\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDIR\_PDI\_SHIFT}{GPIO\_PDIR\_PDI\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDIR\+\_\+\+PDI\+\_\+\+SHIFT~(0U)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}\label{group___g_p_i_o___register___masks_ga4071beeff4d9b5c200686972dd52d855}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDOR\_PDO@{GPIO\_PDOR\_PDO}}
\index{GPIO\_PDOR\_PDO@{GPIO\_PDOR\_PDO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDOR\_PDO}{GPIO\_PDOR\_PDO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDOR\+\_\+\+PDO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}{GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}\label{group___g_p_i_o___register___masks_gafd2a8274691295293b3cabfe86089801}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDOR\_PDO\_MASK@{GPIO\_PDOR\_PDO\_MASK}}
\index{GPIO\_PDOR\_PDO\_MASK@{GPIO\_PDOR\_PDO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDOR\_PDO\_MASK}{GPIO\_PDOR\_PDO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+MASK~(0x\+FFFFFFFFU)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}\label{group___g_p_i_o___register___masks_ga495b5f1e63de863534ce0c5f25f137ab}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PDOR\_PDO\_SHIFT@{GPIO\_PDOR\_PDO\_SHIFT}}
\index{GPIO\_PDOR\_PDO\_SHIFT@{GPIO\_PDOR\_PDO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PDOR\_PDO\_SHIFT}{GPIO\_PDOR\_PDO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PDOR\+\_\+\+PDO\+\_\+\+SHIFT~(0U)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}\label{group___g_p_i_o___register___masks_ga6b16f5841a5c5f20311eafc574f814e4}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PSOR\_PTSO@{GPIO\_PSOR\_PTSO}}
\index{GPIO\_PSOR\_PTSO@{GPIO\_PSOR\_PTSO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO}{GPIO\_PSOR\_PTSO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PSOR\+\_\+\+PTSO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}{GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}\label{group___g_p_i_o___register___masks_gaa8a48e38ef70ff1ba3bbcbf31b891da4}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PSOR\_PTSO\_MASK@{GPIO\_PSOR\_PTSO\_MASK}}
\index{GPIO\_PSOR\_PTSO\_MASK@{GPIO\_PSOR\_PTSO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO\_MASK}{GPIO\_PSOR\_PTSO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+MASK~(0x\+FFFFFFFFU)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}\label{group___g_p_i_o___register___masks_ga5a962b85e07477e26afe639c7ca478cb}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PSOR\_PTSO\_SHIFT@{GPIO\_PSOR\_PTSO\_SHIFT}}
\index{GPIO\_PSOR\_PTSO\_SHIFT@{GPIO\_PSOR\_PTSO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PSOR\_PTSO\_SHIFT}{GPIO\_PSOR\_PTSO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PSOR\+\_\+\+PTSO\+\_\+\+SHIFT~(0U)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}\label{group___g_p_i_o___register___masks_ga40757476c8889ca9d4cb7017b6c5ab60}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PTOR\_PTTO@{GPIO\_PTOR\_PTTO}}
\index{GPIO\_PTOR\_PTTO@{GPIO\_PTOR\_PTTO}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO}{GPIO\_PTOR\_PTTO}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PTOR\+\_\+\+PTTO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ \mbox{\hyperlink{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT}})) \& \mbox{\hyperlink{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}{GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK}})}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}\label{group___g_p_i_o___register___masks_gaa75953b5d9d23bdaa6c24232e1a52680}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PTOR\_PTTO\_MASK@{GPIO\_PTOR\_PTTO\_MASK}}
\index{GPIO\_PTOR\_PTTO\_MASK@{GPIO\_PTOR\_PTTO\_MASK}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO\_MASK}{GPIO\_PTOR\_PTTO\_MASK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+MASK~(0x\+FFFFFFFFU)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}\label{group___g_p_i_o___register___masks_ga70e5442b3a119665aafb9e6e5b48bbd5}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIO\_PTOR\_PTTO\_SHIFT@{GPIO\_PTOR\_PTTO\_SHIFT}}
\index{GPIO\_PTOR\_PTTO\_SHIFT@{GPIO\_PTOR\_PTTO\_SHIFT}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIO\_PTOR\_PTTO\_SHIFT}{GPIO\_PTOR\_PTTO\_SHIFT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PTOR\+\_\+\+PTTO\+\_\+\+SHIFT~(0U)}

\mbox{\Hypertarget{group___g_p_i_o___register___masks_gac485358099728ddae050db37924dd6b7}\label{group___g_p_i_o___register___masks_gac485358099728ddae050db37924dd6b7}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}

Peripheral GPIOA base pointer \mbox{\Hypertarget{group___g_p_i_o___register___masks_gad7723846cc5db8e43a44d78cf21f6efa}\label{group___g_p_i_o___register___masks_gad7723846cc5db8e43a44d78cf21f6efa}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOA\_BASE@{GPIOA\_BASE}}
\index{GPIOA\_BASE@{GPIOA\_BASE}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOA\_BASE}{GPIOA\_BASE}}
{\footnotesize\ttfamily \#define GPIOA\+\_\+\+BASE~(0x400\+FF000u)}

Peripheral GPIOA base address \mbox{\Hypertarget{group___g_p_i_o___register___masks_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___g_p_i_o___register___masks_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}

Peripheral GPIOB base pointer \mbox{\Hypertarget{group___g_p_i_o___register___masks_gac944a89eb789000ece920c0f89cb6a68}\label{group___g_p_i_o___register___masks_gac944a89eb789000ece920c0f89cb6a68}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOB\_BASE@{GPIOB\_BASE}}
\index{GPIOB\_BASE@{GPIOB\_BASE}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOB\_BASE}{GPIOB\_BASE}}
{\footnotesize\ttfamily \#define GPIOB\+\_\+\+BASE~(0x400\+FF040u)}

Peripheral GPIOB base address \mbox{\Hypertarget{group___g_p_i_o___register___masks_ga2dca03332d620196ba943bc2346eaa08}\label{group___g_p_i_o___register___masks_ga2dca03332d620196ba943bc2346eaa08}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}

Peripheral GPIOC base pointer \mbox{\Hypertarget{group___g_p_i_o___register___masks_ga26f267dc35338eef219544c51f1e6b3f}\label{group___g_p_i_o___register___masks_ga26f267dc35338eef219544c51f1e6b3f}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOC\_BASE@{GPIOC\_BASE}}
\index{GPIOC\_BASE@{GPIOC\_BASE}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOC\_BASE}{GPIOC\_BASE}}
{\footnotesize\ttfamily \#define GPIOC\+\_\+\+BASE~(0x400\+FF080u)}

Peripheral GPIOC base address \mbox{\Hypertarget{group___g_p_i_o___register___masks_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group___g_p_i_o___register___masks_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}

Peripheral GPIOD base pointer \mbox{\Hypertarget{group___g_p_i_o___register___masks_ga1a93ab27129f04064089616910c296ec}\label{group___g_p_i_o___register___masks_ga1a93ab27129f04064089616910c296ec}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOD\_BASE@{GPIOD\_BASE}}
\index{GPIOD\_BASE@{GPIOD\_BASE}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOD\_BASE}{GPIOD\_BASE}}
{\footnotesize\ttfamily \#define GPIOD\+\_\+\+BASE~(0x400\+FF0\+C0u)}

Peripheral GPIOD base address \mbox{\Hypertarget{group___g_p_i_o___register___masks_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group___g_p_i_o___register___masks_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___register___masks_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}

Peripheral GPIOE base pointer \mbox{\Hypertarget{group___g_p_i_o___register___masks_gab487b1983d936c4fee3e9e88b95aad9d}\label{group___g_p_i_o___register___masks_gab487b1983d936c4fee3e9e88b95aad9d}} 
\index{GPIO Register Masks@{GPIO Register Masks}!GPIOE\_BASE@{GPIOE\_BASE}}
\index{GPIOE\_BASE@{GPIOE\_BASE}!GPIO Register Masks@{GPIO Register Masks}}
\doxysubsubsection{\texorpdfstring{GPIOE\_BASE}{GPIOE\_BASE}}
{\footnotesize\ttfamily \#define GPIOE\+\_\+\+BASE~(0x400\+FF100u)}

Peripheral GPIOE base address 