#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 31 07:51:00 2018
# Process ID: 13700
# Current directory: C:/Pentek/IP/px_axis_bram2wave_256
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16464 C:\Pentek\IP\px_axis_bram2wave_256\px_axis_bram2wave_256.xpr
# Log file: C:/Pentek/IP/px_axis_bram2wave_256/vivado.log
# Journal file: C:/Pentek/IP/px_axis_bram2wave_256\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Rich/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
56 Beta devices matching pattern found, 49 enabled.
start_gui
open_project C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.xpr
INFO: [Project 1-313] Project file moved from 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_bramctlr/px_axis_bram2wave256_bramctlr.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_bramctlr/px_axis_bram2wave256_bramctlr.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_ddly/px_bram2wave_256_ddly.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_ddly/px_bram2wave_256_ddly.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_dly/px_bram2wave_256_dly.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_dly/px_bram2wave_256_dly.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_wcnv/px_bram2wave_256_wcnv.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_wcnv/px_bram2wave_256_wcnv.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_out_fifo/px_bram2wave_256_out_fifo.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_out_fifo/px_bram2wave_256_out_fifo.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_rqst_fifo/px_bram2wave_256_rqst_fifo.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_rqst_fifo/px_bram2wave_256_rqst_fifo.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axil_csr_d2wf_256/px_axil_csr_d2wf_256.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axil_csr_d2wf_256/px_axil_csr_d2wf_256.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_xbar/px_axis_bram2wave256_xbar.xci', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_xbar/px_axis_bram2wave256_xbar.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.ip_user_files', nor could it be found using path 'C:/Pentek/IP/2018.1/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.ip_user_files'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_axis_bram2wave256_bramctlr'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_bram2wave_256_ddly'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_bram2wave_256_dly'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_bram2wave_256_wcnv'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_bram2wave_256_out_fifo'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_bram2wave_256_rqst_fifo'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_axil_csr_d2wf_256'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'px_axis_bram2wave256_xbar'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [Project 1-230] Project 'px_axis_bram2wave_256.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:pentek_ip:cfg_spc:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc.xml
File ignored: c:/Pentek/ip/2017.1/pentek/interface/cfg_spc.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:cfg_spc_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc_rtl.xml
File ignored: c:/Pentek/ip/2017.1/pentek/interface/cfg_spc_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:px_ip:ddr_ui:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui.xml
File ignored: c:/Pentek/ip/2017.1/pentek/interface/ddr_ui.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:ddr_ui_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui_rtl.xml
File ignored: c:/Pentek/ip/2017.1/pentek/interface/ddr_ui_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:pentek_ip:cfg_spc:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc.xml
File ignored: c:/Pentek/ip/2017.2/pentek/interface/cfg_spc.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:cfg_spc_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc_rtl.xml
File ignored: c:/Pentek/ip/2017.2/pentek/interface/cfg_spc_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:px_ip:ddr_ui:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui.xml
File ignored: c:/Pentek/ip/2017.2/pentek/interface/ddr_ui.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:ddr_ui_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui_rtl.xml
File ignored: c:/Pentek/ip/2017.2/pentek/interface/ddr_ui_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:pentek_ip:cfg_spc:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc.xml
File ignored: c:/Pentek/ip/2017.3/pentek/interface/cfg_spc.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:cfg_spc_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc_rtl.xml
File ignored: c:/Pentek/ip/2017.3/pentek/interface/cfg_spc_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:px_ip:ddr_ui:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui.xml
File ignored: c:/Pentek/ip/2017.3/pentek/interface/ddr_ui.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:ddr_ui_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui_rtl.xml
File ignored: c:/Pentek/ip/2017.3/pentek/interface/ddr_ui_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:pentek_ip:cfg_spc:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc.xml
File ignored: c:/Pentek/ip/2018.1/pentek/interface/cfg_spc.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:cfg_spc_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/cfg_spc_rtl.xml
File ignored: c:/Pentek/ip/2018.1/pentek/interface/cfg_spc_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'pentek.com:px_ip:ddr_ui:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui.xml
File ignored: c:/Pentek/ip/2018.1/pentek/interface/ddr_ui.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'pentek.com:px_ip:ddr_ui_rtl:1.0' found within IP repository 'c:/Pentek/ip'.
File in use: c:/Pentek/ip/2016.4/pentek/interface/ddr_ui_rtl.xml
File ignored: c:/Pentek/ip/2018.1/pentek/interface/ddr_ui_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pentek/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:my_ip:my_axis_ramp_gen:1.0'. The one found in IP location 'c:/Pentek/ip/2016.4/wip/my_axis_ramp_gen' will take precedence over the same IP in location c:/Pentek/ip/2017.1/wip/my_axis_ramp_gen
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_2ch_dec2fir_2:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_2ch_dec2fir_2' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_2ch_dec2fir_2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_8ch_channelizer_ddc:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_8ch_channelizer_ddc' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.1/encrypt_source/px_8ch_channelizer_ddc
   c:/Pentek/ip/2017.2/encrypt_source/px_8ch_channelizer_ddc
   c:/Pentek/ip/px_8ch_channelizer_ddc
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_ads5463intrfc:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_ads5463intrfc/px_ads5463intrfc.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_ads5463intrfc/px_ads5463intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil2pciecfgmgmt:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axil2pciecfgmgmt/px_axil2pciecfgmgmt.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axil2pciecfgmgmt/px_axil2pciecfgmgmt.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_2_drp:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axil_2_drp/px_axil_2_drp.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axil_2_drp/px_axil_2_drp.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_addr_sub:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axil_addr_sub/px_axil_addr_sub.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axil_addr_sub/px_axil_addr_sub.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:px_ip:px_axis_dacflowctl_1:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_dacflowctl_1' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_dacflowctl_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_ddr2wave_1:2.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_ddr2wave_1' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_ddr2wave_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_decompose:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_decompose/px_axis_decompose.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_decompose/px_axis_decompose.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_mixer_2:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_mixer_2' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_mixer_2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_nco_2:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_nco_2' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_nco_2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_nco_48:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_nco_48' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_nco_48
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti2ppkt_8:1.1'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti2ppkt_8' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti2ppkt_8
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti_mux:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti_mux/px_axis_pdti_mux.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti_mux/px_axis_pdti_mux.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti_upsizer:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti_upsizer/px_axis_pdti_upsizer.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti_upsizer/px_axis_pdti_upsizer.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_saturate:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_axis_saturate' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_axis_saturate
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_cdc_clk_div2_intrfc:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_cdc_clk_div2_intrfc/px_cdc_clk_div2_intrfc.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_cdc_clk_div2_intrfc/px_cdc_clk_div2_intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_dac5688_intrfc:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_dac5688_intrfc/px_dac5688_intrfc.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_dac5688_intrfc/px_dac5688_intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_dma_pcie2ddr:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_dma_pcie2ddr' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_dma_pcie2ddr
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_dma_pcie2pd:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_dma_pcie2pd' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_dma_pcie2pd
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_dma_ppkt2pcie:1.1'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_dma_ppkt2pcie/px_dma_ppkt2pcie.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_dma_ppkt2pcie/px_dma_ppkt2pcie.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_pcie2axil:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_pcie2axil/px_pcie2axil.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_pcie2axil/px_pcie2axil.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_ppkt_width_upsizer:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_ppkt_width_upsizer/px_ppkt_width_upsizer.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_ppkt_width_upsizer/px_ppkt_width_upsizer.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_sig2pxaxis:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_sig2pxaxis/px_sig2pxaxis.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_sig2pxaxis/px_sig2pxaxis.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_subset_vctr:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_subset_vctr/px_subset_vctr.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_subset_vctr/px_subset_vctr.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_syncbus_intrfc2:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_syncbus_intrfc2/px_syncbus_intrfc2.srcs' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_syncbus_intrfc2/px_syncbus_intrfc2.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_xpm_cdc_async_rst:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_xpm_cdc_async_rst/px_xpm_cdc_async_rst.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_xpm_cdc_async_rst/px_xpm_cdc_async_rst.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_xpm_cdc_bus_sync:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_xpm_cdc_bus_sync/px_xpm_cdc_bus_sync.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_xpm_cdc_bus_sync/px_xpm_cdc_bus_sync.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_xpm_cdc_pulse:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_xpm_cdc_pulse/px_xpm_cdc_pulse.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_xpm_cdc_pulse/px_xpm_cdc_pulse.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_xpm_cdc_single:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_xpm_cdc_single/px_xpm_cdc_single.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_xpm_cdc_single/px_xpm_cdc_single.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_xpm_cdc_single_array:1.0'. The one found in IP location 'c:/Pentek/ip/2017.1/pentek/ip/px_xpm_cdc_single_array/px_xpm_cdc_single_array.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2016.4/pentek/ip/px_xpm_cdc_single_array/px_xpm_cdc_single_array.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_pcie_link_stat:1.0'. The one found in IP location 'c:/Pentek/ip/2017.2/pentek/ip/px_pcie_link_stat/px_pcie_link_stat.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_pcie_link_stat/px_pcie_link_stat.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_pcie_link_stat/px_pcie_link_stat.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_dma_ppkt2pcie:1.3'. The one found in IP location 'c:/Pentek/ip/2017.3/good_pcie/px_dma_ppkt2pcie/px_dma_ppkt2pcie.srcs' will take precedence over the same IP in location c:/Pentek/ip/px_dma_ppkt2pcie/px_dma_ppkt2pcie.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_ppkt_width_upsizer:1.1'. The one found in IP location 'c:/Pentek/ip/2017.3/pentek/ip/px_ppkt_width_upsizer/px_ppkt_width_upsizer.srcs/sources_1/new' will take precedence over the same IP in location c:/Pentek/ip/2017.2/pentek/ip/px_ppkt_width_upsizer/px_ppkt_width_upsizer.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_vita49_pkt:1.1'. The one found in IP location 'c:/Pentek/ip/2017.3/pentek/ip/px_vita49_pkt' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_vita49_pkt
   c:/Pentek/ip/newmike/px_vita49_pkt
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:px_ip:px_axis_pdti2ppkt_8:1.3'. The one found in IP location 'c:/Pentek/ip/2017.3/tmp/px_axis_pdti2ppkt_8' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti2ppkt_8
   c:/Pentek/ip/2017.3/px_axis_pdti2ppkt_8
   c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti2ppkt_8
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_dest_cntl:1.0'. The one found in IP location 'c:/Pentek/ip/2017.3/wip/px_axis_dest_cntl' will take precedence over the same IP in location c:/Pentek/ip/2018.1/wip/px_axis_dest_cntl
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_ppkt_4ch_uram_fifo:1.0'. The one found in IP location 'c:/Pentek/ip/2017.3/wip/px_axis_ppkt_4ch_uram_fifo' will take precedence over the same IP in location c:/Pentek/ip/2018.1/wip/px_axis_ppkt_4ch_uram_fifo
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_dma_ppkt2pcie_xr:1.0'. The one found in IP location 'c:/Pentek/ip/2017.3/wip/px_dma_ppkt2pcie_xr' will take precedence over the same IP in location c:/Pentek/ip/2018.1/wip/px_dma_ppkt2pcie_xr
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_dma_ppld2pcie:1.0'. The one found in IP location 'c:/Pentek/ip/2017.3/wip/px_dma_ppld2pcie' will take precedence over the same IP in location c:/Pentek/ip/2018.1/wip/px_dma_ppld2pcie
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_10ge_udp_rx:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_10ge_udp_rx/px_10ge_udp_rx.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_10ge_udp_rx/px_10ge_udp_rx.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_10ge_udp_rx/px_10ge_udp_rx.srcs
   c:/Pentek/ip/newmike/px_10ge_udp_rx/px_10ge_udp_rx.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_10ge_udp_tx:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_10ge_udp_tx/px_10ge_udp_tx.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_10ge_udp_tx/px_10ge_udp_tx.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_10ge_udp_tx/px_10ge_udp_tx.srcs
   c:/Pentek/ip/newmike/px_10ge_udp_tx/px_10ge_udp_tx.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_2ch_dec2fir:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_2ch_dec2fir' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_2ch_dec2fir
   c:/Pentek/ip/2017.1/pentek/ip/px_2ch_dec2fir
   c:/Pentek/ip/2017.2/pentek/ip/px_2ch_dec2fir
   c:/Pentek/ip/2017.3/pentek/ip/px_2ch_dec2fir
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_2ch_dec2fir_2:1.2'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_2ch_dec2fir_2' will take precedence over the same IP in location c:/Pentek/ip/2017.3/pentek/ip/px_2ch_dec2fir_2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_8ch_channelizer_ddc:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_8ch_channelizer_ddc' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_8ch_channelizer_ddc
   c:/Pentek/ip/2017.2/px_8ch_channelizer_ddc
   c:/Pentek/ip/2017.3/encrypt_source/px_8ch_channelizer_ddc
   c:/Pentek/ip/2017.3/pentek/ip/px_8ch_channelizer_ddc
   c:/Pentek/ip/2018.1/encrypt_source/px_8ch_channelizer_ddc
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_adc12d1800intrfc:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_adc12d1800intrfc/px_adc12d1800intrfc.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_adc12d1800intrfc/px_adc12d1800intrfc.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_adc12d1800intrfc/px_adc12d1800intrfc.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_adc12d1800intrfc/px_adc12d1800intrfc.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_adc12d1800intrfc/px_adc12d1800intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_adc12dj3200intrfc:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_adc12dj3200intrfc/px_adc12dj3200intrfc.srcs' will take precedence over the same IP in location c:/Pentek/ip/2017.3/pentek/ip/px_adc12dj3200intrfc/px_adc12dj3200intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_ads42lb69intrfc:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_ads42lb69intrfc/px_ads42lb69intrfc.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_ads42lb69intrfc/px_ads42lb69intrfc.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_ads42lb69intrfc/px_ads42lb69intrfc.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_ads42lb69intrfc/px_ads42lb69intrfc.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_ads42lb69intrfc/px_ads42lb69intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_ads5463intrfc:1.2'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_ads5463intrfc/px_ads5463intrfc.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_ads5463intrfc/px_ads5463intrfc.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_ads5463intrfc/px_ads5463intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_ads5485intrfc:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_ads5485intrfc/px_ads5485intrfc.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_ads5485intrfc/px_ads5485intrfc.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_ads5485intrfc/px_ads5485intrfc.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_ads5485intrfc/px_ads5485intrfc.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_ads5485intrfc/px_ads5485intrfc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil2cdc:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil2cdc/px_axil2cdc.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil2cdc/px_axil2cdc.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_axil2cdc/px_axil2cdc.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axil2cdc/px_axil2cdc.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil2cdc/px_axil2cdc.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil2ddr_rq:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil2ddr_rq/px_axil2ddr_rq.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil2ddr_rq/px_axil2ddr_rq.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_axil2ddr_rq/px_axil2ddr_rq.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axil2ddr_rq/px_axil2ddr_rq.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil2ddr_rq/px_axil2ddr_rq.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil2flash:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil2flash/px_axil2flash.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil2flash/px_axil2flash.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_axil2flash/px_axil2flash.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axil2flash/px_axil2flash.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil2flash/px_axil2flash.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil2pciecfgmgmt:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil2pciecfgmgmt/px_axil2pciecfgmgmt.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axil2pciecfgmgmt/px_axil2pciecfgmgmt.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axil2pciecfgmgmt/px_axil2pciecfgmgmt.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_2_drp:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_2_drp/px_axil_2_drp.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_2_drp/px_axil_2_drp.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_2_drp/px_axil_2_drp.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_addr_sub:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_addr_sub/px_axil_addr_sub.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_addr_sub/px_axil_addr_sub.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_addr_sub/px_axil_addr_sub.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_bram_ctlr:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_bram_ctlr/px_axil_bram_ctlr.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil_bram_ctlr/px_axil_bram_ctlr.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_axil_bram_ctlr/px_axil_bram_ctlr.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_bram_ctlr/px_axil_bram_ctlr.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_bram_ctlr/px_axil_bram_ctlr.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_byteswap:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_byteswap/px_axil_byteswap.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil_byteswap/px_axil_byteswap.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axil_byteswap/px_axil_byteswap.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_byteswap/px_axil_byteswap.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_byteswap/px_axil_byteswap.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_csr:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_csr/px_axil_csr.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil_csr/px_axil_csr.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_axil_csr/px_axil_csr.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_csr/px_axil_csr.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_csr/px_axil_csr.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:p_axil_csr32:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_csr32/p_axil_csr32.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/p_axil_csr32/p_axil_csr32.srcs
   c:/Pentek/ip/2017.1/pentek/ip/p_axil_csr32/p_axil_csr32.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_csr32/p_axil_csr32.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_csr32/p_axil_csr32.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_decompose:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_decompose/px_axil_decompose.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil_decompose/px_axil_decompose.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axil_decompose/px_axil_decompose.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_decompose/px_axil_decompose.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_decompose/px_axil_decompose.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_i2c_mstr:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_i2c_mstr/px_axil_i2c_mstr.srcs/sources_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil_i2c_mstr/px_axil_i2c_mstr.srcs/sources_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axil_i2c_mstr/px_axil_i2c_mstr.srcs/sources_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_i2c_mstr/px_axil_i2c_mstr.srcs/sources_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_i2c_mstr/px_axil_i2c_mstr.srcs/sources_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_nativefifo_ctlr:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_nativefifo_ctlr/px_axil_nativefifo_ctlr.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil_nativefifo_ctlr/px_axil_nativefifo_ctlr.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_axil_nativefifo_ctlr/px_axil_nativefifo_ctlr.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_nativefifo_ctlr/px_axil_nativefifo_ctlr.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_nativefifo_ctlr/px_axil_nativefifo_ctlr.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axil_timeout_rst:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axil_timeout_rst' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axil_timeout_rst
   c:/Pentek/ip/2017.1/pentek/ip/px_axil_timeout_rst
   c:/Pentek/ip/2017.2/pentek/ip/px_axil_timeout_rst
   c:/Pentek/ip/2017.3/pentek/ip/px_axil_timeout_rst
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axispdti_gatesub:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axispdti_gatesub/px_axispdti_gatesub.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axispdti_gatesub/px_axispdti_gatesub.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axispdti_gatesub/px_axispdti_gatesub.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axispdti_gatesub/px_axispdti_gatesub.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axispdti_gatesub/px_axispdti_gatesub.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axisrq2ddrctlr:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axisrq2ddrctlr/px_axisrq2ddrctlr.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axisrq2ddrctlr/px_axisrq2ddrctlr.srcs
   c:/Pentek/ip/2017.1/pentek/ip/px_axisrq2ddrctlr/px_axisrq2ddrctlr.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axisrq2ddrctlr/px_axisrq2ddrctlr.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axisrq2ddrctlr/px_axisrq2ddrctlr.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Pentek.com:px_ip:px_axis_1to2_demux:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_1to2_demux/px_axis_1to2_demux.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_1to2_demux/px_axis_1to2_demux.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_1to2_demux/px_axis_1to2_demux.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:px_ip:px_axis_2to1_mux:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_2to1_mux/px_axis_2to1_mux.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_2to1_mux/px_axis_2to1_mux.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_2to1_mux/px_axis_2to1_mux.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_abs:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_abs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_abs
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_abs
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_abs
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_abs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_compose:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_compose/px_axis_compose.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_compose/px_axis_compose.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_compose/px_axis_compose.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_compose/px_axis_compose.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_compose/px_axis_compose.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:px_ip:px_axis_dacflowctl_1:1.2'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_dacflowctl_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_dacflowctl_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_dacflowctl_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_dacflowctl_256:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_dacflowctl_256' will take precedence over the same IP in location c:/Pentek/ip/2017.3/pentek/ip/px_axis_dacflowctl_256
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_ddr2wave_1:2.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_ddr2wave_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_ddr2wave_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_ddr2wave_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_ddr2wave_256:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_ddr2wave_256' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_ddr2wave_256
   c:/Pentek/ip/px_axis_bram2wave_256
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_decfir32_1:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_decfir32_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_decfir32_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_decfir32_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_decfir32_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_decfir32_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_decompose:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_decompose/px_axis_decompose.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_decompose/px_axis_decompose.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_decompose/px_axis_decompose.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_fdecfir32_1:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_fdecfir32_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_fdecfir32_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_fdecfir32_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_fdecfir32_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_fdecfir32_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_filter_by_id:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_filter_by_id/px_axis_filter_by_id.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_filter_by_id/px_axis_filter_by_id.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_filter_by_id/px_axis_filter_by_id.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_filter_by_id/px_axis_filter_by_id.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_filter_by_id/px_axis_filter_by_id.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_intfir32_1:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_intfir32_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_intfir32_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_intfir32_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_intfir32_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_intfir32_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_iq_fmtr_1:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_iq_fmtr_1/px_axis_iq_fmtr_1.srcs/sources_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_iq_fmtr_1/px_axis_iq_fmtr_1.srcs/sources_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_iq_fmtr_1/px_axis_iq_fmtr_1.srcs/sources_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_iq_fmtr_1/px_axis_iq_fmtr_1.srcs/sources_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_iq_fmtr_1/px_axis_iq_fmtr_1.srcs/sources_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_mixer_1:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_mixer_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_mixer_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_mixer_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_mixer_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_mixer_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_mixer_2:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_mixer_2' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_mixer_2
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_mixer_2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_mixer_48:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_mixer_48' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_mixer_48
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_mixer_48
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_mixer_48
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_mixer_48
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_nco_1:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_nco_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_nco_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_nco_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_nco_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_nco_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_nco_2:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_nco_2' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_nco_2
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_nco_2
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_nco_48:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_nco_48' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_nco_48
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_nco_48
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_path_fork:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_path_fork/px_axis_path_fork.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_path_fork/px_axis_path_fork.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_path_fork/px_axis_path_fork.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti2ppkt_1:1.2'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti2ppkt_1/px_axis_pdti2ppkt_1.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti2ppkt_1/px_axis_pdti2ppkt_1.srcs
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti2ppkt_1/px_axis_pdti2ppkt_1.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti2ppkt_1/px_axis_pdti2ppkt_1.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti2ppkt_16:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti2ppkt_16' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti2ppkt_16
   c:/Pentek/ip/2017.3/wip/px_axis_pdti2ppkt_16
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti2ppkt_2:1.4'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti2ppkt_2/px_axis_pdti2ppkt_2.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti2ppkt_2/px_axis_pdti2ppkt_2.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti2ppkt_2/px_axis_pdti2ppkt_2.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti48_split:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti48_split/px_axis_pdti48_split.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti48_split/px_axis_pdti48_split.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti48_split/px_axis_pdti48_split.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti48_split/px_axis_pdti48_split.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti48_split/px_axis_pdti48_split.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:user:px_axis_pdti_adv:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti_adv' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti_adv
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti_adv
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti_adv
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti_adv
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti_iqx4pack:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti_iqx4pack/px_axis_pdti_iqx4pack.srcs/sources_1' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti_iqx4pack/px_axis_pdti_iqx4pack.srcs/sources_1
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti_iqx4pack/px_axis_pdti_iqx4pack.srcs/sources_1
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti_iqx4pack/px_axis_pdti_iqx4pack.srcs/sources_1
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti_iqx4pack/px_axis_pdti_iqx4pack.srcs/sources_1
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti_mrg:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti_mrg/px_axis_pdti_mrg.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti_mrg/px_axis_pdti_mrg.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti_mrg/px_axis_pdti_mrg.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti_mrg/px_axis_pdti_mrg.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti_mrg/px_axis_pdti_mrg.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti_mux:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti_mux/px_axis_pdti_mux.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti_mux/px_axis_pdti_mux.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti_mux/px_axis_pdti_mux.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti_split:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti_split/px_axis_pdti_split.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_pdti_split/px_axis_pdti_split.srcs/sources_1/new
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_pdti_split/px_axis_pdti_split.srcs/sources_1/new
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti_split/px_axis_pdti_split.srcs/sources_1/new
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti_split/px_axis_pdti_split.srcs/sources_1/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pdti_upsizer:1.1'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pdti_upsizer/px_axis_pdti_upsizer.srcs' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pdti_upsizer/px_axis_pdti_upsizer.srcs
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pdti_upsizer/px_axis_pdti_upsizer.srcs
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_pwr_meter:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_pwr_meter' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_pwr_meter
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_pwr_meter
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_pwr_meter
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_pwr_meter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'pentek.com:px_ip:px_axis_round:1.0'. The one found in IP location 'c:/Pentek/ip/2018.1/pentek/ip/px_axis_round' will take precedence over the same IP in locations: 
   c:/Pentek/ip/2016.4/pentek/ip/px_axis_round
   c:/Pentek/ip/2017.1/pentek/ip/px_axis_round
   c:/Pentek/ip/2017.2/pentek/ip/px_axis_round
   c:/Pentek/ip/2017.3/pentek/ip/px_axis_round
INFO: [Common 17-14] Message 'IP_Flow 19-1663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_cmac_usplus:lbus_ports_int:2.0'. The one found in location 'c:/Pentek/ip/2018.2/wip/lbus_ports_v2_0/lbus_ports_int.xml' will take precedence over the same Interface in location 'c:/Xilinx/Vivado/2018.2/data/ip/xilinx/cmac_usplus_v2_4/interfaces/lbus_ports_int.xml'
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:01:38 . Memory (MB): peak = 982.133 ; gain = 147.500
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd -to_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' with file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd'.
update_compile_order -fileset sources_1
update_files -from_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd -to_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' with file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd'.
update_compile_order -fileset sources_1
update_files -from_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd -to_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' with file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_bramctlr/px_axis_bram2wave256_bramctlr.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_bramctlr/px_axis_bram2wave256_bramctlr.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_xbar/px_axis_bram2wave256_xbar.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axis_bram2wave256_xbar/px_axis_bram2wave256_xbar.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axil_csr_d2wf_256/px_axil_csr_d2wf_256.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axil_csr_d2wf_256/px_axil_csr_d2wf_256.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_ddly/px_bram2wave_256_ddly.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_ddly/px_bram2wave_256_ddly.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_dly/px_bram2wave_256_dly.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_dly/px_bram2wave_256_dly.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_out_fifo/px_bram2wave_256_out_fifo.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_out_fifo/px_bram2wave_256_out_fifo.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_rqst_fifo/px_bram2wave_256_rqst_fifo.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_rqst_fifo/px_bram2wave_256_rqst_fifo.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_wcnv/px_bram2wave_256_wcnv.xci] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_bram2wave_256_wcnv/px_bram2wave_256_wcnv.xci
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/component.xml] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/component.xml
update_files -from_files C:/Pentek/IP/2018.2/wip/px_axis_bram_delay/px_axis_bram_delay.srcs/sim_1/new/tb_px_axis_bram_delay.vhd -to_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' with file 'C:/Pentek/IP/2018.2/wip/px_axis_bram_delay/px_axis_bram_delay.srcs/sim_1/new/tb_px_axis_bram_delay.vhd'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name px_axil_csr -vendor pentek.com -library px_ip -version 1.0 -module_name px_axi_b2wf_csr -dir c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip
set_property -dict [list CONFIG.num_ctl_regs {6} CONFIG.num_stat_regs {3} CONFIG.num_interrupt_src {9} CONFIG.Component_Name {px_axi_b2wf_csr}] [get_ips px_axi_b2wf_csr]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'px_axi_b2wf_csr' to 'px_axi_b2wf_csr' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'px_axi_b2wf_csr'...
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/2018.2/wip/px_axis_bram_delay/px_axis_bram_delay.srcs/sim_1/new/tb_px_axis_bram_delay.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Pentek/IP/2018.2/wip/px_axis_bram_delay/px_axis_bram_delay.srcs/sim_1/new/tb_px_axis_bram_delay.vhd
add_files -norecurse C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target all [get_files c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'px_axi_b2wf_csr'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'px_axi_b2wf_csr'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'px_axi_b2wf_csr'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'px_axi_b2wf_csr'...
export_ip_user_files -of_objects [get_files c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci] -directory C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.ip_user_files/sim_scripts -ip_user_files_dir C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.ip_user_files -ipstatic_source_dir C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/../../../Users/Users/Users/Rich/Users/Rich/AppData/Roaming/Xilinx/Vivado/Users/Users/Users/Users/Rich/Users/Rich/Users/Users/2016.2/data/ip/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.cache/compile_simlib/modelsim} {questa=C:/../../../Users/Users/Users/Rich/Users/Rich/AppData/Roaming/Xilinx/Vivado/Users/Users/Users/Users/Rich/Users/Rich/Users/Users/2016.2/data/ip/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.cache/compile_simlib/questa} {riviera=C:/../../../Users/Users/Users/Rich/Users/Rich/AppData/Roaming/Xilinx/Vivado/Users/Users/Users/Users/Rich/Users/Rich/Users/Users/2016.2/data/ip/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.cache/compile_simlib/riviera} {activehdl=C:/../../../Users/Users/Users/Rich/Users/Rich/AppData/Roaming/Xilinx/Vivado/Users/Users/Users/Users/Rich/Users/Rich/Users/Users/2016.2/data/ip/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset px_axi_b2wf_csr
set_property top px_axi_b2wf_csr [get_fileset px_axi_b2wf_csr]
move_files -fileset [get_fileset px_axi_b2wf_csr] [get_files -of_objects [get_fileset sources_1] c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci]
launch_run px_axi_b2wf_csr_synth_1
[Wed Oct 31 12:09:53 2018] Launched px_axi_b2wf_csr_synth_1...
Run output will be captured here: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.runs/px_axi_b2wf_csr_synth_1/runme.log
wait_on_run px_axi_b2wf_csr_synth_1

[Wed Oct 31 12:09:53 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:09:58 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:10:03 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:10:08 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:10:18 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:10:28 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:10:38 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:10:48 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:11:08 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:11:28 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:11:48 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...
[Wed Oct 31 12:12:09 2018] Waiting for px_axi_b2wf_csr_synth_1 to finish...

*** Running vivado
    with args -log px_axi_b2wf_csr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source px_axi_b2wf_csr.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Rich/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
56 Beta devices matching pattern found, 49 enabled.
source px_axi_b2wf_csr.tcl -notrace
Command: synth_design -top px_axi_b2wf_csr -part xcku060-ffva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-1540] The version limit for your license is '2018.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 951.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'px_axi_b2wf_csr' [c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/synth/px_axi_b2wf_csr.vhd:99]
	Parameter num_ctl_regs bound to: 6 - type: integer 
	Parameter num_stat_regs bound to: 3 - type: integer 
	Parameter has_interrupt_regs bound to: 1 - type: bool 
	Parameter num_interrupt_src bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'px_axil_csr' declared at 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sources_1/new/px_axil_csr.vhd:99' bound to instance 'U0' of component 'px_axil_csr' [c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/synth/px_axi_b2wf_csr.vhd:193]
INFO: [Synth 8-638] synthesizing module 'px_axil_csr' [c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sources_1/new/px_axil_csr.vhd:173]
	Parameter num_ctl_regs bound to: 6 - type: integer 
	Parameter num_stat_regs bound to: 3 - type: integer 
	Parameter has_interrupt_regs bound to: 1 - type: bool 
	Parameter num_interrupt_src bound to: 9 - type: integer 
WARNING: [Synth 8-3848] Net cntl_reg[6] in module/entity px_axil_csr does not have driver. [c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sources_1/new/px_axil_csr.vhd:223]
WARNING: [Synth 8-3848] Net cntl_reg[7] in module/entity px_axil_csr does not have driver. [c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sources_1/new/px_axil_csr.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'px_axil_csr' (1#1) [c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sources_1/new/px_axil_csr.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'px_axi_b2wf_csr' (2#1) [c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/synth/px_axi_b2wf_csr.vhd:99]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_awaddr[6]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_awprot[2]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_awprot[1]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_awprot[0]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_araddr[6]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_arprot[2]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_arprot[1]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port s_axi_csr_arprot[0]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[31]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[30]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[29]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[28]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[27]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[26]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[25]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[24]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[23]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[22]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[21]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[20]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[19]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[18]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[17]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[16]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[15]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[14]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[13]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[12]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[11]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[10]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[9]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[8]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[7]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[6]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[5]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[4]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[3]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[2]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[1]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg6_init_val[0]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[31]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[30]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[29]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[28]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[27]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[26]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[25]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[24]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[23]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[22]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[21]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[20]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[19]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[18]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[17]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[16]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[15]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[14]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[13]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[12]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[11]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[10]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[9]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[8]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[7]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[6]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[5]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[4]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[3]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[2]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[1]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port reg7_init_val[0]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[31]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[30]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[29]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[28]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[27]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[26]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[25]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[24]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[23]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[22]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[21]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[20]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[19]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[18]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[17]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[16]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[15]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[14]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[13]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[12]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[11]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[10]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[9]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[8]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[7]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[6]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[5]
WARNING: [Synth 8-3331] design px_axil_csr has unconnected port stat3_in[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 951.695 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 951.695 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 951.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku060-ffva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1195.852 ; gain = 4.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1195.852 ; gain = 244.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku060-ffva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1195.852 ; gain = 244.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1195.852 ; gain = 244.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'px_axil_csr'
INFO: [Synth 8-5544] ROM "s_axi_csr_arready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_csr_bresp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_csr_rdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                     000000000001 |                             0000
      wr_addr_data_state |                     000000000010 |                             0001
           wr_addr_state |                     000000000100 |                             0100
          wr_data2_state |                     000000001000 |                             0101
           wr_data_state |                     000000010000 |                             0010
          wr_addr2_state |                     000000100000 |                             0011
       wr_addr_dec_state |                     000001000000 |                             0110
          wr_b_rsp_state |                     000010000000 |                             0111
           rd_addr_state |                     000100000000 |                             1000
        wait_rd_bs_state |                     001000000000 |                             1001
     wait_rd_cmplt_state |                     010000000000 |                             1010
   wait_rddata_rdy_state |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'px_axil_csr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.852 ; gain = 244.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module px_axil_csr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2760 (col length:120)
BRAMs: 2160 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/s_axi_csr_rresp_reg[0]' (FDE) to 'U0/s_axi_csr_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/s_axi_csr_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/s_axi_csr_bresp_reg[0]' (FDE) to 'U0/s_axi_csr_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/s_axi_csr_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/s_axi_csr_bresp_reg[1]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/w_addr_reg[1]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/w_addr_reg[0]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/r_addr_reg[1]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/r_addr_reg[0]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/s_axi_csr_rresp_reg[1]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[31]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[30]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[29]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[28]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[27]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[26]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[25]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[24]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[23]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[22]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[21]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[20]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[19]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[18]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[17]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[16]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[15]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[14]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[13]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[12]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[11]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[10]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[9]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[8]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[7]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[6]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[5]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[4]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[3]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[2]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[1]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl6_out_reg[0]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[31]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[30]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[29]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[28]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[27]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[26]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[25]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[24]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[23]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[22]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[21]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[20]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[19]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[18]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[17]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[16]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[15]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[14]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[13]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[12]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[11]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[10]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[9]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[8]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[7]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[6]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[5]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[4]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[3]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[2]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[1]) is unused and will be removed from module px_axi_b2wf_csr.
INFO: [Synth 8-3332] Sequential element (U0/ctl7_out_reg[0]) is unused and will be removed from module px_axi_b2wf_csr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1195.852 ; gain = 244.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1359.078 ; gain = 407.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1359.789 ; gain = 408.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     1|
|3     |LUT2   |    22|
|4     |LUT3   |   205|
|5     |LUT4   |    31|
|6     |LUT5   |    21|
|7     |LUT6   |   148|
|8     |MUXF7  |    23|
|9     |FDRE   |   684|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  1137|
|2     |  U0     |px_axil_csr |  1137|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1382.930 ; gain = 187.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1382.930 ; gain = 431.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'px_axi_b2wf_csr' is not ideal for floorplanning, since the cellview 'px_axil_csr' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1404.605 ; gain = 452.910
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.runs/px_axi_b2wf_csr_synth_1/px_axi_b2wf_csr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file px_axi_b2wf_csr_utilization_synth.rpt -pb px_axi_b2wf_csr_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1404.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 12:12:09 2018...
[Wed Oct 31 12:12:14 2018] px_axi_b2wf_csr_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:05 ; elapsed = 00:02:21 . Memory (MB): peak = 1583.555 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sources_1/imports/px_utility_pkg/px_utility_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sources_1/new/px_axil_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axil_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/sim/px_axi_b2wf_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axi_b2wf_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_bram2wave_256
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_bram2wave_256_csr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_bram2wave_256_dwncntr
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <fifo_flush> does not exist in entity <px_axis_bram2wave_256_csr>.  Please compare the definition of block <px_axis_bram2wave_256_csr> to its component declaration and its instantion to detect the mismatch. [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd:244]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1583.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 7 elements ; expected 5 [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd:640]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_bram2wave_256_csr
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 14 elements ; expected 32 [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:793]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1583.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/xsim.dir/tb_px_axis_bram2wave_256_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 31 12:26:22 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_px_axis_bram2wave_256_behav -key {Behavioral:sim_1:Functional:tb_px_axis_bram2wave_256} -tclbatch {tb_px_axis_bram2wave_256.tcl} -view {C:/Pentek/IP/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Pentek/IP/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_awaddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_awprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_awvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_awready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_wdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_wstrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_wvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_wready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_bresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_bvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_bready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_araddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_arprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_arvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_arready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_rdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_rresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_rvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axi_csr_rready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/irq was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_ddr_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_ddr_rqst_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_ddr_rqst_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_ddr_rqst_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_ddr_rqst_tid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_ddr_rqst_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_ddr_rqst_tuser was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_ddr_rsp_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_ddr_rsp_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_ddr_rsp_tid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_ddr_rsp_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_ddr_rsp_tuser was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_pctl_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_pctl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_pdti_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/s_axis_pctl_tdata[0] was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_pdti_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_pdti_tuser was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/m_axis_pdti_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ls_int was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/realtime_lost was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/reset_done was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/init_done was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/hr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/ddr4_requestor_id was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/parameter_file_name was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/MODE_CNTL_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/TRIG_CLEAR_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/FIFO_FLUSH_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/DIV_RATE_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/STATUS_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/INTRPT_EN_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/INTRPT_STAT_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/INTRPT_FLAG_REG was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/NBSP was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/NUS was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_awaddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_awprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_awvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_awready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_wdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_wstrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_wvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_wready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_bresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_bvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_bready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_araddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_arprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_arvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_arready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_rdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_rresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_rvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axi_csr_rready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/irq was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_ddr_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_ddr_rqst_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_ddr_rqst_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_ddr_rqst_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_ddr_rqst_tid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_ddr_rqst_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_ddr_rqst_tuser was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_ddr_rsp_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_ddr_rsp_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_ddr_rsp_tid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_ddr_rsp_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_ddr_rsp_tuser was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_pctl_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/s_axis_pctl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_pdti_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_pdti_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/m_axis_pdti_tuser was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/realtime_lost was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/state was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/trig_clear was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/trig_arm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/mode_sel was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/data_mode_sel was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/stay_armed was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/waiting_arm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/armed was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/active was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/mode was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/data_mode was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/acq_start was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/acq_end was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/waiting_arm_re was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/armed_re was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xirq was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xempty was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xor_csr_irq was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_s_axis_pctl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_s_axis_pctl_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_gatetrig was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_gatetrig was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t4_gatetrig was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_trig_re was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_trig_cntr_ld was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_trig_cntr_ce was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/trig_cntr_ld_val was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/trig_dly_cntr_ld_val was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/pack_cntr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_waiting_arm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_armed was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_csr_irq was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/frst was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t4_mux_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t5_mux_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_trig_cntr_tc was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_ts_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_trig_hold was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/trig_cntr_sclr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/trig_count was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_count was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/disarm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_trig_cntr_ld was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t4_trig_cntr_ld was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_trig_dly_cntr_ce was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_trig_dly_cntr_tc was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/local_gate_mode was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/local_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_axis_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_axis_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_axis_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_axis_tkeep was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_axis_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/wcnv_axis_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/wcnv_axis_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/wcnv_axis_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_s_axis_pctl_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_s_axis_pctl_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_s_axis_pctl_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t4_s_axis_pctl_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/sm_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/p_dly_out was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_out was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_empty was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_full was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_count was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_flush was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/qual_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_qual_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rate_div was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rate_div_cntr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/mux_sel was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rt was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_pack_cntr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqst_ce was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/retrig was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_active was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/active was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/data_cntr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqst_addr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ddr_strt_addr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ddr_end_addr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqst_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqst_byte_en was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqstout_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqst_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqst_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_s_axis_ddr_rsp_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_s_axis_ddr_rsp_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_s_axis_ddr_rsp_tid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_s_axis_ddr_rsp_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_s_axis_ddr_rsp_tuser was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_in_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_in_tkeep was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_in_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_out_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_out_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_out_tkeep was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/fifo_out_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/tkeep_n was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/rqst_ovfl was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_gate_delay was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_in was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_out was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_pack_cntr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_data_mode was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_t4_s_axis_pctl_tdata2 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_t4_s_axis_pctl_tdata1 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_t4_mux_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_mux_sel was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/dly_active was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ddr4_requestor_id was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/GATE_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/TRIG_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/TRIG_HOLD_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/TIME_PACKED_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/CHAN_PACKED_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/m_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/s_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/s_aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/s_axis_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/s_axis_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/s_axis_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/s_axis_tkeep was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/s_axis_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/m_axis_tvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/m_axis_tready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/m_axis_tdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/m_axis_tkeep was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/output_fifo/m_axis_tlast was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/link_addr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/link_descriptor was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/p_disarm_at_end was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/disarm_at_end was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/current_link was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/next_link was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_ll_start was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_ll_start was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t3_ll_start was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_ll_adv was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/trig_start was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/p_int_at_link_end was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/int_at_link_end was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t1_int_at_link_end was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/le_int was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/le_int_re was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ls_int was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/t2_retrig was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/bad_trig was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/axis_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_awaddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_awprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_awvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_awready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_wdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_wstrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_wvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_wready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_bresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_bvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_bready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_araddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_arprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_arvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_arready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_rdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_rresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_rvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/s_axi_csr_rready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/irq was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/trig_clear was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/trig_arm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/disarm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/mode_sel was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/data_mode_sel was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/stay_armed was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/fifo_flush was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/local_gate_mode was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/local_gate was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/rate_div was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/output_gate_delay was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/rt_clr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/waiting_arm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/armed was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/active was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/mode was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/data_mode was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/acq_start was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/acq_end was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/waiting_arm_re was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/armed_re was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/real_time_lost was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg0 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg1 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg2 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg3 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg4 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg5 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg6 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/stat_reg0 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/stat_reg1 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/int_src_stat was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/t1_cntl_reg0_0 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/awaddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/araddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg0x was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg2x was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg3x was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg5x was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/cntl_reg6x was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_sends was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_rcvs was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/dest_reqs was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_send0 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_rcv0 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/dest_req0 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_send3 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_rcv3 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/dest_req3 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_send5 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_rcv5 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/dest_req5 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_send6 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/src_rcv6 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/dest_req6 was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/lgatex was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/trig_armx was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/trigarm was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/trig_clearx was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/disarmx was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/real_time_lostx was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/armed_rex was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/waiting_arm_rex was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/acq_endx was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/acq_startx was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/stat_vctr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/stat_vctrx was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/csr_areset was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/axis_areset was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/MODE_CNTL_REG_INIT_VAL was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/csr_inst/CLEAR_REG_INIT_VAL was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/aclk was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/aresetn was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_awaddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_awprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_awvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_awready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_wdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_wstrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_wvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_wready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_bresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_bvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_bready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_araddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_arprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_arvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_arready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_rdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_rresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_rvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/s_axi_rready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_awaddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_awprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_awvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_awready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_wdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_wstrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_wvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_wready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_bresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_bvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_bready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_araddr was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_arprot was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_arvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_arready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_rdata was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_rresp was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_rvalid was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/xbar_inst/m_axi_rready was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/sleep was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/clka was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/rsta was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/ena was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/regcea was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/wea was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/addra was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/dina was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/injectsbiterra was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/injectdbiterra was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/douta was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/sbiterra was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/dbiterra was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/clkb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/rstb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/enb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/regceb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/web was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/addrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/dinb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/injectsbiterrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/injectdbiterrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/doutb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/sbiterrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/dbiterrb was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/MEMORY_SIZE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/MEMORY_PRIMITIVE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/CLOCKING_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/ECC_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/MEMORY_INIT_FILE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/MEMORY_INIT_PARAM was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/USE_MEM_INIT was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/WAKEUP_TIME was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/AUTO_SLEEP_TIME was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/MESSAGE_CONTROL was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/WRITE_DATA_WIDTH_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/READ_DATA_WIDTH_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/BYTE_WRITE_WIDTH_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/ADDR_WIDTH_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/READ_RESET_VALUE_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/READ_LATENCY_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/WRITE_MODE_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/WRITE_DATA_WIDTH_B was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/READ_DATA_WIDTH_B was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/BYTE_WRITE_WIDTH_B was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/ADDR_WIDTH_B was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/READ_RESET_VALUE_B was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/READ_LATENCY_B was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/WRITE_MODE_B was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/P_MEMORY_PRIMITIVE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/P_CLOCKING_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/P_ECC_MODE was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/P_WAKEUP_TIME was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/P_WRITE_MODE_A was not found in the design.
WARNING: Simulation object /tb_px_axis_ddr2wave_256/uut/ll_dpram_inst/P_WRITE_MODE_B was not found in the design.
source tb_px_axis_bram2wave_256.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Error: [XPM_MEMORY 40-25] MEMORY_SIZE (524288), READ_DATA_WIDTH_B (256), and ADDR_WIDTH_B (10) together imply that the memory size exceeds its addressable range for this configuration which uses port B read operations. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
$finish called at time : 2 ps : File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 990
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv: file does not exist.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_px_axis_bram2wave_256_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
ERROR: [VRFC 10-724] found '0' definitions of operator "*", cannot determine exact overloaded matching definition for "*" [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:793]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:46]
INFO: [VRFC 10-240] VHDL file C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
ERROR: [VRFC 10-1471] type error near dat ; current type std_logic_vector; expected type time [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:795]
ERROR: [VRFC 10-1471] type error near dina ; current type std_logic_vector; expected type time [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:796]
ERROR: [VRFC 10-1227] physical unit does not denote a physical type [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:795]
ERROR: [VRFC 10-724] found '0' definitions of operator "<=", cannot determine exact overloaded matching definition for "<=" [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:795]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:46]
INFO: [VRFC 10-240] VHDL file C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
ERROR: Array sizes do not match, left array has 32 elements, right array has 64 elements
Time: 0 ps  Iteration: 2  Process: /tb_px_axis_bram2wave_256/line__787
  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd

HDL Line: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:796
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=52...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Error: [XPM_MEMORY 40-25] MEMORY_SIZE (524288), READ_DATA_WIDTH_B (256), and ADDR_WIDTH_B (10) together imply that the memory size exceeds its addressable range for this configuration which uses port B read operations. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
$finish called at time : 2 ps : File "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 990
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000240 to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x000001FF to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0
Note: Writing xXXXXXXXX to Address: x008
Time: 481 ns  Iteration: 0
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0
Note: Writing x00000240 to Address: x00C
Time: 501 ns  Iteration: 0
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0
Note: Writing x000001FF to Address: x014
Time: 541 ns  Iteration: 0
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0
Note: Writing x00000000 to Address: x024
Time: 561 ns  Iteration: 0
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000240 to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x000001FF to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000240 to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x000001FF to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
ERROR: File ..\test_parameters.txt is not open. Cannot call endfile on it
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters
  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd

HDL Line: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd:855
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000020 to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000040 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000020 to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000040 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000020 to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000040 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0
Note: Writing x00000020 to Address: x00C
Time: 501 ns  Iteration: 0
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0
Note: Writing x00000100 to Address: x014
Time: 541 ns  Iteration: 0
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0
Note: Writing x00000020 to Address: x00C
Time: 501 ns  Iteration: 0
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000020 to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0002 to Address: x000
Time: 440 ns  Iteration: 1
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0002 Should be: x002F0002
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0003 to Address: x000
Time: 609 ns  Iteration: 0
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0
Note: Writing x002F0002 to Address: x000
Time: 649 ns  Iteration: 0
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x00000002
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0002 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0002 Should be: x002F0002
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0003 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0002 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x00000002
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1583.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity px_axis_bram2wave_256
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0002 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0002 Should be: x002F0002
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0003 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0002 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x00000002
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0
Note: Value is: x002F0016 Should be: x002F0016
Time: 609 ns  Iteration: 0
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0017 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0
Note: Value is: x0000002A
Time: 797 ns  Iteration: 0
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0006 Should be: x002F0006
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0007 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0006 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0004 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0
Note: Value is: x002F0004 Should be: x002F0004
Time: 609 ns  Iteration: 0
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0005 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0004 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0
Note: Value is: x0000000A
Time: 797 ns  Iteration: 0
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0014 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0
Note: Value is: x002F0014 Should be: x002F0014
Time: 609 ns  Iteration: 0
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0015 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0014 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0
Note: Value is: x0000002A
Time: 797 ns  Iteration: 0
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0014 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0014 Should be: x002F0014
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0015 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0014 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000002A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0016 Should be: x002F0016
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0017 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000002A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0016 Should be: x002F0016
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0017 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000002A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_px_axis_bram2wave_256' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_px_axis_bram2wave_256_vlog.prj"
"xvhdl --incr --relax -prj tb_px_axis_bram2wave_256_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_px_axis_bram2wave_256
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea6f8f4717054ff8bb5ec795af788fdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_px_axis_bram2wave_256_behav xil_defaultlib.tb_px_axis_bram2wave_256 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.px_utility_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.px_axil_csr [\px_axil_csr(num_ctl_regs=6,num_...]
Compiling architecture px_axi_b2wf_csr_arch of entity xil_defaultlib.px_axi_b2wf_csr [px_axi_b2wf_csr_default]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_cdc_pulse(DEST_SYNC_FF=3,INI...
Compiling module xpm.xpm_cdc_handshake(DEST_EXT_HSK=1...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_csr [px_axis_bram2wave_256_csr_defaul...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256_dwncntr [px_axis_bram2wave_256_dwncntr_de...]
Compiling architecture behavioral of entity xil_defaultlib.px_axis_bram2wave_256 [px_axis_bram2wave_256_default]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=26...
Compiling architecture behavioral of entity xil_defaultlib.tb_px_axis_bram2wave_256
Built simulation snapshot tb_px_axis_bram2wave_256_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1583.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Note: Reading Parameters from File.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Parameters is complete.
Time: 0 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/read_test_parameters  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. tb_px_axis_bram2wave_256.xpm_memory_sdpram_inst.xpm_memory_base_inst.config_drc 48
Time: 1 ps  Iteration: 0  Process: /tb_px_axis_bram2wave_256/xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial270_183  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Note: Writing the desired values to the Control Registers. Start Time = 440000 ps
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 440 ns  Iteration: 1  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 461000 ps
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x004
Time: 461 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 481000 ps
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x008
Time: 481 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 501000 ps
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x0000001F to Address: x00C
Time: 501 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 521000 ps
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000000 to Address: x010
Time: 521 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 541000 ps
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x00000400 to Address: x014
Time: 541 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 561000 ps
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing xXXXXXXXX to Address: x024
Time: 561 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished writing the desired values to the Control Registers. End Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 141000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading back and verifying Control Register writes. Start Time = 581000 ps
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x000
Time: 581 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x002F0016 Should be: x002F0016
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Finished reading back and verifying Control Register writes. End Time = 609000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Total Time = 28000 ps
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0017 to Address: x000
Time: 609 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 629000 ps
Time: 629 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Writing x002F0016 to Address: x000
Time: 649 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Write completed at time = 669000 ps
Time: 669 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Reading Address: x018
Time: 769 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Value is: x0000002A
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Read completed successfully at time = 797000 ps
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
Note: Trigger Mechanism is armed.
Time: 797 ns  Iteration: 0  Process: /tb_px_axis_bram2wave_256/setup_process  File: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1583.555 ; gain = 0.000
run 10 us
run 10 us
save_wave_config {C:/Pentek/IP/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property used_in_synthesis false [get_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_files -from_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd -to_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' with file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd'.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse {C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd}
update_compile_order -fileset sources_1
update_files -from_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd -to_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd' with file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' to 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
update_files -from_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd -to_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd' with file 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' to 'C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd] -no_script -reset -force -quiet
remove_files  C:/Pentek/IP/px_axis_bram2wave_256/px_axis_ddr2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd
export_ip_user_files -of_objects  [get_files C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/imports/new/tb_px_axis_bram2wave_256.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 12
[Wed Oct 31 14:00:32 2018] Launched synth_1...
Run output will be captured here: C:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.runs/synth_1/runme.log
ipx::package_project -root_dir c:/pentek/ip/px_axis_bram2wave_256 -vendor pentek.com -library px_ip -taxonomy /PentekIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:signal:interrupt_rtl:1.0' does not have a logical Port 'INTR'. Please check exact spelling to match the definition
CRITICAL WARNING: [IP_Flow 19-5381] No Valid Port Maps exist for interface 'irq'. It will not be created.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rdport_rst' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rdport_rst' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rdport_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rdport_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-1654] Cannot find bus abstraction "pentek.com:pentek_ip:cfg_spc:1.0" from the IP catalog.
WARNING: [IP_Flow 19-1654] Cannot find bus abstraction "xilinx.com:display_cmac_usplus:lbus_ports_int:2.0" from the IP catalog.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_pd' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_pctl' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_csr_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_csr_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_csr_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi_csr'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_csr_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_csr_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_rdport_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rdport_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_rdport_rst': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_rdport_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram_rdport'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis_pd'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'EDGE_RISING'.
WARNING: [IP_Flow 19-3920] Component Definition 'pentek.com:px_ip:px_axis_bram2wave_256:1.0 (px_axis_bram2wave_256_v1_0)': Supported families of subcore 'pentek.com:px_ip:px_axil_csr:1.0' do not include parts or families which the parent core supports: 'artix7l:ALL:Production qkintex7:ALL:Production aartix7:ALL:Production qvirtex7:ALL:Production kintex7:ALL:Production kintex7l:ALL:Production artix7:ALL:Production qkintex7l:ALL:Production qartix7:ALL:Production zynq:ALL:Production qzynq:ALL:Production azynq:ALL:Production spartan7:ALL:Production aspartan7:ALL:Production virtexu:ALL:Production'.
WARNING: [IP_Flow 19-3920] Component Definition 'pentek.com:px_ip:px_axis_bram2wave_256:1.0 (px_axis_bram2wave_256_v1_0)': Supported families of subcore 'pentek.com:px_ip:px_axil_csr:1.0' do not include parts or families which the parent core supports: 'artix7l:ALL:Production qkintex7:ALL:Production aartix7:ALL:Production qvirtex7:ALL:Production kintex7:ALL:Production kintex7l:ALL:Production artix7:ALL:Production qkintex7l:ALL:Production qartix7:ALL:Production zynq:ALL:Production qzynq:ALL:Production azynq:ALL:Production spartan7:ALL:Production aspartan7:ALL:Production virtexu:ALL:Production'.
WARNING: [IP_Flow 19-3152] Bus Interface 'bram_rdport_clk': ASSOCIATED_BUSIF bus 'bram_rdport' does not exist.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_rdport_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/pentek/ip/px_axis_bram2wave_256/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_csr': References existing memory map 's_axi_csr'.
ipx::add_file C:/Pentek/IP/px_axis_bram2wave_256/test_parameters.txt [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
set_property type text [ipx::get_files C:/Pentek/IP/px_axis_bram2wave_256/test_parameters.txt -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
set_property display_name {Address Width (Port B)} [ipgui::get_guiparamspec -name "addr_width" -component [ipx::current_core] ]
set_property tooltip {Address Width (Port B)} [ipgui::get_guiparamspec -name "addr_width" -component [ipx::current_core] ]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "addr_width" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters addr_width -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 4 [ipx::get_user_parameters addr_width -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 32 [ipx::get_user_parameters addr_width -of_objects [ipx::current_core]]
ipx::infer_bus_interface {bram_rdport_en bram_rdport_addr bram_rdport_rddata} xilinx.com:interface:bram_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rdport' of definition 'xilinx.com:interface:bram:1.0' (from TCL Argument).
ipx::add_port_map DOUT [ipx::get_bus_interfaces bram_rdport -of_objects [ipx::current_core]]
set_property physical_name bram_rdport_rddata [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces bram_rdport -of_objects [ipx::current_core]]]
ipx::add_port_map RST [ipx::get_bus_interfaces bram_rdport -of_objects [ipx::current_core]]
set_property physical_name bram_rdport_rst [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces bram_rdport -of_objects [ipx::current_core]]]
ipx::add_port_map CLK [ipx::get_bus_interfaces bram_rdport -of_objects [ipx::current_core]]
set_property physical_name bram_rdport_clk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces bram_rdport -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::unload_core c:/pentek/ip/px_axis_bram2wave_256/component.xml
ipx::open_ipxact_file {c:\pentek\ip\px_axis_bram2wave_256\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/pentek/ip/px_axis_bram2wave_256/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/test_parameters.txt' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/pentek/ip/px_axis_bram2wave_256/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/test_parameters.txt' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3166] Bus Interface 's_axi_csr': References existing memory map 's_axi_csr'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_rdport': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_rdport': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram_rdport'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_rdport': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rdport_rst'.
ipx::unload_core c:/pentek/ip/px_axis_bram2wave_256/component.xml
ipx::open_ipxact_file {c:\pentek\ip\px_axis_bram2wave_256\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/pentek/ip/px_axis_bram2wave_256/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/ip/px_axi_b2wf_csr/px_axi_b2wf_csr.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_csr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256_dwncntr.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sources_1/new/px_axis_bram2wave_256.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Pentek/IP/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/px_axis_bram2wave_256.srcs/sim_1/new/tb_px_axis_bram2wave_256.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/tb_px_axis_bram2wave_256_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'c:/pentek/ip/px_axis_bram2wave_256/test_parameters.txt' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
