INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA/digital_logic/led_multi_clock/led_multi_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_multi_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA/FPGA/digital_logic/led_multi_clock/led_multi_clock/led_multi_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
