Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 02:51:38 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  126         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (126)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (373)
5. checking no_input_delay (15)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (126)
--------------------------
 There are 126 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (373)
--------------------------------------------------
 There are 373 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  401          inf        0.000                      0                  401           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           401 Endpoints
Min Delay           401 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_Bus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.369ns  (logic 5.460ns (24.407%)  route 16.910ns (75.593%))
  Logic Levels:           16  (FDCE=1 LUT4=2 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           0.438     8.764    registers/Reg_L/read8[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.124     8.888 r  registers/Reg_L/o_Address_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.848     9.736    registers/Reg_D/o_Address_OBUF[1]_inst_i_2
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.860 r  registers/Reg_D/o_Address_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.962    10.822    instruction_register/o_Data_reg[1]_5
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.946 r  instruction_register/o_Address_OBUF[1]_inst_i_2/O
                         net (fo=24, routed)          1.497    12.443    instruction_register/bus_8bit_src[1]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  instruction_register/o_Bus_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.172    12.738    instruction_register/o_Bus_OBUF[2]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124    12.862 r  instruction_register/o_Data[1]_i_6/O
                         net (fo=4, routed)           1.177    14.039    instruction_register/adder_flags_1
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.150    14.189 r  instruction_register/o_Bus_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.857    15.047    instruction_register/o_Bus_OBUF[5]_inst_i_15_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.328    15.375 r  instruction_register/o_Bus_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.668    16.042    instruction_register/alu/main_res[5]
    SLICE_X4Y11          LUT6 (Prop_lut6_I3_O)        0.124    16.166 r  instruction_register/o_Bus_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.794    16.960    instruction_register/o_Bus_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124    17.084 r  instruction_register/o_Bus_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           2.676    19.761    o_Bus_OBUF[5]
    N13                  OBUF (Prop_obuf_I_O)         2.609    22.369 r  o_Bus_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.369    o_Bus[5]
    N13                                                               r  o_Bus[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_Bus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.846ns  (logic 5.107ns (23.376%)  route 16.739ns (76.624%))
  Logic Levels:           15  (FDCE=1 LUT4=3 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           1.619     9.944    registers/Reg_L/read8[0]
    SLICE_X8Y19          LUT4 (Prop_lut4_I3_O)        0.124    10.068 r  registers/Reg_L/o_Address_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.282    10.350    registers/Reg_H/o_Address_OBUF[6]_inst_i_2
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.124    10.474 r  registers/Reg_H/o_Address_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.110    11.585    registers/Reg_C/o_Bus_OBUF[6]_inst_i_3
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124    11.709 r  registers/Reg_C/o_Address_OBUF[6]_inst_i_2/O
                         net (fo=15, routed)          0.986    12.695    instruction_register/o_Data_reg[7]_11[2]
    SLICE_X7Y11          LUT5 (Prop_lut5_I4_O)        0.124    12.819 r  instruction_register/o_Bus_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           0.665    13.484    instruction_register/o_Bus_OBUF[7]_inst_i_25_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.124    13.608 r  instruction_register/o_Bus_OBUF[7]_inst_i_23/O
                         net (fo=2, routed)           0.668    14.276    instruction_register/alu/shift_result[7]
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.124    14.400 r  instruction_register/o_Bus_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.945    15.345    instruction_register/alu/logic_res[7]
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.124    15.469 r  instruction_register/o_Bus_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.752    16.221    instruction_register/o_Bus_OBUF[7]_inst_i_6_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.124    16.345 r  instruction_register/o_Bus_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           2.891    19.236    o_Bus_OBUF[7]
    N14                  OBUF (Prop_obuf_I_O)         2.610    21.846 r  o_Bus_OBUF[7]_inst/O
                         net (fo=0)                   0.000    21.846    o_Bus[7]
    N14                                                               r  o_Bus[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_Bus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.791ns  (logic 5.441ns (24.971%)  route 16.349ns (75.029%))
  Logic Levels:           14  (FDCE=1 LUT4=3 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           1.082     9.408    registers/Reg_L/read8[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  registers/Reg_L/o_Address_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.707    10.238    registers/Reg_D/o_Address_OBUF[3]_inst_i_2_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    10.362 r  registers/Reg_D/o_Address_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.447    10.809    instruction_register/o_Bus_OBUF[3]_inst_i_5_2
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.933 r  instruction_register/o_Address_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          2.380    13.313    instruction_register/bus_8bit_src[3]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.152    13.465 r  instruction_register/o_Bus_OBUF[4]_inst_i_10/O
                         net (fo=5, routed)           1.038    14.503    instruction_register/o_Data_reg[2]_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.354    14.857 r  instruction_register/o_Bus_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.457    15.314    instruction_register/o_Bus_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I3_O)        0.326    15.640 r  instruction_register/o_Bus_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.580    16.220    instruction_register/o_Bus_OBUF[6]_inst_i_4_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.124    16.344 r  instruction_register/o_Bus_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           2.839    19.182    o_Bus_OBUF[6]
    M13                  OBUF (Prop_obuf_I_O)         2.608    21.791 r  o_Bus_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.791    o_Bus[6]
    M13                                                               r  o_Bus[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_Bus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.676ns  (logic 5.105ns (23.551%)  route 16.571ns (76.449%))
  Logic Levels:           15  (FDCE=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           1.383     9.709    registers/Reg_L/read8[0]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.124     9.833 r  registers/Reg_L/o_Address_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.670    10.503    registers/Reg_D/o_Address_OBUF[2]_inst_i_2
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  registers/Reg_D/o_Address_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.707    11.334    instruction_register/o_Bus_OBUF[2]_inst_i_2_1
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.458 r  instruction_register/o_Address_OBUF[2]_inst_i_2/O
                         net (fo=21, routed)          1.666    13.123    instruction_register/bus_8bit_src[2]
    SLICE_X6Y10          LUT3 (Prop_lut3_I0_O)        0.124    13.247 r  instruction_register/o_Bus_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.404    13.652    instruction_register/alu/shift_result[1]
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    13.776 r  instruction_register/o_Bus_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.789    14.565    instruction_register/o_Bus_OBUF[1]_inst_i_9_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124    14.689 r  instruction_register/o_Bus_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.807    15.496    instruction_register/alu/logic_res[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124    15.620 r  instruction_register/o_Bus_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.966    16.586    instruction_register/o_Bus_OBUF[1]_inst_i_3_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.124    16.710 r  instruction_register/o_Bus_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.358    19.068    o_Bus_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         2.608    21.676 r  o_Bus_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.676    o_Bus[1]
    N18                                                               r  o_Bus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_Bus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.497ns  (logic 4.976ns (23.149%)  route 16.521ns (76.851%))
  Logic Levels:           14  (FDCE=1 LUT4=2 LUT5=5 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           1.082     9.408    registers/Reg_L/read8[0]
    SLICE_X6Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  registers/Reg_L/o_Address_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.707    10.238    registers/Reg_D/o_Address_OBUF[3]_inst_i_2_0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    10.362 r  registers/Reg_D/o_Address_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.447    10.809    instruction_register/o_Bus_OBUF[3]_inst_i_5_2
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.933 r  instruction_register/o_Address_OBUF[3]_inst_i_2/O
                         net (fo=21, routed)          2.380    13.313    instruction_register/bus_8bit_src[3]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.124    13.437 r  instruction_register/o_Bus_OBUF[3]_inst_i_16/O
                         net (fo=2, routed)           0.585    14.022    instruction_register/alu/inc_res[3]
    SLICE_X6Y11          LUT5 (Prop_lut5_I1_O)        0.124    14.146 r  instruction_register/o_Bus_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.817    14.963    instruction_register/o_Bus_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.124    15.087 r  instruction_register/o_Bus_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.953    16.041    instruction_register/o_Bus_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124    16.165 r  instruction_register/o_Bus_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.729    18.894    o_Bus_OBUF[3]
    M17                  OBUF (Prop_obuf_I_O)         2.603    21.497 r  o_Bus_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.497    o_Bus[3]
    M17                                                               r  o_Bus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_Bus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.338ns  (logic 5.106ns (23.930%)  route 16.232ns (76.070%))
  Logic Levels:           15  (FDCE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           0.438     8.764    registers/Reg_L/read8[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.124     8.888 r  registers/Reg_L/o_Address_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.848     9.736    registers/Reg_D/o_Address_OBUF[1]_inst_i_2
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.860 r  registers/Reg_D/o_Address_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.962    10.822    instruction_register/o_Data_reg[1]_5
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.946 r  instruction_register/o_Address_OBUF[1]_inst_i_2/O
                         net (fo=24, routed)          1.497    12.443    instruction_register/bus_8bit_src[1]
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124    12.567 r  instruction_register/o_Bus_OBUF[2]_inst_i_7/O
                         net (fo=3, routed)           0.172    12.738    instruction_register/o_Bus_OBUF[2]_inst_i_7_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124    12.862 r  instruction_register/o_Data[1]_i_6/O
                         net (fo=4, routed)           1.177    14.039    instruction_register/adder_flags_1
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124    14.163 r  instruction_register/o_Bus_OBUF[4]_inst_i_8/O
                         net (fo=2, routed)           0.682    14.845    instruction_register/o_Bus_OBUF[4]_inst_i_8_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124    14.969 r  instruction_register/o_Bus_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.913    15.882    instruction_register/o_Bus_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.124    16.006 r  instruction_register/o_Bus_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           2.723    18.729    o_Bus_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         2.609    21.338 r  o_Bus_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.338    o_Bus[4]
    M16                                                               r  o_Bus[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_Bus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.443ns  (logic 5.206ns (25.468%)  route 15.237ns (74.532%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT4=2 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           0.438     8.764    registers/Reg_L/read8[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.124     8.888 r  registers/Reg_L/o_Address_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.848     9.736    registers/Reg_D/o_Address_OBUF[1]_inst_i_2
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.124     9.860 r  registers/Reg_D/o_Address_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.962    10.822    instruction_register/o_Data_reg[1]_5
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.946 r  instruction_register/o_Address_OBUF[1]_inst_i_2/O
                         net (fo=24, routed)          1.222    12.167    instruction_register/bus_8bit_src[1]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.150    12.317 r  instruction_register/o_Bus_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           0.953    13.270    instruction_register/alu/shift_result[2]
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.326    13.596 r  instruction_register/o_Bus_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.823    14.419    instruction_register/o_Bus_OBUF[2]_inst_i_9_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.124    14.543 r  instruction_register/o_Bus_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.670    15.213    instruction_register/o_Bus_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I5_O)        0.124    15.337 r  instruction_register/o_Bus_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.500    17.838    o_Bus_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         2.605    20.443 r  o_Bus_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.443    o_Bus[2]
    M18                                                               r  o_Bus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_B/o_Data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.093ns  (logic 3.481ns (17.324%)  route 16.612ns (82.676%))
  Logic Levels:           16  (FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 f  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 r  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 f  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 f  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 f  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 f  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           1.383     9.709    registers/Reg_L/read8[0]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.124     9.833 f  registers/Reg_L/o_Address_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.670    10.503    registers/Reg_D/o_Address_OBUF[2]_inst_i_2
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    10.627 f  registers/Reg_D/o_Address_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.707    11.334    instruction_register/o_Bus_OBUF[2]_inst_i_2_1
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.458 f  instruction_register/o_Address_OBUF[2]_inst_i_2/O
                         net (fo=21, routed)          1.122    12.579    instruction_register/bus_8bit_src[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.124    12.703 f  instruction_register/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.807    13.510    instruction_register/o_Data[3]_i_4_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.152    13.662 f  instruction_register/o_Data[6]_i_5/O
                         net (fo=3, routed)           0.686    14.349    instruction_register/o_Data[6]_i_5_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.332    14.681 f  instruction_register/o_Data[0]_i_6__0/O
                         net (fo=6, routed)           0.649    15.330    instruction_register/o_Data[0]_i_6__0_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.152    15.482 r  instruction_register/o_Data[4]_i_7/O
                         net (fo=7, routed)           0.999    16.481    instruction_register/o_Data[4]_i_7_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.360    16.841 r  instruction_register/o_Data[9]_i_3/O
                         net (fo=1, routed)           0.540    17.381    instruction_register/o_Data[9]_i_3_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.332    17.713 r  instruction_register/o_Data[9]_i_1/O
                         net (fo=3, routed)           0.818    18.531    instruction_register/o_Data_reg[7]_1[9]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.152    18.683 r  instruction_register/o_Data[1]_i_1__1/O
                         net (fo=4, routed)           1.410    20.093    registers/Reg_B/o_Data_reg[7]_2[1]
    SLICE_X8Y17          FDCE                                         r  registers/Reg_B/o_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_D/o_Data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.005ns  (logic 3.217ns (16.081%)  route 16.788ns (83.919%))
  Logic Levels:           16  (FDCE=1 LUT3=1 LUT4=2 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           1.383     9.709    registers/Reg_L/read8[0]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.124     9.833 r  registers/Reg_L/o_Address_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.670    10.503    registers/Reg_D/o_Address_OBUF[2]_inst_i_2
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  registers/Reg_D/o_Address_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.707    11.334    instruction_register/o_Bus_OBUF[2]_inst_i_2_1
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.458 r  instruction_register/o_Address_OBUF[2]_inst_i_2/O
                         net (fo=21, routed)          1.122    12.579    instruction_register/bus_8bit_src[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.124    12.703 r  instruction_register/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.807    13.510    instruction_register/o_Data[3]_i_4_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.152    13.662 r  instruction_register/o_Data[6]_i_5/O
                         net (fo=3, routed)           0.686    14.349    instruction_register/o_Data[6]_i_5_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.332    14.681 r  instruction_register/o_Data[0]_i_6__0/O
                         net (fo=6, routed)           0.649    15.330    instruction_register/o_Data[0]_i_6__0_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.152    15.482 f  instruction_register/o_Data[4]_i_7/O
                         net (fo=7, routed)           1.598    17.079    instruction_register/o_Data[4]_i_7_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.332    17.411 r  instruction_register/o_Data[7]_i_15/O
                         net (fo=2, routed)           0.525    17.936    instruction_register/o_Data[7]_i_15_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.124    18.060 r  instruction_register/o_Data[7]_i_6/O
                         net (fo=2, routed)           0.961    19.022    instruction_register/o_Data[7]_i_6_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.124    19.146 r  instruction_register/o_Data[7]_i_2__0/O
                         net (fo=4, routed)           0.860    20.005    registers/Reg_D/o_Data_reg[7]_1[7]
    SLICE_X8Y18          FDCE                                         r  registers/Reg_D/o_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registers/Reg_SP/o_Data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.990ns  (logic 3.447ns (17.243%)  route 16.543ns (82.757%))
  Logic Levels:           16  (FDCE=1 LUT3=2 LUT4=2 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          1.996     2.474    cu/cu_clock/i_In[1]
    SLICE_X15Y10         LUT5 (Prop_lut5_I4_O)        0.301     2.775 f  cu/cu_clock/o_Bus_In_OBUF_inst_i_6/O
                         net (fo=38, routed)          1.230     4.006    cu/cu_clock/o_Step_reg[0]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I2_O)        0.124     4.130 r  cu/cu_clock/o_Address_OBUF[15]_inst_i_7/O
                         net (fo=19, routed)          1.613     5.742    instruction_register/X[1]
    SLICE_X13Y14         LUT5 (Prop_lut5_I2_O)        0.124     5.866 r  instruction_register/o_Data[15]_i_4__0/O
                         net (fo=7, routed)           1.004     6.870    instruction_register/x3_Add_r8_Control[0]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.152     7.022 r  instruction_register/o_Data[6]_i_4__0/O
                         net (fo=22, routed)          0.977     7.999    cu/cu_clock/add_r8_control[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I4_O)        0.326     8.325 r  cu/cu_clock/o_Address_OBUF[7]_inst_i_17/O
                         net (fo=8, routed)           1.383     9.709    registers/Reg_L/read8[0]
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.124     9.833 r  registers/Reg_L/o_Address_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.670    10.503    registers/Reg_D/o_Address_OBUF[2]_inst_i_2
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.124    10.627 r  registers/Reg_D/o_Address_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.707    11.334    instruction_register/o_Bus_OBUF[2]_inst_i_2_1
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124    11.458 r  instruction_register/o_Address_OBUF[2]_inst_i_2/O
                         net (fo=21, routed)          1.122    12.579    instruction_register/bus_8bit_src[2]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.124    12.703 r  instruction_register/o_Data[3]_i_4/O
                         net (fo=3, routed)           0.807    13.510    instruction_register/o_Data[3]_i_4_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I1_O)        0.152    13.662 r  instruction_register/o_Data[6]_i_5/O
                         net (fo=3, routed)           0.686    14.349    instruction_register/o_Data[6]_i_5_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.332    14.681 r  instruction_register/o_Data[0]_i_6__0/O
                         net (fo=6, routed)           0.649    15.330    instruction_register/o_Data[0]_i_6__0_n_0
    SLICE_X1Y16          LUT3 (Prop_lut3_I0_O)        0.152    15.482 f  instruction_register/o_Data[4]_i_7/O
                         net (fo=7, routed)           1.598    17.079    instruction_register/o_Data[4]_i_7_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.332    17.411 r  instruction_register/o_Data[7]_i_15/O
                         net (fo=2, routed)           1.045    18.457    instruction_register/o_Data[7]_i_15_n_0
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.152    18.609 r  instruction_register/o_Data[6]_i_5__0/O
                         net (fo=2, routed)           0.310    18.919    instruction_register/o_Data[6]_i_5__0_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.326    19.245 r  instruction_register/o_Data[14]_i_1/O
                         net (fo=2, routed)           0.745    19.990    registers/Reg_SP/o_Data_reg[15]_1[14]
    SLICE_X8Y19          FDCE                                         r  registers/Reg_SP/o_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/IME_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/handling_interrupt_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  cu/IME_reg/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cu/IME_reg/Q
                         net (fo=2, routed)           0.154     0.295    cu/cu_clock/IME_reg_2
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  cu/cu_clock/handling_interrupt_i_1/O
                         net (fo=1, routed)           0.000     0.340    cu/cu_clock_n_92
    SLICE_X8Y9           FDCE                                         r  cu/handling_interrupt_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/IME_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/IME_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE                         0.000     0.000 r  cu/IME_reg/C
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cu/IME_reg/Q
                         net (fo=2, routed)           0.168     0.309    cu/cu_clock/IME_reg_2
    SLICE_X9Y8           LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  cu/cu_clock/IME_i_1/O
                         net (fo=1, routed)           0.000     0.354    cu/cu_clock_n_90
    SLICE_X9Y8           FDCE                                         r  cu/IME_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/CB_Enabled_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/CB_Enabled_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE                         0.000     0.000 r  cu/CB_Enabled_reg/C
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cu/CB_Enabled_reg/Q
                         net (fo=15, routed)          0.180     0.321    cu/cu_clock/CB_Enabled_reg_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  cu/cu_clock/CB_Enabled_i_1/O
                         net (fo=1, routed)           0.000     0.366    cu/cu_clock_n_91
    SLICE_X13Y9          FDCE                                         r  cu/CB_Enabled_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.247ns (63.857%)  route 0.140ns (36.143%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[3]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cu/cu_clock/o_Step_reg[3]/Q
                         net (fo=41, routed)          0.140     0.288    cu/cu_clock/i_In[1]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.099     0.387 r  cu/cu_clock/o_Step[4]_i_1/O
                         net (fo=1, routed)           0.000     0.387    cu/cu_clock/o_Step[4]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  cu/cu_clock/o_Step_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/halted_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/initialize_fetch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.209ns (50.294%)  route 0.207ns (49.706%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  cu/halted_reg/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cu/halted_reg/Q
                         net (fo=18, routed)          0.207     0.371    cu/cu_clock/initialize_fetch_reg_5
    SLICE_X10Y9          LUT5 (Prop_lut5_I2_O)        0.045     0.416 r  cu/cu_clock/initialize_fetch_i_1/O
                         net (fo=1, routed)           0.000     0.416    cu/cu_clock_n_93
    SLICE_X10Y9          FDPE                                         r  cu/initialize_fetch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.568%)  route 0.211ns (50.432%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[0]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cu/cu_clock/o_Step_reg[0]/Q
                         net (fo=40, routed)          0.211     0.375    cu/cu_clock/o_Step_reg_n_0_[0]
    SLICE_X8Y10          LUT3 (Prop_lut3_I1_O)        0.043     0.418 r  cu/cu_clock/o_Step[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    cu/cu_clock/o_Step[1]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  cu/cu_clock/o_Step_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.568%)  route 0.211ns (50.432%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[0]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cu/cu_clock/o_Step_reg[0]/Q
                         net (fo=40, routed)          0.211     0.375    cu/cu_clock/o_Step_reg_n_0_[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.043     0.418 r  cu/cu_clock/o_Step[3]_i_1/O
                         net (fo=1, routed)           0.000     0.418    cu/cu_clock/o_Step[3]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  cu/cu_clock/o_Step_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[0]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cu/cu_clock/o_Step_reg[0]/Q
                         net (fo=40, routed)          0.211     0.375    cu/cu_clock/o_Step_reg_n_0_[0]
    SLICE_X8Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.420 r  cu/cu_clock/o_Step[0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    cu/cu_clock/o_Step[0]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  cu/cu_clock/o_Step_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/cu_clock/o_Step_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/cu_clock/o_Step_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  cu/cu_clock/o_Step_reg[0]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cu/cu_clock/o_Step_reg[0]/Q
                         net (fo=40, routed)          0.211     0.375    cu/cu_clock/o_Step_reg_n_0_[0]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.420 r  cu/cu_clock/o_Step[2]_i_1/O
                         net (fo=1, routed)           0.000     0.420    cu/cu_clock/o_Step[2]_i_1_n_0
    SLICE_X8Y10          FDCE                                         r  cu/cu_clock/o_Step_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/halted_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cu/halted_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  cu/halted_reg/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cu/halted_reg/Q
                         net (fo=18, routed)          0.244     0.408    instruction_register/halted_reg_3
    SLICE_X8Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.453 r  instruction_register/halted_i_1/O
                         net (fo=1, routed)           0.000     0.453    cu/halted_reg_1
    SLICE_X8Y9           FDCE                                         r  cu/halted_reg/D
  -------------------------------------------------------------------    -------------------





