# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_6.srcs/sources_1/new/bc_dec.vhd" \
"../../../../Lab_6.srcs/sources_1/new/clock_div2.vhd" \
"../../../../Lab_6.srcs/sources_1/new/seq_driver.vhd" \

# Do not sort compile order
nosort
