// Seed: 1662544187
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    output wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input wor id_12,
    output tri0 id_13,
    input tri id_14
);
  assign id_3 = id_7 + {1'd0 << -1{id_9}};
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wor id_2
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1
  );
endmodule
