
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Nov 11 20:22:48 2024
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                       
**********************************************************************************************************************************************************************
                                                                                                   Clock   Non-clock                                                  
 Clock                                           Period       Waveform       Type                  Loads       Loads  Sources                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
 clk_50m                                         20.000       {0 10}         Declared               3135           3  {clk_50m}                                       
   clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred    100.000      {0 50}         Generated (clk_50m)     238           0  {hdmi_pll/u_pll_e3/goppll/CLKOUT0}              
   clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred  100.000      {0 50}         Generated (clk_50m)       5           0  {adda/u_pll/u_pll_e3/goppll/CLKOUT2}            
   clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred  40.000       {0 20}         Generated (clk_50m)      42           2  {adda/u_pll/u_pll_e3/goppll/CLKOUT1}            
 top|pix_clk_in                                  1000.000     {0 500}        Declared                246           2  {pix_clk_in}                                    
 top|rgmii_rxc                                   1000.000     {0 500}        Declared               1967           3  {rgmii_rxc}                                     
 DebugCore_JCLK                                  50.000       {0 25}         Declared                854           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                               100.000      {25 75}        Declared                 11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
======================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pix_clk_in                            
 Inferred_clock_group_1        asynchronous               top|rgmii_rxc                             
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                     50.000 MHz     245.700 MHz         20.000          4.070         15.930
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     178.348 MHz        100.000          5.607         94.393
 top|pix_clk_in               1.000 MHz     213.220 MHz       1000.000          4.690        995.310
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                             10.000 MHz     527.426 MHz        100.000          1.896         98.104
 top|rgmii_rxc                1.000 MHz     110.497 MHz       1000.000          9.050        990.950
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                             25.000 MHz     213.675 MHz         40.000          4.680         35.320
 DebugCore_JCLK              20.000 MHz     110.363 MHz         50.000          9.061         40.939
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     15.930       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                      5.929       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                     15.581       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    94.393       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in             995.310       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    98.104       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc              990.950       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    35.320       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.022       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK              23.320       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              19.386       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE           47.851       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.226       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                     13.223       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                      3.349       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.212       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in               0.320       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.409       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc                0.313       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.412       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.501       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK               0.314       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              24.698       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE            0.407       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.037       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    17.604       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    94.413       0.000              0              1
 top|pix_clk_in         top|pix_clk_in             996.998       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc              997.457       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    16.933       0.000              0             41
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.615       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.556       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     3.275       0.000              0              1
 top|pix_clk_in         top|pix_clk_in               1.455       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc                1.310       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.590       0.000              0             41
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.102       0.000              0           3135
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred         49.102       0.000              0            238
 top|pix_clk_in                                    499.102       0.000              0            246
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred       49.380       0.000              0              5
 top|rgmii_rxc                                     498.100       0.000              0           1967
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred       19.102       0.000              0             42
 DebugCore_JCLK                                     24.102       0.000              0            854
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     17.073       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                      7.496       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                     17.207       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.049       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in             996.544       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    98.653       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc              993.687       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    36.689       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.564       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK              23.789       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              21.148       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE           48.347       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.183       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                     11.931       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                      2.020       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.158       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in               0.255       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.323       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc                0.252       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.279       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.514       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              24.940       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE            0.542       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     17.112       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    17.880       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.011       0.000              0              1
 top|pix_clk_in         top|pix_clk_in             997.883       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc              998.184       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.386       0.000              0             41
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.463       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.591       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.275       0.000              0              1
 top|pix_clk_in         top|pix_clk_in               1.018       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc                0.934       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.632       0.000              0             41
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.282       0.000              0           3135
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred         49.282       0.000              0            238
 top|pix_clk_in                                    499.282       0.000              0            246
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred       49.504       0.000              0              5
 top|rgmii_rxc                                     498.480       0.000              0           1967
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred       19.282       0.000              0             42
 DebugCore_JCLK                                     24.282       0.000              0            854
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK
Endpoint    : key_switch/key_ethernet/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMS_262_173/CLK                                                          r       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK

 CLMS_262_173/Q3                   tco                   0.288       5.715 r       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.543       6.258         key_switch/key_ethernet/U_btn_deb/cnt[0] [16]
 CLMA_266_172/Y0                   td                    0.487       6.745 r       key_switch/key_ethernet/U_btn_deb/N23_15/gateop_perm/Z
                                   net (fanout=1)        0.406       7.151         key_switch/key_ethernet/U_btn_deb/_N10541
 CLMA_266_164/Y3                   td                    0.459       7.610 r       key_switch/key_ethernet/U_btn_deb/N23_19/gateop_perm/Z
                                   net (fanout=2)        0.120       7.730         key_switch/key_ethernet/U_btn_deb/N23
 CLMA_266_164/Y2                   td                    0.341       8.071 f       key_switch/key_ethernet/U_btn_deb/cnt[0][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        0.365       8.436         key_switch/key_ethernet/U_btn_deb/cnt[0][19:0]_or
 CLMS_262_161/RSCO                 td                    0.147       8.583 f       key_switch/key_ethernet/U_btn_deb/cnt[0][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.583         ntR408           
 CLMS_262_165/RSCO                 td                    0.147       8.730 f       key_switch/key_ethernet/U_btn_deb/cnt[0][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.730         ntR407           
 CLMS_262_169/RSCO                 td                    0.147       8.877 f       key_switch/key_ethernet/U_btn_deb/cnt[0][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.877         ntR406           
 CLMS_262_173/RSCO                 td                    0.147       9.024 f       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.024         ntR405           
 CLMS_262_177/RSCI                                                         f       key_switch/key_ethernet/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS

 Data arrival time                                                   9.024         Logic Levels: 7  
                                                                                   Logic: 2.163ns(60.133%), Route: 1.434ns(39.867%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMS_262_177/CLK                                                          r       key_switch/key_ethernet/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.394      24.954                          

 Data required time                                                 24.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.954                          
 Data arrival time                                                   9.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.930                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
Endpoint    : key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_274_140/CLK                                                          r       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK

 CLMA_274_140/Q1                   tco                   0.291       5.718 r       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.577       6.295         key_switch/key_ad/U_btn_deb/cnt[0] [18]
 CLMA_282_136/Y0                   td                    0.487       6.782 r       key_switch/key_ad/U_btn_deb/N23_15/gateop_perm/Z
                                   net (fanout=1)        0.437       7.219         key_switch/key_ad/U_btn_deb/_N10505
 CLMA_282_128/Y1                   td                    0.468       7.687 r       key_switch/key_ad/U_btn_deb/N23_19/gateop_perm/Z
                                   net (fanout=2)        0.120       7.807         key_switch/key_ad/U_btn_deb/N23
 CLMA_282_128/Y2                   td                    0.196       8.003 f       key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        0.406       8.409         key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or
 CLMA_274_124/RSCO                 td                    0.147       8.556 f       key_switch/key_ad/U_btn_deb/cnt[0][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.556         ntR404           
 CLMA_274_128/RSCO                 td                    0.147       8.703 f       key_switch/key_ad/U_btn_deb/cnt[0][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.703         ntR403           
 CLMA_274_132/RSCO                 td                    0.147       8.850 f       key_switch/key_ad/U_btn_deb/cnt[0][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.850         ntR402           
 CLMA_274_136/RSCO                 td                    0.147       8.997 f       key_switch/key_ad/U_btn_deb/cnt[0][16]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.997         ntR401           
 CLMA_274_140/RSCI                                                         f       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS

 Data arrival time                                                   8.997         Logic Levels: 7  
                                                                                   Logic: 2.030ns(56.863%), Route: 1.540ns(43.137%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMA_274_140/CLK                                                          r       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.332      25.427                          
 clock uncertainty                                      -0.050      25.377                          

 Setup time                                             -0.394      24.983                          

 Data required time                                                 24.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.983                          
 Data arrival time                                                   8.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.986                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
Endpoint    : key_switch/key_ad/U_btn_deb/cnt[0][14]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_274_140/CLK                                                          r       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK

 CLMA_274_140/Q1                   tco                   0.291       5.718 r       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.577       6.295         key_switch/key_ad/U_btn_deb/cnt[0] [18]
 CLMA_282_136/Y0                   td                    0.487       6.782 r       key_switch/key_ad/U_btn_deb/N23_15/gateop_perm/Z
                                   net (fanout=1)        0.437       7.219         key_switch/key_ad/U_btn_deb/_N10505
 CLMA_282_128/Y1                   td                    0.468       7.687 r       key_switch/key_ad/U_btn_deb/N23_19/gateop_perm/Z
                                   net (fanout=2)        0.120       7.807         key_switch/key_ad/U_btn_deb/N23
 CLMA_282_128/Y2                   td                    0.196       8.003 f       key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        0.406       8.409         key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or
 CLMA_274_124/RSCO                 td                    0.147       8.556 f       key_switch/key_ad/U_btn_deb/cnt[0][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.556         ntR404           
 CLMA_274_128/RSCO                 td                    0.147       8.703 f       key_switch/key_ad/U_btn_deb/cnt[0][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.703         ntR403           
 CLMA_274_132/RSCO                 td                    0.147       8.850 f       key_switch/key_ad/U_btn_deb/cnt[0][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.850         ntR402           
 CLMA_274_136/RSCI                                                         f       key_switch/key_ad/U_btn_deb/cnt[0][14]/opit_0_A2Q21/RS

 Data arrival time                                                   8.850         Logic Levels: 6  
                                                                                   Logic: 1.883ns(55.010%), Route: 1.540ns(44.990%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMA_274_136/CLK                                                          r       key_switch/key_ad/U_btn_deb/cnt[0][14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.394      24.954                          

 Data required time                                                 24.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.954                          
 Data arrival time                                                   8.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531       5.095         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK

 CLMA_194_128/Q2                   tco                   0.224       5.319 f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.403         u_CORES/u_debug_core_0/TRIG0_ff[0] [3]
 CLMA_194_129/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D

 Data arrival time                                                   5.403         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_194_129/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                               0.053       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   5.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531       5.095         ntclkbufg_0      
 CLMS_214_105/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/CLK

 CLMS_214_105/Q2                   tco                   0.224       5.319 f       u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.404         u_CORES/u_debug_core_0/TRIG0_ff[1] [65]
 CLMA_214_104/CD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/D

 Data arrival time                                                   5.404         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_214_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                               0.053       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531       5.095         ntclkbufg_0      
 CLMS_226_113/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/CLK

 CLMS_226_113/Q3                   tco                   0.221       5.316 f       u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.400         u_CORES/u_debug_core_0/TRIG0_ff[0] [32]
 CLMS_226_113/AD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/D

 Data arrival time                                                   5.400         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMS_226_113/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                               0.053       5.148                          

 Data required time                                                  5.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.148                          
 Data arrival time                                                   5.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.318      58.827 r       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.591      59.418         nt_da_data[0]    
 CLMA_166_120/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D

 Data arrival time                                                  59.418         Logic Levels: 0  
                                                                                   Logic: 0.318ns(34.983%), Route: 0.591ns(65.017%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            60.000      60.000 r                        
 P20                                                     0.000      60.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      60.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      61.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      61.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      61.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      63.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      63.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      65.095         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
 clock pessimism                                         0.381      65.476                          
 clock uncertainty                                      -0.050      65.426                          

 Setup time                                             -0.079      65.347                          

 Data required time                                                 65.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 65.347                          
 Data arrival time                                                  59.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.929                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q3                   tco                   0.319      58.828 r       adda/cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.564      59.392         nt_da_data[4]    
 CLMA_158_104/M0                                                           r       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D

 Data arrival time                                                  59.392         Logic Levels: 0  
                                                                                   Logic: 0.319ns(36.127%), Route: 0.564ns(63.873%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            60.000      60.000 r                        
 P20                                                     0.000      60.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      60.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      61.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      61.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      61.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      63.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      63.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      65.095         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK
 clock pessimism                                         0.381      65.476                          
 clock uncertainty                                      -0.050      65.426                          

 Setup time                                             -0.079      65.347                          

 Data required time                                                 65.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 65.347                          
 Data arrival time                                                  59.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.955                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q0                   tco                   0.318      58.827 r       adda/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.563      59.390         nt_da_data[1]    
 CLMA_154_109/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D

 Data arrival time                                                  59.390         Logic Levels: 0  
                                                                                   Logic: 0.318ns(36.095%), Route: 0.563ns(63.905%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            60.000      60.000 r                        
 P20                                                     0.000      60.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      60.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      61.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      61.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      61.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      63.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      63.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      65.095         ntclkbufg_0      
 CLMA_154_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK
 clock pessimism                                         0.381      65.476                          
 clock uncertainty                                      -0.050      65.426                          

 Setup time                                             -0.079      65.347                          

 Data required time                                                 65.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 65.347                          
 Data arrival time                                                  59.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.957                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  8.057
  Clock Pessimism Removal :  -0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396      53.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686      55.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100      55.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      56.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552      58.057         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q2                   tco                   0.224      58.281 f       adda/cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.228      58.509         nt_da_data[3]    
 CLMA_154_109/M2                                                           f       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D

 Data arrival time                                                  58.509         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.558%), Route: 0.228ns(50.442%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      45.427         ntclkbufg_0      
 CLMA_154_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK
 clock pessimism                                        -0.167      45.260                          
 clock uncertainty                                       0.050      45.310                          

 Hold time                                              -0.024      45.286                          

 Data required time                                                 45.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.286                          
 Data arrival time                                                  58.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.223                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  8.057
  Clock Pessimism Removal :  -0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396      53.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686      55.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100      55.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      56.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552      58.057         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_154_117/Q0                   tco                   0.222      58.279 f       adda/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.232      58.511         nt_da_data[5]    
 CLMA_154_120/M0                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/D

 Data arrival time                                                  58.511         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.899%), Route: 0.232ns(51.101%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      45.427         ntclkbufg_0      
 CLMA_154_120/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK
 clock pessimism                                        -0.167      45.260                          
 clock uncertainty                                       0.050      45.310                          

 Hold time                                              -0.024      45.286                          

 Data required time                                                 45.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.286                          
 Data arrival time                                                  58.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.225                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  8.057
  Clock Pessimism Removal :  -0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396      53.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686      55.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100      55.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      56.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552      58.057         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q3                   tco                   0.250      58.307 r       adda/cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.215      58.522         nt_da_data[4]    
 CLMA_158_108/M1                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/D

 Data arrival time                                                  58.522         Logic Levels: 0  
                                                                                   Logic: 0.250ns(53.763%), Route: 0.215ns(46.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      45.427         ntclkbufg_0      
 CLMA_158_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                        -0.167      45.260                          
 clock uncertainty                                       0.050      45.310                          

 Hold time                                              -0.014      45.296                          

 Data required time                                                 45.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.296                          
 Data arrival time                                                  58.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.226                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  8.344
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_230_84/Q0                    tco                   0.287       8.631 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       1.010       9.641         ad_fifo_full     
 CLMS_186_89/M3                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   9.641         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.128%), Route: 1.010ns(77.872%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMS_186_89/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK
 clock pessimism                                         0.265      25.360                          
 clock uncertainty                                      -0.050      25.310                          

 Setup time                                             -0.088      25.222                          

 Data required time                                                 25.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.222                          
 Data arrival time                                                   9.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.581                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  8.344
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.287       8.631 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.752       9.383         ad_fifo_wr_en    
 CLMA_182_96/M1                                                            f       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   9.383         Logic Levels: 0  
                                                                                   Logic: 0.287ns(27.623%), Route: 0.752ns(72.377%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMA_182_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                         0.265      25.360                          
 clock uncertainty                                      -0.050      25.310                          

 Setup time                                             -0.088      25.222                          

 Data required time                                                 25.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.222                          
 Data arrival time                                                   9.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.839                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  8.344
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_230_84/Q0                    tco                   0.289       8.633 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.601       9.234         ad_fifo_full     
 CLMA_218_80/CD                                                            r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D

 Data arrival time                                                   9.234         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.472%), Route: 0.601ns(67.528%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMA_218_80/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK
 clock pessimism                                         0.265      25.360                          
 clock uncertainty                                      -0.050      25.310                          

 Setup time                                              0.029      25.339                          

 Data required time                                                 25.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.339                          
 Data arrival time                                                   9.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.105                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  7.915
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096       5.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       7.915         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_230_84/Q0                    tco                   0.222       8.137 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.477       8.614         ad_fifo_full     
 CLMA_218_80/CD                                                            f       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D

 Data arrival time                                                   8.614         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.760%), Route: 0.477ns(68.240%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_218_80/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK
 clock pessimism                                        -0.265       5.162                          
 clock uncertainty                                       0.050       5.212                          

 Hold time                                               0.053       5.265                          

 Data required time                                                  5.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.265                          
 Data arrival time                                                   8.614                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.349                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  7.915
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096       5.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       7.915         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.226       8.141 r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.481       8.622         ad_fifo_wr_en    
 CLMA_190_100/AD                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D

 Data arrival time                                                   8.622         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.966%), Route: 0.481ns(68.034%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_190_100/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK
 clock pessimism                                        -0.265       5.162                          
 clock uncertainty                                       0.050       5.212                          

 Hold time                                               0.044       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                   8.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.366                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  7.915
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096       5.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       7.915         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.226       8.141 r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.603       8.744         ad_fifo_wr_en    
 CLMA_182_96/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   8.744         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.262%), Route: 0.603ns(72.738%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_182_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                        -0.265       5.162                          
 clock uncertainty                                       0.050       5.212                          

 Hold time                                              -0.014       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                   8.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.546                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.919
  Launch Clock Delay      :  8.350
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 CLMA_274_60/CLK                                                           r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK

 CLMA_274_60/Q2                    tco                   0.290       8.640 r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/Q
                                   net (fanout=1)        0.715       9.355         ms72xx_ctl/data_out_rx [3]
 CLMS_274_61/Y2                    td                    0.487       9.842 r       ms72xx_ctl/ms7200_ctl/N40_6/gateop_perm/Z
                                   net (fanout=1)        0.122       9.964         ms72xx_ctl/ms7200_ctl/_N10581
 CLMS_274_61/Y1                    td                    0.460      10.424 r       ms72xx_ctl/ms7200_ctl/N40_8/gateop_perm/Z
                                   net (fanout=1)        0.445      10.869         ms72xx_ctl/ms7200_ctl/_N10583
 CLMS_274_81/Y3                    td                    0.210      11.079 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404      11.483         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_270_80/Y1                    td                    0.212      11.695 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.750      12.445         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_80/Y2                    td                    0.196      12.641 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.520      13.161         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_80/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  13.161         Logic Levels: 5  
                                                                                   Logic: 1.855ns(38.557%), Route: 2.956ns(61.443%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     103.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     103.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665     105.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100     105.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     106.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     106.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     107.919         ntclkbufg_3      
 CLMA_274_80/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.402     108.321                          
 clock uncertainty                                      -0.150     108.171                          

 Setup time                                             -0.617     107.554                          

 Data required time                                                107.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.554                          
 Data arrival time                                                  13.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.393                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.919
  Launch Clock Delay      :  8.350
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 CLMA_274_60/CLK                                                           r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK

 CLMA_274_60/Q2                    tco                   0.290       8.640 r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/Q
                                   net (fanout=1)        0.715       9.355         ms72xx_ctl/data_out_rx [3]
 CLMS_274_61/Y2                    td                    0.487       9.842 r       ms72xx_ctl/ms7200_ctl/N40_6/gateop_perm/Z
                                   net (fanout=1)        0.122       9.964         ms72xx_ctl/ms7200_ctl/_N10581
 CLMS_274_61/Y1                    td                    0.460      10.424 r       ms72xx_ctl/ms7200_ctl/N40_8/gateop_perm/Z
                                   net (fanout=1)        0.445      10.869         ms72xx_ctl/ms7200_ctl/_N10583
 CLMS_274_81/Y3                    td                    0.210      11.079 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.404      11.483         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_270_80/Y1                    td                    0.212      11.695 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.750      12.445         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_80/Y2                    td                    0.196      12.641 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.520      13.161         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_80/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  13.161         Logic Levels: 5  
                                                                                   Logic: 1.855ns(38.557%), Route: 2.956ns(61.443%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     103.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     103.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665     105.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100     105.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     106.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     106.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     107.919         ntclkbufg_3      
 CLMA_274_80/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.402     108.321                          
 clock uncertainty                                      -0.150     108.171                          

 Setup time                                             -0.617     107.554                          

 Data required time                                                107.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.554                          
 Data arrival time                                                  13.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.393                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.919
  Launch Clock Delay      :  8.350
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q3                    tco                   0.288       8.638 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.485       9.123         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMA_282_92/Y0                    td                    0.478       9.601 r       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=6)        0.662      10.263         ms72xx_ctl/ms7200_ctl/_N8727
 CLMS_274_85/Y2                    td                    0.210      10.473 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=5)        0.344      10.817         ms72xx_ctl/ms7200_ctl/_N8815
 CLMS_282_85/Y3                    td                    0.287      11.104 r       ms72xx_ctl/ms7200_ctl/N1388/gateop_perm/Z
                                   net (fanout=7)        0.587      11.691         ms72xx_ctl/ms7200_ctl/N1388
 CLMA_270_84/Y0                    td                    0.210      11.901 r       ms72xx_ctl/ms7200_ctl/N70/gateop_perm/Z
                                   net (fanout=2)        0.125      12.026         ms72xx_ctl/ms7200_ctl/N2093 [1]
 CLMS_270_85/Y0                    td                    0.341      12.367 f       ms72xx_ctl/ms7200_ctl/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.530      12.897         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_274_80/Y1                    td                    0.212      13.109 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.441      13.550         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_274_72/C4                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.550         Logic Levels: 6  
                                                                                   Logic: 2.026ns(38.962%), Route: 3.174ns(61.038%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     103.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     103.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665     105.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100     105.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     106.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     106.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     107.919         ntclkbufg_3      
 CLMA_274_72/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.402     108.321                          
 clock uncertainty                                      -0.150     108.171                          

 Setup time                                             -0.123     108.048                          

 Data required time                                                108.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.048                          
 Data arrival time                                                  13.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.498                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.350
  Launch Clock Delay      :  7.919
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100       5.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       6.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       7.919         ntclkbufg_3      
 CLMA_242_76/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_242_76/Q2                    tco                   0.224       8.143 f       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.234       8.377         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_68/ADA1[7]                                                        f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   8.377         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.908%), Route: 0.234ns(51.092%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 DRM_234_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.395       7.955                          
 clock uncertainty                                       0.000       7.955                          

 Hold time                                               0.210       8.165                          

 Data required time                                                  8.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.165                          
 Data arrival time                                                   8.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.350
  Launch Clock Delay      :  7.919
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100       5.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       6.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       7.919         ntclkbufg_3      
 CLMA_250_61/CLK                                                           r       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK

 CLMA_250_61/Q3                    tco                   0.221       8.140 f       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.225         ms72xx_ctl/iic_dri_tx/receiv_data [4]
 CLMA_250_61/AD                                                            f       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D

 Data arrival time                                                   8.225         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 CLMA_250_61/CLK                                                           r       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.431       7.919                          
 clock uncertainty                                       0.000       7.919                          

 Hold time                                               0.053       7.972                          

 Data required time                                                  7.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.972                          
 Data arrival time                                                   8.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.350
  Launch Clock Delay      :  7.919
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100       5.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       6.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       7.919         ntclkbufg_3      
 CLMA_242_76/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_242_76/Q2                    tco                   0.228       8.147 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.253       8.400         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_68/ADB1[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   8.400         Logic Levels: 0  
                                                                                   Logic: 0.228ns(47.401%), Route: 0.253ns(52.599%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 DRM_234_68/CLKB[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.395       7.955                          
 clock uncertainty                                       0.000       7.955                          

 Hold time                                               0.140       8.095                          

 Data required time                                                  8.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.095                          
 Data arrival time                                                   8.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_eth_zoom/video_data_out[31]/opit_0_A2Q21/CE
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMS_202_69/CLK                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK

 CLMS_202_69/Q0                    tco                   0.289       5.812 r       hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.426       6.238         hdmi_eth_zoom/bilinear_interpolation_cnt [5]
 CLMA_202_60/Y2                    td                    0.487       6.725 r       hdmi_eth_zoom/N566_mux4_5/gateop_perm/Z
                                   net (fanout=3)        0.299       7.024         hdmi_eth_zoom/_N1067
 CLMA_202_68/Y1                    td                    0.468       7.492 r       hdmi_eth_zoom/N566_mux8/gateop_perm/Z
                                   net (fanout=13)       0.435       7.927         hdmi_eth_zoom/N566
 CLMA_202_60/Y3                    td                    0.303       8.230 r       hdmi_eth_zoom/N1362_1/gateop/F
                                   net (fanout=6)        0.800       9.030         hdmi_eth_zoom/N1362
 CLMA_230_53/CECO                  td                    0.184       9.214 r       hdmi_eth_zoom/video_data_out[25]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.214         ntR1131          
 CLMA_230_57/CECO                  td                    0.184       9.398 r       hdmi_eth_zoom/video_data_out[29]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       9.398         ntR1130          
 CLMA_230_61/CECI                                                          r       hdmi_eth_zoom/video_data_out[31]/opit_0_A2Q21/CE

 Data arrival time                                                   9.398         Logic Levels: 5  
                                                                                   Logic: 1.915ns(49.419%), Route: 1.960ns(50.581%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531    1005.190         ntclkbufg_2      
 CLMA_230_61/CLK                                                           r       hdmi_eth_zoom/video_data_out[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.729    1004.708                          

 Data required time                                               1004.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.708                          
 Data arrival time                                                   9.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.310                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_eth_zoom/video_data_out[11]/opit_0_A2Q21/CE
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMS_202_69/CLK                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK

 CLMS_202_69/Q0                    tco                   0.289       5.812 r       hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.426       6.238         hdmi_eth_zoom/bilinear_interpolation_cnt [5]
 CLMA_202_60/Y2                    td                    0.487       6.725 r       hdmi_eth_zoom/N566_mux4_5/gateop_perm/Z
                                   net (fanout=3)        0.299       7.024         hdmi_eth_zoom/_N1067
 CLMA_202_68/Y1                    td                    0.468       7.492 r       hdmi_eth_zoom/N566_mux8/gateop_perm/Z
                                   net (fanout=13)       0.435       7.927         hdmi_eth_zoom/N566
 CLMA_202_60/Y3                    td                    0.303       8.230 r       hdmi_eth_zoom/N1362_1/gateop/F
                                   net (fanout=6)        0.788       9.018         hdmi_eth_zoom/N1362
 CLMS_174_73/CECO                  td                    0.184       9.202 r       hdmi_eth_zoom/video_data_out[5]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       9.202         ntR1127          
 CLMS_174_77/CECO                  td                    0.184       9.386 r       hdmi_eth_zoom/video_data_out[9]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       9.386         ntR1126          
 CLMS_174_81/CECI                                                          r       hdmi_eth_zoom/video_data_out[11]/opit_0_A2Q21/CE

 Data arrival time                                                   9.386         Logic Levels: 5  
                                                                                   Logic: 1.915ns(49.573%), Route: 1.948ns(50.427%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531    1005.190         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       hdmi_eth_zoom/video_data_out[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.729    1004.708                          

 Data required time                                               1004.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.708                          
 Data arrival time                                                   9.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.322                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_eth_zoom/video_data_out[21]/opit_0_A2Q21/Cin
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 DRM_234_24/CLKB[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_24/QB0[0]                 tco                   2.307       7.830 f       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.638       9.468         hdmi_eth_zoom/ram1_rd_data [16]
 CLMA_194_88/COUT                  td                    0.348       9.816 r       hdmi_eth_zoom/video_data_out[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.816         hdmi_eth_zoom/_N1919
                                   td                    0.058       9.874 r       hdmi_eth_zoom/video_data_out[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.874         hdmi_eth_zoom/_N1921
 CLMA_194_92/COUT                  td                    0.058       9.932 r       hdmi_eth_zoom/video_data_out[19]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.932         hdmi_eth_zoom/_N1923
 CLMA_194_96/CIN                                                           r       hdmi_eth_zoom/video_data_out[21]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.932         Logic Levels: 2  
                                                                                   Logic: 2.771ns(62.849%), Route: 1.638ns(37.151%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531    1005.190         ntclkbufg_2      
 CLMA_194_96/CLK                                                           r       hdmi_eth_zoom/video_data_out[21]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.170    1005.267                          

 Data required time                                               1005.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.267                          
 Data arrival time                                                   9.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.335                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/interpolation_data_state_2/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_eth_zoom/r_ram1_wr_en/opit_0_L5Q_perm/L4
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531       5.190         ntclkbufg_2      
 CLMS_202_45/CLK                                                           r       hdmi_eth_zoom/interpolation_data_state_2/opit_0_L5Q_perm/CLK

 CLMS_202_45/Q2                    tco                   0.224       5.414 f       hdmi_eth_zoom/interpolation_data_state_2/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.090       5.504         hdmi_eth_zoom/interpolation_data_state_2
 CLMA_202_44/A4                                                            f       hdmi_eth_zoom/r_ram1_wr_en/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.504         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.338%), Route: 0.090ns(28.662%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMA_202_44/CLK                                                           r       hdmi_eth_zoom/r_ram1_wr_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/interpolation_cnt[9]/opit_0_AQ/CLK
Endpoint    : hdmi_eth_zoom/r_ram1_wr_addr[9]/opit_0/D
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531       5.190         ntclkbufg_2      
 CLMA_210_40/CLK                                                           r       hdmi_eth_zoom/interpolation_cnt[9]/opit_0_AQ/CLK

 CLMA_210_40/Q0                    tco                   0.222       5.412 f       hdmi_eth_zoom/interpolation_cnt[9]/opit_0_AQ/Q
                                   net (fanout=4)        0.188       5.600         hdmi_eth_zoom/interpolation_cnt [9]
 CLMA_210_41/AD                                                            f       hdmi_eth_zoom/r_ram1_wr_addr[9]/opit_0/D

 Data arrival time                                                   5.600         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.146%), Route: 0.188ns(45.854%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMA_210_41/CLK                                                           r       hdmi_eth_zoom/r_ram1_wr_addr[9]/opit_0/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                               0.053       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                   5.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : hdmi_eth_zoom/r_ram0_rd_addr[1]/opit_0/D
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531       5.190         ntclkbufg_2      
 CLMS_202_61/CLK                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/CLK

 CLMS_202_61/Q0                    tco                   0.222       5.412 f       hdmi_eth_zoom/bilinear_interpolation_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.191       5.603         hdmi_eth_zoom/bilinear_interpolation_cnt [1]
 CLMA_202_60/AD                                                            f       hdmi_eth_zoom/r_ram0_rd_addr[1]/opit_0/D

 Data arrival time                                                   5.603         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.753%), Route: 0.191ns(46.247%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMA_202_60/CLK                                                           r       hdmi_eth_zoom/r_ram0_rd_addr[1]/opit_0/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                               0.053       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                   5.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.057
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.318      58.827 r       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.839      59.666         nt_da_data[0]    
                                   td                    0.288      59.954 f       adda/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      59.954         adda/N7_0.co [2] 
 CLMA_154_113/COUT                 td                    0.058      60.012 r       adda/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      60.012         adda/N7_0.co [4] 
                                   td                    0.058      60.070 r       adda/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      60.070         adda/N7_0.co [6] 
                                                                           r       adda/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                  60.070         Logic Levels: 1  
                                                                                   Logic: 0.722ns(46.252%), Route: 0.839ns(53.748%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 P20                                                     0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074     150.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142     151.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     151.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     151.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     153.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     153.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686     155.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100     155.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     156.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000     156.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552     158.057         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[7]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.394     158.451                          
 clock uncertainty                                      -0.150     158.301                          

 Setup time                                             -0.127     158.174                          

 Data required time                                                158.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                158.174                          
 Data arrival time                                                  60.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.104                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.057
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.318      58.827 r       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.839      59.666         nt_da_data[0]    
                                   td                    0.288      59.954 f       adda/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      59.954         adda/N7_0.co [2] 
 CLMA_154_113/COUT                 td                    0.056      60.010 f       adda/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      60.010         adda/N7_0.co [4] 
 CLMA_154_117/CIN                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  60.010         Logic Levels: 1  
                                                                                   Logic: 0.662ns(44.104%), Route: 0.839ns(55.896%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 P20                                                     0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074     150.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142     151.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     151.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     151.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     153.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     153.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686     155.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100     155.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     156.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000     156.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552     158.057         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.394     158.451                          
 clock uncertainty                                      -0.150     158.301                          

 Setup time                                             -0.137     158.164                          

 Data required time                                                158.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                158.164                          
 Data arrival time                                                  60.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.154                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.057
  Launch Clock Delay      :  8.509
  Clock Pessimism Removal :  0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.318      58.827 r       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.839      59.666         nt_da_data[0]    
                                   td                    0.288      59.954 f       adda/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      59.954         adda/N7_0.co [2] 
                                                                           f       adda/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  59.954         Logic Levels: 0  
                                                                                   Logic: 0.606ns(41.938%), Route: 0.839ns(58.062%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 P20                                                     0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074     150.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142     151.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     151.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     151.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396     153.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     153.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686     155.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100     155.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     156.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000     156.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552     158.057         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.394     158.451                          
 clock uncertainty                                      -0.150     158.301                          

 Setup time                                             -0.124     158.177                          

 Data required time                                                158.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                158.177                          
 Data arrival time                                                  59.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.223                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : adda/cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.509
  Launch Clock Delay      :  8.057
  Clock Pessimism Removal :  -0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396      53.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686      55.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100      55.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      56.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552      58.057         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_154_117/Q0                   tco                   0.222      58.279 f       adda/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.087      58.366         nt_da_data[5]    
 CLMA_154_117/A1                                                           f       adda/cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  58.366         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.452      58.057                          
 clock uncertainty                                       0.000      58.057                          

 Hold time                                              -0.100      57.957                          

 Data required time                                                 57.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.957                          
 Data arrival time                                                  58.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.409                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : adda/cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.509
  Launch Clock Delay      :  8.057
  Clock Pessimism Removal :  -0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396      53.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686      55.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100      55.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      56.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552      58.057         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q0                   tco                   0.222      58.279 f       adda/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.088      58.367         nt_da_data[1]    
 CLMA_154_113/A1                                                           f       adda/cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  58.367         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.452      58.057                          
 clock uncertainty                                       0.000      58.057                          

 Hold time                                              -0.100      57.957                          

 Data required time                                                 57.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.957                          
 Data arrival time                                                  58.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.509
  Launch Clock Delay      :  8.057
  Clock Pessimism Removal :  -0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.142      51.216 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.216         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      51.264 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.396      53.660         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.660 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.686      55.346         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.100      55.446 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      56.505         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.505 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.552      58.057         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.222      58.279 f       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.189      58.468         nt_da_data[0]    
 CLMS_162_137/A4                                                           f       adda/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  58.468         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.015%), Route: 0.189ns(45.985%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.367      51.441 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.441         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075      51.516 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.439      53.955         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      53.955 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.764      55.719         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.102      55.821 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078      56.899         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      56.899 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        1.610      58.509         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.452      58.057                          
 clock uncertainty                                       0.000      58.057                          

 Hold time                                              -0.014      58.043                          

 Data required time                                                 58.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.043                          
 Data arrival time                                                  58.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/L3
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMS_170_249/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMS_170_249/Q0                   tco                   0.289      10.319 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.785      11.104         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
 CLMA_182_256/Y2                   td                    0.492      11.596 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/gateop_perm/Z
                                   net (fanout=1)        0.251      11.847         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
 CLMA_182_260/Y0                   td                    0.487      12.334 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/gateop_perm/Z
                                   net (fanout=4)        0.812      13.146         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
 CLMS_170_249/Y3                   td                    0.210      13.356 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/gateop_perm/Z
                                   net (fanout=5)        0.705      14.061         eth_udp_test/udp_ip_mac_top/_N8716
 CLMS_166_237/Y1                   td                    0.212      14.273 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/gateop_perm/Z
                                   net (fanout=15)       0.283      14.556         eth_udp_test/udp_ip_mac_top/_N8733
 CLMS_162_237/Y2                   td                    0.210      14.766 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.832      15.598         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_158_217/Y0                   td                    0.285      15.883 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/gateop_perm/Z
                                   net (fanout=2)        0.608      16.491         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                   td                    0.326      16.817 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.817         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
 CLMS_150_201/COUT                 td                    0.058      16.875 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.875         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                   td                    0.058      16.933 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.933         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
 CLMS_150_205/COUT                 td                    0.058      16.991 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.991         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                   td                    0.058      17.049 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.049         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
 CLMS_150_209/COUT                 td                    0.058      17.107 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.107         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                   td                    0.058      17.165 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.165         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
 CLMS_150_213/COUT                 td                    0.058      17.223 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.223         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                   td                    0.058      17.281 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.281         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
 CLMS_150_217/COUT                 td                    0.058      17.339 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.339         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                   td                    0.058      17.397 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.397         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
 CLMS_150_221/COUT                 td                    0.058      17.455 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.455         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                   td                    0.058      17.513 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.513         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
 CLMS_150_225/Y3                   td                    0.501      18.014 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Y1
                                   net (fanout=1)        0.564      18.578         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [26]
 CLMA_158_236/C3                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/L3

 Data arrival time                                                  18.578         Logic Levels: 13 
                                                                                   Logic: 3.708ns(43.379%), Route: 4.840ns(56.621%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531    1008.446         rgmii_clk        
 CLMA_158_236/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Setup time                                             -0.398    1009.528                          

 Data required time                                               1009.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.528                          
 Data arrival time                                                  18.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.950                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMS_170_249/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMS_170_249/Q0                   tco                   0.289      10.319 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.785      11.104         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
 CLMA_182_256/Y2                   td                    0.492      11.596 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/gateop_perm/Z
                                   net (fanout=1)        0.251      11.847         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
 CLMA_182_260/Y0                   td                    0.487      12.334 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/gateop_perm/Z
                                   net (fanout=4)        0.812      13.146         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
 CLMS_170_249/Y3                   td                    0.210      13.356 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/gateop_perm/Z
                                   net (fanout=5)        0.705      14.061         eth_udp_test/udp_ip_mac_top/_N8716
 CLMS_166_237/Y1                   td                    0.212      14.273 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/gateop_perm/Z
                                   net (fanout=15)       0.283      14.556         eth_udp_test/udp_ip_mac_top/_N8733
 CLMS_162_237/Y2                   td                    0.210      14.766 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.832      15.598         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_158_217/Y0                   td                    0.285      15.883 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/gateop_perm/Z
                                   net (fanout=2)        0.608      16.491         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                   td                    0.326      16.817 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.817         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
 CLMS_150_201/COUT                 td                    0.058      16.875 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.875         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                   td                    0.058      16.933 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.933         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
 CLMS_150_205/COUT                 td                    0.058      16.991 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.991         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                   td                    0.058      17.049 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.049         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
 CLMS_150_209/COUT                 td                    0.058      17.107 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.107         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                   td                    0.058      17.165 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.165         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
 CLMS_150_213/COUT                 td                    0.058      17.223 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.223         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                   td                    0.058      17.281 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.281         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
 CLMS_150_217/COUT                 td                    0.058      17.339 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.339         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                   td                    0.058      17.397 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.397         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
 CLMS_150_221/COUT                 td                    0.058      17.455 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.455         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                   td                    0.058      17.513 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.513         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
 CLMS_150_225/COUT                 td                    0.058      17.571 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.571         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1684
                                   td                    0.058      17.629 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.629         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1686
 CLMS_150_229/Y3                   td                    0.501      18.130 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Y1
                                   net (fanout=1)        0.583      18.713         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [30]
 CLMA_154_240/B4                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4

 Data arrival time                                                  18.713         Logic Levels: 14 
                                                                                   Logic: 3.824ns(44.040%), Route: 4.859ns(55.960%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531    1008.446         rgmii_clk        
 CLMA_154_240/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Setup time                                             -0.120    1009.806                          

 Data required time                                               1009.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.806                          
 Data arrival time                                                  18.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.093                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[28]/opit_0_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.530

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMS_170_249/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMS_170_249/Q0                   tco                   0.289      10.319 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.785      11.104         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
 CLMA_182_256/Y2                   td                    0.492      11.596 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/gateop_perm/Z
                                   net (fanout=1)        0.251      11.847         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
 CLMA_182_260/Y0                   td                    0.487      12.334 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/gateop_perm/Z
                                   net (fanout=4)        0.812      13.146         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
 CLMS_170_249/Y3                   td                    0.210      13.356 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/gateop_perm/Z
                                   net (fanout=5)        0.705      14.061         eth_udp_test/udp_ip_mac_top/_N8716
 CLMS_166_237/Y1                   td                    0.212      14.273 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/gateop_perm/Z
                                   net (fanout=15)       0.283      14.556         eth_udp_test/udp_ip_mac_top/_N8733
 CLMS_162_237/Y2                   td                    0.210      14.766 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.832      15.598         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_158_217/Y0                   td                    0.285      15.883 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/gateop_perm/Z
                                   net (fanout=2)        0.608      16.491         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                   td                    0.326      16.817 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.817         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
 CLMS_150_201/COUT                 td                    0.058      16.875 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.875         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                   td                    0.058      16.933 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.933         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
 CLMS_150_205/COUT                 td                    0.058      16.991 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.991         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                   td                    0.058      17.049 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.049         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
 CLMS_150_209/COUT                 td                    0.058      17.107 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.107         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                   td                    0.058      17.165 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.165         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
 CLMS_150_213/COUT                 td                    0.058      17.223 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.223         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                   td                    0.058      17.281 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.281         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
 CLMS_150_217/COUT                 td                    0.058      17.339 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.339         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                   td                    0.058      17.397 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.397         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
 CLMS_150_221/COUT                 td                    0.058      17.455 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.455         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                   td                    0.058      17.513 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.513         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
 CLMS_150_225/COUT                 td                    0.058      17.571 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.571         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1684
 CLMS_150_229/Y1                   td                    0.498      18.069 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Y1
                                   net (fanout=1)        0.587      18.656         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [28]
 CLMA_154_240/C4                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[28]/opit_0_L5Q_perm/L4

 Data arrival time                                                  18.656         Logic Levels: 14 
                                                                                   Logic: 3.763ns(43.624%), Route: 4.863ns(56.376%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531    1008.446         rgmii_clk        
 CLMA_154_240/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.530    1009.976                          
 clock uncertainty                                      -0.050    1009.926                          

 Setup time                                             -0.123    1009.803                          

 Data required time                                               1009.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.803                          
 Data arrival time                                                  18.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.147                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.153
  Launch Clock Delay      :  8.567
  Clock Pessimism Removal :  -1.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.652       8.567         rgmii_clk        
 CLMA_194_261/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.222       8.789 f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       8.874         eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3
 CLMA_194_260/B4                                                           f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.874         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.708      10.153         rgmii_clk        
 CLMA_194_260/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.557       8.596                          
 clock uncertainty                                       0.000       8.596                          

 Hold time                                              -0.035       8.561                          

 Data required time                                                  8.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.561                          
 Data arrival time                                                   8.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[2]/opit_0_inv/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[2]/opit_0_inv_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531       8.446         rgmii_clk        
 CLMA_218_220/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[2]/opit_0_inv/CLK

 CLMA_218_220/Q0                   tco                   0.222       8.668 f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[2]/opit_0_inv/Q
                                   net (fanout=2)        0.085       8.753         eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [2]
 CLMS_218_221/B4                                                           f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.753         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMS_218_221/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.035       8.440                          

 Data required time                                                  8.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.440                          
 Data arrival time                                                   8.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[0]/opit_0_inv/CLK
Endpoint    : eth_udp_test/udp_send_data_length[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531       8.446         rgmii_clk        
 CLMA_186_192/CLK                                                          r       eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[0]/opit_0_inv/CLK

 CLMA_186_192/Q2                   tco                   0.224       8.670 f       eth_udp_test/udp_ip_mac_top/udp_layer/udp_rx/udp_rec_data_length[0]/opit_0_inv/Q
                                   net (fanout=4)        0.087       8.757         eth_udp_test/udp_rec_data_length [0]
 CLMS_186_193/A4                                                           f       eth_udp_test/udp_send_data_length[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.757         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMS_186_193/CLK                                                          r       eth_udp_test/udp_send_data_length[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.555       8.475                          
 clock uncertainty                                       0.000       8.475                          

 Hold time                                              -0.035       8.440                          

 Data required time                                                  8.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.440                          
 Data arrival time                                                   8.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  8.344
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.287       8.631 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.653       9.284         ad_fifo_wr_en    
                                   td                    0.288       9.572 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.572         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
 CLMA_230_77/Y3                    td                    0.501      10.073 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.753      10.826         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [3]
 CLMA_242_60/Y2                    td                    0.210      11.036 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.549      11.585         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.474      12.059 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.059         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [2]
 CLMA_230_72/COUT                  td                    0.058      12.117 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.117         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [6]
 CLMA_230_76/Y0                    td                    0.159      12.276 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.441      12.717         _N6              
 CLMA_230_84/A4                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.717         Logic Levels: 4  
                                                                                   Logic: 1.977ns(45.209%), Route: 2.396ns(54.791%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.393      48.308                          
 clock uncertainty                                      -0.150      48.158                          

 Setup time                                             -0.121      48.037                          

 Data required time                                                 48.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.037                          
 Data arrival time                                                  12.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.320                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  8.344
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.287       8.631 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.653       9.284         ad_fifo_wr_en    
                                   td                    0.288       9.572 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.572         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
 CLMA_230_77/COUT                  td                    0.058       9.630 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.630         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2006
                                   td                    0.058       9.688 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.688         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2008
 CLMA_230_81/Y3                    td                    0.501      10.189 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.590      10.779         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [7]
 CLMA_246_84/A3                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.779         Logic Levels: 2  
                                                                                   Logic: 1.192ns(48.953%), Route: 1.243ns(51.047%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_246_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.393      48.308                          
 clock uncertainty                                      -0.150      48.158                          

 Setup time                                             -0.397      47.761                          

 Data required time                                                 47.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.761                          
 Data arrival time                                                  10.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.982                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/L0
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  8.344
  Clock Pessimism Removal :  0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.287       8.631 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.653       9.284         ad_fifo_wr_en    
                                   td                    0.288       9.572 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.572         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
 CLMA_230_77/Y3                    td                    0.501      10.073 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.743      10.816         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [3]
 CLMA_242_60/A0                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                  10.816         Logic Levels: 1  
                                                                                   Logic: 1.076ns(43.528%), Route: 1.396ns(56.472%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_242_60/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.393      48.308                          
 clock uncertainty                                      -0.150      48.158                          

 Setup time                                             -0.194      47.964                          

 Data required time                                                 47.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.964                          
 Data arrival time                                                  10.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.148                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  7.915
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096       5.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       7.915         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_230_84/Q0                    tco                   0.222       8.137 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.096       8.233         ad_fifo_full     
 CLMA_230_84/A0                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

 Data arrival time                                                   8.233         Logic Levels: 0  
                                                                                   Logic: 0.222ns(69.811%), Route: 0.096ns(30.189%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.429       7.915                          
 clock uncertainty                                       0.000       7.915                          

 Hold time                                              -0.094       7.821                          

 Data required time                                                  7.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.821                          
 Data arrival time                                                   8.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  7.915
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096       5.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       7.915         ntclkbufg_4      
 CLMA_226_80/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMA_226_80/Q0                    tco                   0.226       8.141 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.214       8.355         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_230_80/M2                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   8.355         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.364%), Route: 0.214ns(48.636%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 CLMA_230_80/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.393       7.951                          
 clock uncertainty                                       0.000       7.951                          

 Hold time                                              -0.014       7.937                          

 Data required time                                                  7.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.937                          
 Data arrival time                                                   8.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.418                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[6]
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  7.915
  Clock Pessimism Removal :  -0.393

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096       5.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       6.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       7.915         ntclkbufg_4      
 CLMA_230_77/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_77/Q3                    tco                   0.221       8.136 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.444       8.580         ad_fifo/U_ipml_fifo_fifo_buffer/wr_addr [3]
 DRM_234_68/ADA0[6]                                                        f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[6]

 Data arrival time                                                   8.580         Logic Levels: 0  
                                                                                   Logic: 0.221ns(33.233%), Route: 0.444ns(66.767%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101       5.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       6.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       6.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       8.344         ntclkbufg_4      
 DRM_234_68/CLKA[0]                                                        r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.393       7.951                          
 clock uncertainty                                       0.000       7.951                          

 Hold time                                               0.210       8.161                          

 Data required time                                                  8.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.161                          
 Data arrival time                                                   8.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.419                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      21.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      23.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      25.427         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.287      25.714 f       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       4.894      30.608         hdmi_valid       
 CLMA_194_77/A3                                                            f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  30.608         Logic Levels: 0  
                                                                                   Logic: 0.287ns(5.539%), Route: 4.894ns(94.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.265      48.180                          
 clock uncertainty                                      -0.150      48.030                          

 Setup time                                             -0.400      47.630                          

 Data required time                                                 47.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.630                          
 Data arrival time                                                  30.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.022                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      21.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      23.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      25.427         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_214_133/Q0                   tco                   0.287      25.714 f       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       4.317      30.031         ethernet_valid   
 CLMA_194_77/A4                                                            f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.031         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.234%), Route: 4.317ns(93.766%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.265      48.180                          
 clock uncertainty                                      -0.150      48.030                          

 Setup time                                             -0.102      47.928                          

 Data required time                                                 47.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.928                          
 Data arrival time                                                  30.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.897                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      45.095         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_214_133/Q0                   tco                   0.226      45.321 r       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       3.362      48.683         ethernet_valid   
 CLMA_194_77/A4                                                            r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  48.683         Logic Levels: 0  
                                                                                   Logic: 0.226ns(6.299%), Route: 3.362ns(93.701%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738      45.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101      45.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      46.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585      48.344         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.265      48.079                          
 clock uncertainty                                       0.150      48.229                          

 Hold time                                              -0.047      48.182                          

 Data required time                                                 48.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.182                          
 Data arrival time                                                  48.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      45.095         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.226      45.321 r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       4.024      49.345         hdmi_valid       
 CLMA_194_77/A3                                                            r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  49.345         Logic Levels: 0  
                                                                                   Logic: 0.226ns(5.318%), Route: 4.024ns(94.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738      45.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101      45.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      46.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585      48.344         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.265      48.079                          
 clock uncertainty                                       0.150      48.229                          

 Hold time                                              -0.240      47.989                          

 Data required time                                                 47.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.989                          
 Data arrival time                                                  49.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  5.328
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_274_105/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_274_105/Q0                   tco                   0.287       5.615 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.937       6.552         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_145/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.552         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.448%), Route: 0.937ns(76.552%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.463      28.463         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.552      30.015         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.295                          
 clock uncertainty                                      -0.050      30.245                          

 Setup time                                             -0.373      29.872                          

 Data required time                                                 29.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.872                          
 Data arrival time                                                   6.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  5.328
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_274_105/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_274_105/Q0                   tco                   0.289       5.617 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.123       6.740         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_148/B4                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.740         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.467%), Route: 1.123ns(79.533%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.463      28.463         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.552      30.015         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.295                          
 clock uncertainty                                      -0.050      30.245                          

 Setup time                                             -0.080      30.165                          

 Data required time                                                 30.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.165                          
 Data arrival time                                                   6.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  5.328
  Clock Pessimism Removal :  0.280

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_274_105/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_274_105/Q0                   tco                   0.289       5.617 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.121       6.738         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_148/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.738         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.496%), Route: 1.121ns(79.504%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.463      28.463         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      28.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.552      30.015         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.280      30.295                          
 clock uncertainty                                      -0.050      30.245                          

 Setup time                                             -0.082      30.163                          

 Data required time                                                 30.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.163                          
 Data arrival time                                                   6.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.836
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.305       3.305         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.531       4.836         ntclkbufg_1      
 CLMA_198_128/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_128/Q0                   tco                   0.222       5.058 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.144         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [247]
 CLMS_198_129/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.865                          
 clock uncertainty                                       0.000       4.865                          

 Hold time                                              -0.035       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[251]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.836
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.305       3.305         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.531       4.836         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[251]/opit_0_inv_L5Q_perm/CLK

 CLMS_198_129/Q0                   tco                   0.222       5.058 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[251]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.144         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [251]
 CLMA_198_128/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMA_198_128/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[250]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.865                          
 clock uncertainty                                       0.000       4.865                          

 Hold time                                              -0.035       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.836
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.305       3.305         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.531       4.836         ntclkbufg_1      
 CLMA_254_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK

 CLMA_254_148/Q0                   tco                   0.222       5.058 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/Q
                                   net (fanout=3)        0.086       5.144         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4]
 CLMS_254_149/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.144         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_254_149/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.865                          
 clock uncertainty                                       0.000       4.865                          

 Hold time                                              -0.035       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.497      28.497         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.497 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.082         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_254_141/Y2                   tco                   0.375      30.457 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.585      31.042         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_242_141/Y0                   td                    0.320      31.362 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=2)        0.444      31.806         u_CORES/u_debug_core_0/u_hub_data_decode/_N5702
 CLMA_230_141/Y1                   td                    0.212      32.018 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=13)       0.616      32.634         u_CORES/u_debug_core_0/_N5740
 CLMS_222_129/Y2                   td                    0.210      32.844 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.599      33.443         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_210_124/Y1                   td                    0.460      33.903 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908/gateop_perm/Z
                                   net (fanout=8)        0.740      34.643         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908
                                   td                    0.474      35.117 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      35.117         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N71
 CLMS_202_129/COUT                 td                    0.058      35.175 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      35.175         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N73
                                   td                    0.058      35.233 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      35.233         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N75
                                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  35.233         Logic Levels: 5  
                                                                                   Logic: 2.167ns(42.070%), Route: 2.984ns(57.930%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.305      53.305         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      53.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.531      54.836         ntclkbufg_1      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.836                          
 clock uncertainty                                      -0.050      54.786                          

 Setup time                                             -0.167      54.619                          

 Data required time                                                 54.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.619                          
 Data arrival time                                                  35.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.497      28.497         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.497 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.082         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_254_141/Y2                   tco                   0.375      30.457 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.585      31.042         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_242_141/Y0                   td                    0.320      31.362 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=2)        0.444      31.806         u_CORES/u_debug_core_0/u_hub_data_decode/_N5702
 CLMA_230_141/Y1                   td                    0.212      32.018 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=13)       0.616      32.634         u_CORES/u_debug_core_0/_N5740
 CLMS_222_129/Y2                   td                    0.210      32.844 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.599      33.443         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_210_124/Y1                   td                    0.460      33.903 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908/gateop_perm/Z
                                   net (fanout=8)        0.740      34.643         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908
                                   td                    0.474      35.117 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      35.117         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N71
 CLMS_202_129/COUT                 td                    0.058      35.175 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      35.175         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N73
 CLMS_202_133/CIN                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  35.175         Logic Levels: 5  
                                                                                   Logic: 2.109ns(41.410%), Route: 2.984ns(58.590%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.305      53.305         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      53.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.531      54.836         ntclkbufg_1      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.836                          
 clock uncertainty                                      -0.050      54.786                          

 Setup time                                             -0.170      54.616                          

 Data required time                                                 54.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.616                          
 Data arrival time                                                  35.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.246  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  5.082
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.497      28.497         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.497 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.082         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_254_141/Y2                   tco                   0.375      30.457 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.585      31.042         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_242_141/Y0                   td                    0.320      31.362 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=2)        0.444      31.806         u_CORES/u_debug_core_0/u_hub_data_decode/_N5702
 CLMA_230_141/Y1                   td                    0.212      32.018 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=13)       0.616      32.634         u_CORES/u_debug_core_0/_N5740
 CLMS_222_129/Y2                   td                    0.210      32.844 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.599      33.443         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_210_124/Y1                   td                    0.460      33.903 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908/gateop_perm/Z
                                   net (fanout=8)        0.740      34.643         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908
                                   td                    0.458      35.101 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      35.101         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N71
                                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  35.101         Logic Levels: 4  
                                                                                   Logic: 2.035ns(40.546%), Route: 2.984ns(59.454%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.305      53.305         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      53.305 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.531      54.836         ntclkbufg_1      
 CLMS_202_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.836                          
 clock uncertainty                                      -0.050      54.786                          

 Setup time                                             -0.167      54.619                          

 Data required time                                                 54.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.619                          
 Data arrival time                                                  35.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.669
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.138      28.138         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.138 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.669         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_254_144/Y0                   tco                   0.284      29.953 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.088      30.041         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_254_145/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.041         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.344%), Route: 0.088ns(23.656%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_254_145/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.035       5.343                          

 Data required time                                                  5.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.343                          
 Data arrival time                                                  30.041                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.669
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.138      28.138         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.138 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.669         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_254_144/Q2                   tco                   0.224      29.893 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.086      29.979         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_254_145/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.979         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_254_145/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.106       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                  29.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.328
  Launch Clock Delay      :  4.669
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.138      28.138         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      28.138 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.669         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_254_144/Q3                   tco                   0.221      29.890 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.086      29.976         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMS_254_145/C1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.976         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.743       3.743         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       3.743 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.585       5.328         ntclkbufg_1      
 CLMS_254_145/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.328                          
 clock uncertainty                                       0.050       5.378                          

 Hold time                                              -0.121       5.257                          

 Data required time                                                  5.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.257                          
 Data arrival time                                                  29.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.669
  Launch Clock Delay      :  5.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.831      78.831         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      78.831 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.610      80.441         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_145/Q2                   tco                   0.289      80.730 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.421      81.151         u_CORES/conf_sel [0]
 CLMS_254_141/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.151         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.704%), Route: 0.421ns(59.296%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.138     128.138         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.138 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.669         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.669                          
 clock uncertainty                                      -0.050     129.619                          

 Setup time                                             -0.617     129.002                          

 Data required time                                                129.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.002                          
 Data arrival time                                                  81.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.669
  Launch Clock Delay      :  5.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.831      78.831         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      78.831 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.610      80.441         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_145/Q2                   tco                   0.289      80.730 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.421      81.151         u_CORES/conf_sel [0]
 CLMS_254_141/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.151         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.704%), Route: 0.421ns(59.296%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.138     128.138         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.138 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.669         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.669                          
 clock uncertainty                                      -0.050     129.619                          

 Setup time                                             -0.617     129.002                          

 Data required time                                                129.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.002                          
 Data arrival time                                                  81.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.669
  Launch Clock Delay      :  5.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.831      78.831         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      78.831 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.610      80.441         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_145/Q2                   tco                   0.289      80.730 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.421      81.151         u_CORES/conf_sel [0]
 CLMS_254_141/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.151         Logic Levels: 0  
                                                                                   Logic: 0.289ns(40.704%), Route: 0.421ns(59.296%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.138     128.138         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.138 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.669         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.669                          
 clock uncertainty                                      -0.050     129.619                          

 Setup time                                             -0.617     129.002                          

 Data required time                                                129.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.002                          
 Data arrival time                                                  81.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.463     128.463         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.552     130.015         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_148/Q3                   tco                   0.221     130.236 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.356     130.592         u_CORES/id_o [2] 
 CLMA_254_144/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.592         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.302%), Route: 0.356ns(61.698%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.497     128.497         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.497 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.082         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.082                          
 clock uncertainty                                       0.050     130.132                          

 Hold time                                               0.053     130.185                          

 Data required time                                                130.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.185                          
 Data arrival time                                                 130.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.463     128.463         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.552     130.015         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_148/Q0                   tco                   0.222     130.237 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.371     130.608         u_CORES/id_o [4] 
 CLMA_254_144/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.608         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.437%), Route: 0.371ns(62.563%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.497     128.497         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.497 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.082         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.082                          
 clock uncertainty                                       0.050     130.132                          

 Hold time                                              -0.024     130.108                          

 Data required time                                                130.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.108                          
 Data arrival time                                                 130.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.082
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.463     128.463         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000     128.463 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      1.552     130.015         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_148/Q2                   tco                   0.249     130.264 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.360     130.624         u_CORES/id_o [3] 
 CLMS_254_141/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.624         Logic Levels: 0  
                                                                                   Logic: 0.249ns(40.887%), Route: 0.360ns(59.113%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.497     128.497         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     128.497 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.082         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.082                          
 clock uncertainty                                       0.050     130.132                          

 Hold time                                              -0.014     130.118                          

 Data required time                                                130.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.118                          
 Data arrival time                                                 130.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.291       5.718 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      1.381       7.099         u_CORES/u_debug_core_0/resetn
 CLMS_214_69/RSCO                  td                    0.147       7.246 f       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.246         ntR686           
 CLMS_214_73/RSCO                  td                    0.147       7.393 f       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.393         ntR685           
 CLMS_214_77/RSCO                  td                    0.147       7.540 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.540         ntR684           
 CLMS_214_81/RSCO                  td                    0.147       7.687 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.687         ntR683           
 CLMS_214_85/RSCO                  td                    0.147       7.834 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.834         ntR682           
 CLMS_214_89/RSCO                  td                    0.147       7.981 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.981         ntR681           
 CLMS_214_93/RSCO                  td                    0.147       8.128 f       u_CORES/u_debug_core_0/TRIG0_ff[1][136]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.128         ntR680           
 CLMS_214_97/RSCO                  td                    0.147       8.275 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[350]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.275         ntR679           
 CLMS_214_101/RSCO                 td                    0.147       8.422 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.422         ntR678           
 CLMS_214_105/RSCO                 td                    0.147       8.569 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.569         ntR677           
 CLMS_214_109/RSCO                 td                    0.147       8.716 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[298]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.716         ntR676           
 CLMS_214_113/RSCO                 td                    0.147       8.863 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.863         ntR675           
 CLMS_214_117/RSCO                 td                    0.147       9.010 f       u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.010         ntR674           
 CLMS_214_121/RSCO                 td                    0.147       9.157 f       u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.157         ntR673           
 CLMS_214_125/RSCO                 td                    0.147       9.304 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.304         ntR672           
 CLMS_214_129/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.304         Logic Levels: 15 
                                                                                   Logic: 2.496ns(64.380%), Route: 1.381ns(35.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.291       5.718 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      1.381       7.099         u_CORES/u_debug_core_0/resetn
 CLMS_214_69/RSCO                  td                    0.147       7.246 f       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.246         ntR686           
 CLMS_214_73/RSCO                  td                    0.147       7.393 f       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.393         ntR685           
 CLMS_214_77/RSCO                  td                    0.147       7.540 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.540         ntR684           
 CLMS_214_81/RSCO                  td                    0.147       7.687 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.687         ntR683           
 CLMS_214_85/RSCO                  td                    0.147       7.834 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.834         ntR682           
 CLMS_214_89/RSCO                  td                    0.147       7.981 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.981         ntR681           
 CLMS_214_93/RSCO                  td                    0.147       8.128 f       u_CORES/u_debug_core_0/TRIG0_ff[1][136]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.128         ntR680           
 CLMS_214_97/RSCO                  td                    0.147       8.275 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[350]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.275         ntR679           
 CLMS_214_101/RSCO                 td                    0.147       8.422 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.422         ntR678           
 CLMS_214_105/RSCO                 td                    0.147       8.569 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.569         ntR677           
 CLMS_214_109/RSCO                 td                    0.147       8.716 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[298]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.716         ntR676           
 CLMS_214_113/RSCO                 td                    0.147       8.863 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.863         ntR675           
 CLMS_214_117/RSCO                 td                    0.147       9.010 f       u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.010         ntR674           
 CLMS_214_121/RSCO                 td                    0.147       9.157 f       u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.157         ntR673           
 CLMS_214_125/RSCO                 td                    0.147       9.304 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.304         ntR672           
 CLMS_214_129/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.304         Logic Levels: 15 
                                                                                   Logic: 2.496ns(64.380%), Route: 1.381ns(35.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][109]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.291       5.718 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      1.381       7.099         u_CORES/u_debug_core_0/resetn
 CLMS_214_69/RSCO                  td                    0.147       7.246 f       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.246         ntR686           
 CLMS_214_73/RSCO                  td                    0.147       7.393 f       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.393         ntR685           
 CLMS_214_77/RSCO                  td                    0.147       7.540 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.540         ntR684           
 CLMS_214_81/RSCO                  td                    0.147       7.687 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.687         ntR683           
 CLMS_214_85/RSCO                  td                    0.147       7.834 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.834         ntR682           
 CLMS_214_89/RSCO                  td                    0.147       7.981 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.981         ntR681           
 CLMS_214_93/RSCO                  td                    0.147       8.128 f       u_CORES/u_debug_core_0/TRIG0_ff[1][136]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.128         ntR680           
 CLMS_214_97/RSCO                  td                    0.147       8.275 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[350]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.275         ntR679           
 CLMS_214_101/RSCO                 td                    0.147       8.422 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.422         ntR678           
 CLMS_214_105/RSCO                 td                    0.147       8.569 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.569         ntR677           
 CLMS_214_109/RSCO                 td                    0.147       8.716 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[298]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.716         ntR676           
 CLMS_214_113/RSCO                 td                    0.147       8.863 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.863         ntR675           
 CLMS_214_117/RSCO                 td                    0.147       9.010 f       u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.010         ntR674           
 CLMS_214_121/RSCO                 td                    0.147       9.157 f       u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.157         ntR673           
 CLMS_214_125/RSCO                 td                    0.147       9.304 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.304         ntR672           
 CLMS_214_129/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][109]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.304         Logic Levels: 15 
                                                                                   Logic: 2.496ns(64.380%), Route: 1.381ns(35.620%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      25.095         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][109]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][242]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531       5.095         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.224       5.319 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      0.322       5.641         u_CORES/u_debug_core_0/resetn
 CLMS_190_149/RSCO                 td                    0.105       5.746 r       u_CORES/u_debug_core_0/data_pipe[1][160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.746         ntR893           
 CLMS_190_153/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][242]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.746         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.538%), Route: 0.322ns(49.462%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMS_190_153/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][242]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][243]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531       5.095         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.224       5.319 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      0.322       5.641         u_CORES/u_debug_core_0/resetn
 CLMS_190_149/RSCO                 td                    0.105       5.746 r       u_CORES/u_debug_core_0/data_pipe[1][160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.746         ntR893           
 CLMS_190_153/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][243]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.746         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.538%), Route: 0.322ns(49.462%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMS_190_153/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][243]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][243]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531       5.095         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.224       5.319 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      0.322       5.641         u_CORES/u_debug_core_0/resetn
 CLMS_190_149/RSCO                 td                    0.105       5.746 r       u_CORES/u_debug_core_0/data_pipe[1][160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.746         ntR893           
 CLMS_190_153/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][243]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.746         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.538%), Route: 0.322ns(49.462%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585       5.427         ntclkbufg_0      
 CLMS_190_153/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][243]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.615                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.919
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            80.000      80.000 r                        
 P20                                                     0.000      80.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      80.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      81.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      81.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      81.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      83.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      83.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      85.427         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.287      85.714 f       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       1.363      87.077         hdmi_valid       
 CLMA_266_72/Y2                    td                    0.341      87.418 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        2.395      89.813         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                  89.813         Logic Levels: 1  
                                                                                   Logic: 0.628ns(14.318%), Route: 3.758ns(85.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     103.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     103.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665     105.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100     105.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     106.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     106.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     107.919         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.265     108.184                          
 clock uncertainty                                      -0.150     108.034                          

 Recovery time                                          -0.617     107.417                          

 Data required time                                                107.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.417                          
 Data arrival time                                                  89.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.604                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.350
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     103.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000     103.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531     105.095         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.226     105.321 r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       1.085     106.406         hdmi_valid       
 CLMA_266_72/Y2                    td                    0.229     106.635 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        1.930     108.565         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                 108.565         Logic Levels: 1  
                                                                                   Logic: 0.455ns(13.112%), Route: 3.015ns(86.888%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254     101.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     101.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     103.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     103.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738     105.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107     105.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078     106.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     106.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585     108.350         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.265     108.085                          
 clock uncertainty                                       0.150     108.235                          

 Removal time                                           -0.226     108.009                          

 Data required time                                                108.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.009                          
 Data arrival time                                                 108.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.919
  Launch Clock Delay      :  8.350
  Clock Pessimism Removal :  0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 CLMS_262_73/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMS_262_73/Q0                    tco                   0.289       8.639 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.398       9.037         rstn_1ms[9]      
 CLMA_266_72/Y0                    td                    0.487       9.524 r       N109_11/gateop_perm/Z
                                   net (fanout=1)        0.406       9.930         _N10555          
 CLMS_262_77/Y2                    td                    0.210      10.140 r       N109_14/gateop_perm/Z
                                   net (fanout=3)        0.410      10.550         N109             
 CLMA_266_72/Y2                    td                    0.196      10.746 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        2.395      13.141         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                  13.141         Logic Levels: 3  
                                                                                   Logic: 1.182ns(24.671%), Route: 3.609ns(75.329%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395     103.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     103.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665     105.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100     105.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     106.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     106.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     107.919         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.402     108.321                          
 clock uncertainty                                      -0.150     108.171                          

 Recovery time                                          -0.617     107.554                          

 Data required time                                                107.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                107.554                          
 Data arrival time                                                  13.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.413                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.350
  Launch Clock Delay      :  7.919
  Clock Pessimism Removal :  -0.402

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665       5.229         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.100       5.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       6.388         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.388 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       7.919         ntclkbufg_3      
 CLMS_262_77/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_262_77/Q0                    tco                   0.222       8.141 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.086       8.227         rstn_1ms[13]     
 CLMS_262_77/Y2                    td                    0.340       8.567 r       N109_14/gateop_perm/Z
                                   net (fanout=3)        0.338       8.905         N109             
 CLMA_266_72/Y2                    td                    0.162       9.067 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        1.930      10.997         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                  10.997         Logic Levels: 2  
                                                                                   Logic: 0.724ns(23.522%), Route: 2.354ns(76.478%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.402       7.948                          
 clock uncertainty                                       0.000       7.948                          

 Removal time                                           -0.226       7.722                          

 Data required time                                                  7.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.722                          
 Data arrival time                                                  10.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.275                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d0/opit_0/CLK

 CLMA_214_88/Q1                    tco                   0.291       5.814 r       hdmi_eth_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.401       6.215         hdmi_eth_zoom/vs_in_d0
 CLMA_210_85/Y3                    td                    0.315       6.530 f       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       1.794       8.324         hdmi_eth_zoom/N47
 DRM_178_24/RSTA[0]                                                        f       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.324         Logic Levels: 1  
                                                                                   Logic: 0.606ns(21.635%), Route: 2.195ns(78.365%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531    1005.190         ntclkbufg_2      
 DRM_178_24/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                          -0.115    1005.322                          

 Data required time                                               1005.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.322                          
 Data arrival time                                                   8.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.998                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d0/opit_0/CLK

 CLMA_214_88/Q1                    tco                   0.291       5.814 r       hdmi_eth_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.401       6.215         hdmi_eth_zoom/vs_in_d0
 CLMA_210_85/Y3                    td                    0.303       6.518 r       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       1.595       8.113         hdmi_eth_zoom/N47
 DRM_178_44/RSTA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.113         Logic Levels: 1  
                                                                                   Logic: 0.594ns(22.934%), Route: 1.996ns(77.066%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531    1005.190         ntclkbufg_2      
 DRM_178_44/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                          -0.134    1005.303                          

 Data required time                                               1005.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.303                          
 Data arrival time                                                   8.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d0/opit_0/CLK

 CLMA_214_88/Q1                    tco                   0.291       5.814 r       hdmi_eth_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.401       6.215         hdmi_eth_zoom/vs_in_d0
 CLMA_210_85/Y3                    td                    0.315       6.530 f       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       1.538       8.068         hdmi_eth_zoom/N47
 DRM_234_4/RSTA[0]                                                         f       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.068         Logic Levels: 1  
                                                                                   Logic: 0.606ns(23.811%), Route: 1.939ns(76.189%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531    1005.190         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Recovery time                                          -0.115    1005.322                          

 Data required time                                               1005.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.322                          
 Data arrival time                                                   8.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.254                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531       5.190         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d1/opit_0/CLK

 CLMA_214_88/Q0                    tco                   0.222       5.412 f       hdmi_eth_zoom/vs_in_d1/opit_0/Q
                                   net (fanout=1)        0.314       5.726         hdmi_eth_zoom/vs_in_d1
 CLMA_210_85/Y3                    td                    0.156       5.882 f       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       0.753       6.635         hdmi_eth_zoom/N47
 DRM_234_88/RSTA[0]                                                        f       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.635         Logic Levels: 1  
                                                                                   Logic: 0.378ns(26.159%), Route: 1.067ns(73.841%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 DRM_234_88/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.455                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531       5.190         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d1/opit_0/CLK

 CLMA_214_88/Q0                    tco                   0.222       5.412 f       hdmi_eth_zoom/vs_in_d1/opit_0/Q
                                   net (fanout=1)        0.314       5.726         hdmi_eth_zoom/vs_in_d1
 CLMA_210_85/Y3                    td                    0.156       5.882 f       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       0.832       6.714         hdmi_eth_zoom/N47
 DRM_178_68/RSTA[0]                                                        f       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.714         Logic Levels: 1  
                                                                                   Logic: 0.378ns(24.803%), Route: 1.146ns(75.197%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 DRM_178_68/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.534                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.531       5.190         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d1/opit_0/CLK

 CLMA_214_88/Q0                    tco                   0.222       5.412 f       hdmi_eth_zoom/vs_in_d1/opit_0/Q
                                   net (fanout=1)        0.314       5.726         hdmi_eth_zoom/vs_in_d1
 CLMA_210_85/Y3                    td                    0.162       5.888 r       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       0.911       6.799         hdmi_eth_zoom/N47
 DRM_234_44/RSTA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.799         Logic Levels: 1  
                                                                                   Logic: 0.384ns(23.866%), Route: 1.225ns(76.134%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      1.585       5.523         ntclkbufg_2      
 DRM_234_44/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.073       5.153                          

 Data required time                                                  5.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.153                          
 Data arrival time                                                   6.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.646                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.291      10.321 r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.611      10.932         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.295      11.227 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.643      11.870         eth_udp_test/eth_fifo_rst
 CLMS_174_205/RS                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  11.870         Logic Levels: 1  
                                                                                   Logic: 0.586ns(31.848%), Route: 1.254ns(68.152%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531    1008.446         rgmii_clk        
 CLMS_174_205/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.548    1009.994                          
 clock uncertainty                                      -0.050    1009.944                          

 Recovery time                                          -0.617    1009.327                          

 Data required time                                               1009.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.327                          
 Data arrival time                                                  11.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.457                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.291      10.321 r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.611      10.932         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.295      11.227 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.643      11.870         eth_udp_test/eth_fifo_rst
 CLMA_174_204/RS                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.870         Logic Levels: 1  
                                                                                   Logic: 0.586ns(31.848%), Route: 1.254ns(68.152%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531    1008.446         rgmii_clk        
 CLMA_174_204/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.548    1009.994                          
 clock uncertainty                                      -0.050    1009.944                          

 Recovery time                                          -0.617    1009.327                          

 Data required time                                               1009.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.327                          
 Data arrival time                                                  11.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.457                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.446
  Launch Clock Delay      :  10.030
  Clock Pessimism Removal :  1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.291      10.321 r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.611      10.932         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.295      11.227 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.613      11.840         eth_udp_test/eth_fifo_rst
 CLMS_170_197/RS                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.840         Logic Levels: 1  
                                                                                   Logic: 0.586ns(32.376%), Route: 1.224ns(67.624%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047    1001.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1001.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636    1001.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1004.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1006.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1006.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531    1008.446         rgmii_clk        
 CLMS_170_197/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.548    1009.994                          
 clock uncertainty                                      -0.050    1009.944                          

 Recovery time                                          -0.617    1009.327                          

 Data required time                                               1009.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1009.327                          
 Data arrival time                                                  11.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.487                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531       8.446         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.224       8.670 f       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.496       9.166         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.208       9.374 r       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.313       9.687         eth_udp_test/eth_fifo_rst
 CLMA_182_184/RSCO                 td                    0.105       9.792 r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.792         ntR101           
 CLMA_182_192/RSCI                                                         r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.792         Logic Levels: 2  
                                                                                   Logic: 0.537ns(39.896%), Route: 0.809ns(60.104%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMA_182_192/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Removal time                                            0.000       8.482                          

 Data required time                                                  8.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.482                          
 Data arrival time                                                   9.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.310                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531       8.446         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.224       8.670 f       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.496       9.166         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.208       9.374 r       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.313       9.687         eth_udp_test/eth_fifo_rst
 CLMA_182_184/RSCO                 td                    0.105       9.792 r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.792         ntR101           
 CLMA_182_192/RSCI                                                         r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.792         Logic Levels: 2  
                                                                                   Logic: 0.537ns(39.896%), Route: 0.809ns(60.104%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 CLMA_182_192/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Removal time                                            0.000       8.482                          

 Data required time                                                  8.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.482                          
 Data arrival time                                                   9.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.310                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.030
  Launch Clock Delay      :  8.446
  Clock Pessimism Removal :  -1.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.047       1.104 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       1.152 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.636       1.788         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       4.362 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       6.915         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       6.915 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.531       8.446         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.224       8.670 f       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.496       9.166         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.206       9.372 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.486       9.858         eth_udp_test/eth_fifo_rst
 DRM_178_192/RSTB[0]                                                       f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.858         Logic Levels: 1  
                                                                                   Logic: 0.430ns(30.453%), Route: 0.982ns(69.547%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.254       1.311 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       1.387 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.647       2.034         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       5.846 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599       8.445         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.445 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.585      10.030         rgmii_clk        
 DRM_178_192/CLKB[0]                                                       r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.548       8.482                          
 clock uncertainty                                       0.000       8.482                          

 Removal time                                           -0.022       8.460                          

 Data required time                                                  8.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.460                          
 Data arrival time                                                   9.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.398                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      21.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      23.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      25.427         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.287      25.714 f       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.634      26.348         ad_valid         
 CLMA_222_84/Y3                    td                    0.315      26.663 f       N19_inv/gateop_perm/Z
                                   net (fanout=29)       3.817      30.480         N19              
 CLMA_230_69/RS                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.480         Logic Levels: 1  
                                                                                   Logic: 0.602ns(11.914%), Route: 4.451ns(88.086%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_230_69/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.265      48.180                          
 clock uncertainty                                      -0.150      48.030                          

 Recovery time                                          -0.617      47.413                          

 Data required time                                                 47.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.413                          
 Data arrival time                                                  30.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.933                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      21.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      23.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      25.427         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.287      25.714 f       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.634      26.348         ad_valid         
 CLMA_222_84/Y3                    td                    0.315      26.663 f       N19_inv/gateop_perm/Z
                                   net (fanout=29)       3.817      30.480         N19              
 CLMA_230_69/RS                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.480         Logic Levels: 1  
                                                                                   Logic: 0.602ns(11.914%), Route: 4.451ns(88.086%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_230_69/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.265      48.180                          
 clock uncertainty                                      -0.150      48.030                          

 Recovery time                                          -0.617      47.413                          

 Data required time                                                 47.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.413                          
 Data arrival time                                                  30.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.933                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.915
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      21.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      23.842         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      23.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.585      25.427         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.287      25.714 f       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.634      26.348         ad_valid         
 CLMA_222_84/Y3                    td                    0.315      26.663 f       N19_inv/gateop_perm/Z
                                   net (fanout=29)       3.817      30.480         N19              
 CLMA_230_69/RS                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.480         Logic Levels: 1  
                                                                                   Logic: 0.602ns(11.914%), Route: 4.451ns(88.086%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.564 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.665      45.229         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.096      45.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      46.384         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.384 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      47.915         ntclkbufg_4      
 CLMA_230_69/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.265      48.180                          
 clock uncertainty                                      -0.150      48.030                          

 Recovery time                                          -0.617      47.413                          

 Data required time                                                 47.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.413                          
 Data arrival time                                                  30.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.933                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      45.095         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.226      45.321 r       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.501      45.822         ad_valid         
 CLMA_222_84/Y3                    td                    0.217      46.039 r       N19_inv/gateop_perm/Z
                                   net (fanout=29)       2.675      48.714         N19              
 CLMA_230_68/RSCO                  td                    0.105      48.819 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      48.819         ntR7             
 CLMA_230_72/RSCI                                                          r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                  48.819         Logic Levels: 2  
                                                                                   Logic: 0.548ns(14.715%), Route: 3.176ns(85.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738      45.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101      45.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      46.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585      48.344         ntclkbufg_4      
 CLMA_230_72/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.265      48.079                          
 clock uncertainty                                       0.150      48.229                          

 Removal time                                            0.000      48.229                          

 Data required time                                                 48.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.229                          
 Data arrival time                                                  48.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.590                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      45.095         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.226      45.321 r       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.501      45.822         ad_valid         
 CLMA_222_84/Y3                    td                    0.217      46.039 r       N19_inv/gateop_perm/Z
                                   net (fanout=29)       2.675      48.714         N19              
 CLMA_230_68/RSCO                  td                    0.105      48.819 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      48.819         ntR7             
 CLMA_230_72/RSCI                                                          r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                  48.819         Logic Levels: 2  
                                                                                   Logic: 0.548ns(14.715%), Route: 3.176ns(85.285%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738      45.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101      45.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      46.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585      48.344         ntclkbufg_4      
 CLMA_230_72/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.265      48.079                          
 clock uncertainty                                       0.150      48.229                          

 Removal time                                            0.000      48.229                          

 Data required time                                                 48.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.229                          
 Data arrival time                                                  48.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.590                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.984  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.344
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      43.564         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      43.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     1.531      45.095         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.226      45.321 r       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.501      45.822         ad_valid         
 CLMA_222_84/Y3                    td                    0.217      46.039 r       N19_inv/gateop_perm/Z
                                   net (fanout=29)       2.664      48.703         N19              
 CLMA_242_60/RS                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  48.703         Logic Levels: 1  
                                                                                   Logic: 0.443ns(12.278%), Route: 3.165ns(87.722%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438      43.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      43.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738      45.580         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.101      45.681 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078      46.759         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      46.759 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585      48.344         ntclkbufg_4      
 CLMA_242_60/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.265      48.079                          
 clock uncertainty                                       0.150      48.229                          

 Removal time                                           -0.226      48.003                          

 Data required time                                                 48.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 48.003                          
 Data arrival time                                                  48.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.700                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       3.842 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.738       5.580         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.107       5.687 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       6.765         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       6.765 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       8.350         ntclkbufg_3      
 CLMS_262_73/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMS_262_73/Q0                    tco                   0.289       8.639 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.398       9.037         rstn_1ms[9]      
 CLMA_266_72/Y0                    td                    0.487       9.524 r       N109_11/gateop_perm/Z
                                   net (fanout=1)        0.406       9.930         _N10555          
 CLMS_262_77/Y2                    td                    0.210      10.140 r       N109_14/gateop_perm/Z
                                   net (fanout=3)        0.403      10.543         N109             
 CLMA_266_72/Y1                    td                    0.316      10.859 f       N81/gateop_perm/Z
                                   net (fanout=1)        1.317      12.176         nt_rstn_out      
 IOL_327_42/DO                     td                    0.139      12.315 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.315         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.962      16.277 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060      16.337         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                  16.337         Logic Levels: 5  
                                                                                   Logic: 5.403ns(67.647%), Route: 2.584ns(32.353%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.367       1.424 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.424         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.075       1.499 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.645       2.144         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.829       5.973 f       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.598       8.571         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.571 f       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.728      10.299         rgmii_clk        
 IOL_323_374/CLK_SYS                                                       f       rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.547      10.846 f       rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000      10.846         rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    4.229      15.075 f       rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      15.198         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  15.198         Logic Levels: 1  
                                                                                   Logic: 4.776ns(97.489%), Route: 0.123ns(2.511%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    1.367       1.424 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.424         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.075       1.499 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.645       2.144         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    3.829       5.973 f       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.598       8.571         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       8.571 f       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.728      10.299         rgmii_clk        
 IOL_323_373/CLK_SYS                                                       f       rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_373/DO                    tco                   0.547      10.846 f       rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000      10.846         rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/ntO
 IOBS_TB_321_376/PAD               td                    4.229      15.075 f       rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      15.198         nt_rgmii_txd[2]  
 C18                                                                       f       rgmii_txd[2] (port)

 Data arrival time                                                  15.198         Logic Levels: 1  
                                                                                   Logic: 4.776ns(97.489%), Route: 0.123ns(2.511%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    1.047       1.118 r       rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_234_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_178_68/CLKA[0]      hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_68/CLKA[0]      hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_68/CLKB[0]      hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_162_137/CLK        adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_162_137/CLK        adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_154_113/CLK        adda/cnt[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_202_205/CLK        eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_202_205/CLK        eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_190_209/CLK        eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           Low Pulse Width   DRM_234_68/CLKA[0]      ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.102      20.000          0.898           High Pulse Width  DRM_234_68/CLKA[0]      ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.380      20.000          0.620           Low Pulse Width   CLMS_226_69/CLK         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_234_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_254_141/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_254_141/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_254_141/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK
Endpoint    : key_switch/key_ethernet/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMS_262_173/CLK                                                          r       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK

 CLMS_262_173/Q3                   tco                   0.220       3.587 f       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.349       3.936         key_switch/key_ethernet/U_btn_deb/cnt[0] [16]
 CLMA_266_172/Y0                   td                    0.380       4.316 f       key_switch/key_ethernet/U_btn_deb/N23_15/gateop_perm/Z
                                   net (fanout=1)        0.264       4.580         key_switch/key_ethernet/U_btn_deb/_N10541
 CLMA_266_164/Y3                   td                    0.354       4.934 r       key_switch/key_ethernet/U_btn_deb/N23_19/gateop_perm/Z
                                   net (fanout=2)        0.073       5.007         key_switch/key_ethernet/U_btn_deb/N23
 CLMA_266_164/Y2                   td                    0.264       5.271 f       key_switch/key_ethernet/U_btn_deb/cnt[0][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        0.237       5.508         key_switch/key_ethernet/U_btn_deb/cnt[0][19:0]_or
 CLMS_262_161/RSCO                 td                    0.113       5.621 f       key_switch/key_ethernet/U_btn_deb/cnt[0][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.621         ntR408           
 CLMS_262_165/RSCO                 td                    0.113       5.734 f       key_switch/key_ethernet/U_btn_deb/cnt[0][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.734         ntR407           
 CLMS_262_169/RSCO                 td                    0.113       5.847 f       key_switch/key_ethernet/U_btn_deb/cnt[0][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.847         ntR406           
 CLMS_262_173/RSCO                 td                    0.113       5.960 f       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.960         ntR405           
 CLMS_262_177/RSCI                                                         f       key_switch/key_ethernet/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS

 Data arrival time                                                   5.960         Logic Levels: 7  
                                                                                   Logic: 1.670ns(64.404%), Route: 0.923ns(35.596%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMS_262_177/CLK                                                          r       key_switch/key_ethernet/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.269      23.033                          

 Data required time                                                 23.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.033                          
 Data arrival time                                                   5.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.073                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
Endpoint    : key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_274_140/CLK                                                          r       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK

 CLMA_274_140/Q1                   tco                   0.223       3.590 f       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.372       3.962         key_switch/key_ad/U_btn_deb/cnt[0] [18]
 CLMA_282_136/Y0                   td                    0.380       4.342 f       key_switch/key_ad/U_btn_deb/N23_15/gateop_perm/Z
                                   net (fanout=1)        0.266       4.608         key_switch/key_ad/U_btn_deb/_N10505
 CLMA_282_128/Y1                   td                    0.360       4.968 r       key_switch/key_ad/U_btn_deb/N23_19/gateop_perm/Z
                                   net (fanout=2)        0.073       5.041         key_switch/key_ad/U_btn_deb/N23
 CLMA_282_128/Y2                   td                    0.150       5.191 f       key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        0.272       5.463         key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or
 CLMA_274_124/RSCO                 td                    0.113       5.576 f       key_switch/key_ad/U_btn_deb/cnt[0][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.576         ntR404           
 CLMA_274_128/RSCO                 td                    0.113       5.689 f       key_switch/key_ad/U_btn_deb/cnt[0][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.689         ntR403           
 CLMA_274_132/RSCO                 td                    0.113       5.802 f       key_switch/key_ad/U_btn_deb/cnt[0][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.802         ntR402           
 CLMA_274_136/RSCO                 td                    0.113       5.915 f       key_switch/key_ad/U_btn_deb/cnt[0][16]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.915         ntR401           
 CLMA_274_140/RSCI                                                         f       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/RS

 Data arrival time                                                   5.915         Logic Levels: 7  
                                                                                   Logic: 1.565ns(61.421%), Route: 0.983ns(38.579%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMA_274_140/CLK                                                          r       key_switch/key_ad/U_btn_deb/cnt[0][18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.202      23.367                          
 clock uncertainty                                      -0.050      23.317                          

 Setup time                                             -0.269      23.048                          

 Data required time                                                 23.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.048                          
 Data arrival time                                                   5.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.133                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK
Endpoint    : key_switch/key_ethernet/U_btn_deb/cnt[0][14]/opit_0_A2Q21/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMS_262_173/CLK                                                          r       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/CLK

 CLMS_262_173/Q3                   tco                   0.220       3.587 f       key_switch/key_ethernet/U_btn_deb/cnt[0][16]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.349       3.936         key_switch/key_ethernet/U_btn_deb/cnt[0] [16]
 CLMA_266_172/Y0                   td                    0.380       4.316 f       key_switch/key_ethernet/U_btn_deb/N23_15/gateop_perm/Z
                                   net (fanout=1)        0.264       4.580         key_switch/key_ethernet/U_btn_deb/_N10541
 CLMA_266_164/Y3                   td                    0.354       4.934 r       key_switch/key_ethernet/U_btn_deb/N23_19/gateop_perm/Z
                                   net (fanout=2)        0.073       5.007         key_switch/key_ethernet/U_btn_deb/N23
 CLMA_266_164/Y2                   td                    0.264       5.271 f       key_switch/key_ethernet/U_btn_deb/cnt[0][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        0.237       5.508         key_switch/key_ethernet/U_btn_deb/cnt[0][19:0]_or
 CLMS_262_161/RSCO                 td                    0.113       5.621 f       key_switch/key_ethernet/U_btn_deb/cnt[0][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.621         ntR408           
 CLMS_262_165/RSCO                 td                    0.113       5.734 f       key_switch/key_ethernet/U_btn_deb/cnt[0][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.734         ntR407           
 CLMS_262_169/RSCO                 td                    0.113       5.847 f       key_switch/key_ethernet/U_btn_deb/cnt[0][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.847         ntR406           
 CLMS_262_173/RSCI                                                         f       key_switch/key_ethernet/U_btn_deb/cnt[0][14]/opit_0_A2Q21/RS

 Data arrival time                                                   5.847         Logic Levels: 6  
                                                                                   Logic: 1.557ns(62.782%), Route: 0.923ns(37.218%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMS_262_173/CLK                                                          r       key_switch/key_ethernet/U_btn_deb/cnt[0][14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          

 Setup time                                             -0.269      23.047                          

 Data required time                                                 23.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.047                          
 Data arrival time                                                   5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895       3.165         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK

 CLMA_194_128/Q2                   tco                   0.180       3.345 f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.403         u_CORES/u_debug_core_0/TRIG0_ff[0] [3]
 CLMA_194_129/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_194_129/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                               0.040       3.220                          

 Data required time                                                  3.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.220                          
 Data arrival time                                                   3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895       3.165         ntclkbufg_0      
 CLMS_214_105/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/CLK

 CLMS_214_105/Q2                   tco                   0.180       3.345 f       u_CORES/u_debug_core_0/TRIG0_ff[1][65]/opit_0_inv/Q
                                   net (fanout=2)        0.061       3.406         u_CORES/u_debug_core_0/TRIG0_ff[1] [65]
 CLMA_214_104/CD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/D

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_214_104/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[65]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                               0.040       3.220                          

 Data required time                                                  3.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.220                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895       3.165         ntclkbufg_0      
 CLMA_182_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK

 CLMA_182_96/Q3                    tco                   0.178       3.343 f       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/Q
                                   net (fanout=1)        0.058       3.401         u_CORES/u_debug_core_0/trig0_d1 [21]
 CLMA_182_96/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/D

 Data arrival time                                                   3.401         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_182_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                               0.040       3.206                          

 Data required time                                                  3.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.206                          
 Data arrival time                                                   3.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.765  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.221      55.386 f       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.400      55.786         nt_da_data[0]    
 CLMA_166_120/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/D

 Data arrival time                                                  55.786         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.588%), Route: 0.400ns(64.412%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            60.000      60.000 r                        
 P20                                                     0.000      60.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      60.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      60.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      60.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      60.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      62.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      62.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      63.165         ntclkbufg_0      
 CLMA_166_120/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
 clock pessimism                                         0.235      63.400                          
 clock uncertainty                                      -0.050      63.350                          

 Setup time                                             -0.068      63.282                          

 Data required time                                                 63.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 63.282                          
 Data arrival time                                                  55.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.496                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.765  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q3                   tco                   0.220      55.385 f       adda/cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.380      55.765         nt_da_data[4]    
 CLMA_158_104/M0                                                           f       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/D

 Data arrival time                                                  55.765         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.667%), Route: 0.380ns(63.333%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            60.000      60.000 r                        
 P20                                                     0.000      60.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      60.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      60.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      60.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      60.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      62.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      62.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      63.165         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK
 clock pessimism                                         0.235      63.400                          
 clock uncertainty                                      -0.050      63.350                          

 Setup time                                             -0.068      63.282                          

 Data required time                                                 63.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 63.282                          
 Data arrival time                                                  55.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.517                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.765  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q0                   tco                   0.221      55.386 f       adda/cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.363      55.749         nt_da_data[1]    
 CLMA_154_109/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D

 Data arrival time                                                  55.749         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.842%), Route: 0.363ns(62.158%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            60.000      60.000 r                        
 P20                                                     0.000      60.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      60.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      60.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      60.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      60.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      62.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      62.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      63.165         ntclkbufg_0      
 CLMA_154_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK
 clock pessimism                                         0.235      63.400                          
 clock uncertainty                                      -0.050      63.350                          

 Setup time                                             -0.068      63.282                          

 Data required time                                                 63.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 63.282                          
 Data arrival time                                                  55.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.533                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.102

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408      52.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004      53.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074      53.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597      53.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      53.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918      54.897         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q3                   tco                   0.201      55.098 r       adda/cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.137      55.235         nt_da_data[4]    
 CLMA_158_108/M1                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/D

 Data arrival time                                                  55.235         Logic Levels: 0  
                                                                                   Logic: 0.201ns(59.467%), Route: 0.137ns(40.533%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      43.367         ntclkbufg_0      
 CLMA_158_108/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK
 clock pessimism                                        -0.102      43.265                          
 clock uncertainty                                       0.050      43.315                          

 Hold time                                              -0.011      43.304                          

 Data required time                                                 43.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.304                          
 Data arrival time                                                  55.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.931                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.102

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408      52.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004      53.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074      53.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597      53.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      53.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918      54.897         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_154_113/Q2                   tco                   0.200      55.097 r       adda/cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.140      55.237         nt_da_data[3]    
 CLMA_154_109/M2                                                           r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/D

 Data arrival time                                                  55.237         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.824%), Route: 0.140ns(41.176%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      43.367         ntclkbufg_0      
 CLMA_154_109/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK
 clock pessimism                                        -0.102      43.265                          
 clock uncertainty                                       0.050      43.315                          

 Hold time                                              -0.011      43.304                          

 Data required time                                                 43.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.304                          
 Data arrival time                                                  55.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.933                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.632  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.102

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408      52.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004      53.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074      53.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597      53.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      53.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918      54.897         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_154_117/Q0                   tco                   0.200      55.097 r       adda/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.145      55.242         nt_da_data[5]    
 CLMA_154_120/M0                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/D

 Data arrival time                                                  55.242         Logic Levels: 0  
                                                                                   Logic: 0.200ns(57.971%), Route: 0.145ns(42.029%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      43.367         ntclkbufg_0      
 CLMA_154_120/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK
 clock pessimism                                        -0.102      43.265                          
 clock uncertainty                                       0.050      43.315                          

 Hold time                                              -0.011      43.304                          

 Data required time                                                 43.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.304                          
 Data arrival time                                                  55.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.938                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_230_84/Q0                    tco                   0.221       5.300 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.705       6.005         ad_fifo_full     
 CLMS_186_89/M3                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/D

 Data arrival time                                                   6.005         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.866%), Route: 0.705ns(76.134%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMS_186_89/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK
 clock pessimism                                         0.165      23.330                          
 clock uncertainty                                      -0.050      23.280                          

 Setup time                                             -0.068      23.212                          

 Data required time                                                 23.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.212                          
 Data arrival time                                                   6.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.207                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.221       5.300 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.511       5.811         ad_fifo_wr_en    
 CLMA_182_96/M1                                                            f       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   5.811         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.191%), Route: 0.511ns(69.809%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMA_182_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                         0.165      23.330                          
 clock uncertainty                                      -0.050      23.280                          

 Setup time                                             -0.068      23.212                          

 Data required time                                                 23.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.212                          
 Data arrival time                                                   5.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.401                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.221       5.300 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.401       5.701         ad_fifo_wr_en    
 CLMA_190_100/AD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D

 Data arrival time                                                   5.701         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.531%), Route: 0.401ns(64.469%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMA_190_100/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK
 clock pessimism                                         0.165      23.330                          
 clock uncertainty                                      -0.050      23.280                          

 Setup time                                              0.024      23.304                          

 Data required time                                                 23.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.304                          
 Data arrival time                                                   5.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.603                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  4.823
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074       3.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       3.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       4.823         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.182       5.005 r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.301       5.306         ad_fifo_wr_en    
 CLMA_190_100/AD                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/D

 Data arrival time                                                   5.306         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.681%), Route: 0.301ns(62.319%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_190_100/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/CLK
 clock pessimism                                        -0.165       3.202                          
 clock uncertainty                                       0.050       3.252                          

 Hold time                                               0.034       3.286                          

 Data required time                                                  3.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.286                          
 Data arrival time                                                   5.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.020                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  4.823
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074       3.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       3.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       4.823         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_230_84/Q0                    tco                   0.182       5.005 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=27)       0.308       5.313         ad_fifo_full     
 CLMA_218_80/CD                                                            r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/D

 Data arrival time                                                   5.313         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.143%), Route: 0.308ns(62.857%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_218_80/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK
 clock pessimism                                        -0.165       3.202                          
 clock uncertainty                                       0.050       3.252                          

 Hold time                                               0.034       3.286                          

 Data required time                                                  3.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.286                          
 Data arrival time                                                   5.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.027                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  4.823
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074       3.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       3.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       4.823         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.182       5.005 r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.378       5.383         ad_fifo_wr_en    
 CLMA_182_96/M1                                                            r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   5.383         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.500%), Route: 0.378ns(67.500%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_182_96/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                        -0.165       3.202                          
 clock uncertainty                                       0.050       3.252                          

 Hold time                                              -0.011       3.241                          

 Data required time                                                  3.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.241                          
 Data arrival time                                                   5.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.142                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.827
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 CLMA_274_60/CLK                                                           r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK

 CLMA_274_60/Q2                    tco                   0.223       5.306 f       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/Q
                                   net (fanout=1)        0.442       5.748         ms72xx_ctl/data_out_rx [3]
 CLMS_274_61/Y2                    td                    0.381       6.129 f       ms72xx_ctl/ms7200_ctl/N40_6/gateop_perm/Z
                                   net (fanout=1)        0.071       6.200         ms72xx_ctl/ms7200_ctl/_N10581
 CLMS_274_61/Y1                    td                    0.359       6.559 f       ms72xx_ctl/ms7200_ctl/N40_8/gateop_perm/Z
                                   net (fanout=1)        0.298       6.857         ms72xx_ctl/ms7200_ctl/_N10583
 CLMS_274_81/Y3                    td                    0.151       7.008 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.259       7.267         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_270_80/Y1                    td                    0.151       7.418 f       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.478       7.896         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_80/Y2                    td                    0.150       8.046 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.347       8.393         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_80/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   8.393         Logic Levels: 5  
                                                                                   Logic: 1.415ns(42.749%), Route: 1.895ns(57.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     102.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     102.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981     103.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078     103.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     103.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     103.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     104.827         ntclkbufg_3      
 CLMA_274_80/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.241     105.068                          
 clock uncertainty                                      -0.150     104.918                          

 Setup time                                             -0.476     104.442                          

 Data required time                                                104.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.442                          
 Data arrival time                                                   8.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.049                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.827
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 CLMA_274_60/CLK                                                           r       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/CLK

 CLMA_274_60/Q2                    tco                   0.223       5.306 f       ms72xx_ctl/iic_dri_rx/data_out[3]/opit_0/Q
                                   net (fanout=1)        0.442       5.748         ms72xx_ctl/data_out_rx [3]
 CLMS_274_61/Y2                    td                    0.381       6.129 f       ms72xx_ctl/ms7200_ctl/N40_6/gateop_perm/Z
                                   net (fanout=1)        0.071       6.200         ms72xx_ctl/ms7200_ctl/_N10581
 CLMS_274_61/Y1                    td                    0.359       6.559 f       ms72xx_ctl/ms7200_ctl/N40_8/gateop_perm/Z
                                   net (fanout=1)        0.298       6.857         ms72xx_ctl/ms7200_ctl/_N10583
 CLMS_274_81/Y3                    td                    0.151       7.008 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.259       7.267         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_270_80/Y1                    td                    0.151       7.418 f       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.478       7.896         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_274_80/Y2                    td                    0.150       8.046 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.347       8.393         ms72xx_ctl/ms7200_ctl/N8
 CLMA_274_80/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   8.393         Logic Levels: 5  
                                                                                   Logic: 1.415ns(42.749%), Route: 1.895ns(57.251%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     102.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     102.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981     103.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078     103.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     103.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     103.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     104.827         ntclkbufg_3      
 CLMA_274_80/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.241     105.068                          
 clock uncertainty                                      -0.150     104.918                          

 Setup time                                             -0.476     104.442                          

 Data required time                                                104.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.442                          
 Data arrival time                                                   8.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.049                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.827
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q3                    tco                   0.222       5.305 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.298       5.603         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
 CLMA_282_92/Y0                    td                    0.378       5.981 f       ms72xx_ctl/ms7200_ctl/N2009_3/gateop_perm/Z
                                   net (fanout=6)        0.398       6.379         ms72xx_ctl/ms7200_ctl/_N8727
 CLMS_274_85/Y2                    td                    0.162       6.541 r       ms72xx_ctl/ms7200_ctl/N1341_5/gateop_perm/Z
                                   net (fanout=5)        0.214       6.755         ms72xx_ctl/ms7200_ctl/_N8815
 CLMS_282_85/Y3                    td                    0.222       6.977 f       ms72xx_ctl/ms7200_ctl/N1388/gateop_perm/Z
                                   net (fanout=7)        0.384       7.361         ms72xx_ctl/ms7200_ctl/N1388
 CLMA_270_84/Y0                    td                    0.162       7.523 r       ms72xx_ctl/ms7200_ctl/N70/gateop_perm/Z
                                   net (fanout=2)        0.076       7.599         ms72xx_ctl/ms7200_ctl/N2093 [1]
 CLMS_270_85/Y0                    td                    0.264       7.863 f       ms72xx_ctl/ms7200_ctl/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.357       8.220         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_274_80/Y1                    td                    0.162       8.382 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.265       8.647         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_274_72/C4                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.647         Logic Levels: 6  
                                                                                   Logic: 1.572ns(44.108%), Route: 1.992ns(55.892%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     102.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     102.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981     103.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078     103.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     103.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     103.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     104.827         ntclkbufg_3      
 CLMA_274_72/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.241     105.068                          
 clock uncertainty                                      -0.150     104.918                          

 Setup time                                             -0.094     104.824                          

 Data required time                                                104.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.824                          
 Data arrival time                                                   8.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.177                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078       3.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       3.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       3.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       4.827         ntclkbufg_3      
 CLMA_242_76/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_242_76/Q2                    tco                   0.183       5.010 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.160       5.170         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_68/ADA1[7]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   5.170         Logic Levels: 0  
                                                                                   Logic: 0.183ns(53.353%), Route: 0.160ns(46.647%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 DRM_234_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.237       4.846                          
 clock uncertainty                                       0.000       4.846                          

 Hold time                                               0.166       5.012                          

 Data required time                                                  5.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.012                          
 Data arrival time                                                   5.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  -0.255

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078       3.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       3.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       3.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       4.827         ntclkbufg_3      
 CLMA_250_61/CLK                                                           r       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/CLK

 CLMA_250_61/Q3                    tco                   0.178       5.005 f       ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.064         ms72xx_ctl/iic_dri_tx/receiv_data [4]
 CLMA_250_61/AD                                                            f       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/D

 Data arrival time                                                   5.064         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 CLMA_250_61/CLK                                                           r       ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/CLK
 clock pessimism                                        -0.255       4.828                          
 clock uncertainty                                       0.000       4.828                          

 Hold time                                               0.040       4.868                          

 Data required time                                                  4.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.868                          
 Data arrival time                                                   5.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078       3.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       3.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       3.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       4.827         ntclkbufg_3      
 CLMA_242_80/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_242_80/Q0                    tco                   0.182       5.009 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.221       5.230         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_234_68/ADA1[9]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   5.230         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.161%), Route: 0.221ns(54.839%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 DRM_234_68/CLKA[1]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.237       4.846                          
 clock uncertainty                                       0.000       4.846                          

 Hold time                                               0.166       5.012                          

 Data required time                                                  5.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.012                          
 Data arrival time                                                   5.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.218                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_eth_zoom/video_data_out[21]/opit_0_A2Q21/Cin
Path Group  : top|pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 DRM_234_24/CLKB[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_24/QB0[0]                 tco                   1.780       5.157 f       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.119       6.276         hdmi_eth_zoom/ram1_rd_data [16]
 CLMA_194_88/COUT                  td                    0.268       6.544 r       hdmi_eth_zoom/video_data_out[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.544         hdmi_eth_zoom/_N1919
                                   td                    0.044       6.588 r       hdmi_eth_zoom/video_data_out[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.588         hdmi_eth_zoom/_N1921
 CLMA_194_92/COUT                  td                    0.044       6.632 r       hdmi_eth_zoom/video_data_out[19]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.632         hdmi_eth_zoom/_N1923
 CLMA_194_96/CIN                                                           r       hdmi_eth_zoom/video_data_out[21]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.632         Logic Levels: 2  
                                                                                   Logic: 2.136ns(65.622%), Route: 1.119ns(34.378%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895    1003.174         ntclkbufg_2      
 CLMA_194_96/CLK                                                           r       hdmi_eth_zoom/video_data_out[21]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.132    1003.176                          

 Data required time                                               1003.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.176                          
 Data arrival time                                                   6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.544                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : hdmi_eth_zoom/video_data_out[19]/opit_0_A2Q21/Cin
Path Group  : top|pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 DRM_234_24/CLKB[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_24/QB0[0]                 tco                   1.780       5.157 f       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=1)        1.119       6.276         hdmi_eth_zoom/ram1_rd_data [16]
 CLMA_194_88/COUT                  td                    0.268       6.544 r       hdmi_eth_zoom/video_data_out[15]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.544         hdmi_eth_zoom/_N1919
                                   td                    0.044       6.588 r       hdmi_eth_zoom/video_data_out[17]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.588         hdmi_eth_zoom/_N1921
                                                                           r       hdmi_eth_zoom/video_data_out[19]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.588         Logic Levels: 1  
                                                                                   Logic: 2.092ns(65.151%), Route: 1.119ns(34.849%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895    1003.174         ntclkbufg_2      
 CLMA_194_92/CLK                                                           r       hdmi_eth_zoom/video_data_out[19]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.128    1003.180                          

 Data required time                                               1003.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.180                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.592                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK
Endpoint    : hdmi_eth_zoom/video_data_out[11]/opit_0_A2Q21/CE
Path Group  : top|pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 CLMS_202_69/CLK                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/CLK

 CLMS_202_69/Q0                    tco                   0.221       3.598 f       hdmi_eth_zoom/bilinear_interpolation_cnt[6]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.269       3.867         hdmi_eth_zoom/bilinear_interpolation_cnt [5]
 CLMA_202_60/Y2                    td                    0.381       4.248 f       hdmi_eth_zoom/N566_mux4_5/gateop_perm/Z
                                   net (fanout=3)        0.188       4.436         hdmi_eth_zoom/_N1067
 CLMA_202_68/Y1                    td                    0.360       4.796 f       hdmi_eth_zoom/N566_mux8/gateop_perm/Z
                                   net (fanout=13)       0.272       5.068         hdmi_eth_zoom/N566
 CLMA_202_60/Y3                    td                    0.243       5.311 f       hdmi_eth_zoom/N1362_1/gateop/F
                                   net (fanout=6)        0.532       5.843         hdmi_eth_zoom/N1362
 CLMS_174_73/CECO                  td                    0.132       5.975 f       hdmi_eth_zoom/video_data_out[5]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.975         ntR1127          
 CLMS_174_77/CECO                  td                    0.132       6.107 f       hdmi_eth_zoom/video_data_out[9]/opit_0_A2Q21/CEOUT
                                   net (fanout=1)        0.000       6.107         ntR1126          
 CLMS_174_81/CECI                                                          f       hdmi_eth_zoom/video_data_out[11]/opit_0_A2Q21/CE

 Data arrival time                                                   6.107         Logic Levels: 5  
                                                                                   Logic: 1.469ns(53.810%), Route: 1.261ns(46.190%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895    1003.174         ntclkbufg_2      
 CLMS_174_81/CLK                                                           r       hdmi_eth_zoom/video_data_out[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.576    1002.732                          

 Data required time                                               1002.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.732                          
 Data arrival time                                                   6.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.625                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/interpolation_cnt[9]/opit_0_AQ/CLK
Endpoint    : hdmi_eth_zoom/r_ram1_wr_addr[9]/opit_0/D
Path Group  : top|pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895       3.174         ntclkbufg_2      
 CLMA_210_40/CLK                                                           r       hdmi_eth_zoom/interpolation_cnt[9]/opit_0_AQ/CLK

 CLMA_210_40/Q0                    tco                   0.179       3.353 f       hdmi_eth_zoom/interpolation_cnt[9]/opit_0_AQ/Q
                                   net (fanout=4)        0.131       3.484         hdmi_eth_zoom/interpolation_cnt [9]
 CLMA_210_41/AD                                                            f       hdmi_eth_zoom/r_ram1_wr_addr[9]/opit_0/D

 Data arrival time                                                   3.484         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 CLMA_210_41/CLK                                                           r       hdmi_eth_zoom/r_ram1_wr_addr[9]/opit_0/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                               0.040       3.229                          

 Data required time                                                  3.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.229                          
 Data arrival time                                                   3.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/r_ram1_wr_data[23]/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : top|pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895       3.174         ntclkbufg_2      
 CLMA_230_25/CLK                                                           r       hdmi_eth_zoom/r_ram1_wr_data[23]/opit_0/CLK

 CLMA_230_25/Q2                    tco                   0.183       3.357 r       hdmi_eth_zoom/r_ram1_wr_data[23]/opit_0/Q
                                   net (fanout=1)        0.194       3.551         hdmi_eth_zoom/r_ram1_wr_data [23]
 DRM_234_24/DA0[7]                                                         r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                   3.551         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.541%), Route: 0.194ns(51.459%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 DRM_234_24/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.102       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                   3.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/r_ram0_wr_data[31]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : top|pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895       3.174         ntclkbufg_2      
 CLMA_230_44/CLK                                                           r       hdmi_eth_zoom/r_ram0_wr_data[31]/opit_0_L5Q_perm/CLK

 CLMA_230_44/Q3                    tco                   0.182       3.356 r       hdmi_eth_zoom/r_ram0_wr_data[31]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.197       3.553         hdmi_eth_zoom/r_ram0_wr_data [31]
 DRM_234_44/DA0[7]                                                         r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                   3.553         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 DRM_234_44/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.102       3.295                          

 Data required time                                                  3.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.295                          
 Data arrival time                                                   3.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[7]/opit_0_inv_AQ/Cin
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.245      55.410 r       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.513      55.923         nt_da_data[0]    
                                   td                    0.222      56.145 f       adda/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      56.145         adda/N7_0.co [2] 
 CLMA_154_113/COUT                 td                    0.044      56.189 r       adda/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      56.189         adda/N7_0.co [4] 
                                   td                    0.044      56.233 r       adda/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      56.233         adda/N7_0.co [6] 
                                                                           r       adda/cnt[7]/opit_0_inv_AQ/Cin

 Data arrival time                                                  56.233         Logic Levels: 1  
                                                                                   Logic: 0.555ns(51.966%), Route: 0.513ns(48.034%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 P20                                                     0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074     150.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784     150.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     150.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     150.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     152.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     152.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004     153.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074     153.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597     153.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000     153.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918     154.897         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[7]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.236     155.133                          
 clock uncertainty                                      -0.150     154.983                          

 Setup time                                             -0.097     154.886                          

 Data required time                                                154.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                154.886                          
 Data arrival time                                                  56.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.653                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.245      55.410 r       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.513      55.923         nt_da_data[0]    
                                   td                    0.222      56.145 f       adda/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      56.145         adda/N7_0.co [2] 
 CLMA_154_113/COUT                 td                    0.044      56.189 f       adda/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      56.189         adda/N7_0.co [4] 
 CLMA_154_117/CIN                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  56.189         Logic Levels: 1  
                                                                                   Logic: 0.511ns(49.902%), Route: 0.513ns(50.098%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 P20                                                     0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074     150.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784     150.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     150.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     150.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     152.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     152.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004     153.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074     153.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597     153.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000     153.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918     154.897         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.236     155.133                          
 clock uncertainty                                      -0.150     154.983                          

 Setup time                                             -0.105     154.878                          

 Data required time                                                154.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                154.878                          
 Data arrival time                                                  56.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.689                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.897
  Launch Clock Delay      :  5.165
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.245      55.410 r       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.513      55.923         nt_da_data[0]    
                                   td                    0.222      56.145 f       adda/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      56.145         adda/N7_0.co [2] 
                                                                           f       adda/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  56.145         Logic Levels: 0  
                                                                                   Logic: 0.467ns(47.653%), Route: 0.513ns(52.347%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 P20                                                     0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074     150.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784     150.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     150.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     150.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408     152.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     152.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004     153.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074     153.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597     153.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000     153.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918     154.897         ntclkbufg_7      
 CLMA_154_113/CLK                                                          f       adda/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.236     155.133                          
 clock uncertainty                                      -0.150     154.983                          

 Setup time                                             -0.095     154.888                          

 Data required time                                                154.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                154.888                          
 Data arrival time                                                  56.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.743                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adda/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.165
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408      52.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004      53.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074      53.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597      53.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      53.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918      54.897         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_137/Q0                   tco                   0.179      55.076 f       adda/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.133      55.209         nt_da_data[0]    
 CLMS_162_137/A4                                                           f       adda/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  55.209         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.372%), Route: 0.133ns(42.628%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMS_162_137/CLK                                                          f       adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.268      54.897                          
 clock uncertainty                                       0.000      54.897                          

 Hold time                                              -0.011      54.886                          

 Data required time                                                 54.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.886                          
 Data arrival time                                                  55.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : adda/cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.165
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408      52.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004      53.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074      53.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597      53.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      53.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918      54.897         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_154_117/Q0                   tco                   0.179      55.076 f       adda/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.061      55.137         nt_da_data[5]    
 CLMA_154_117/A1                                                           f       adda/cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  55.137         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.268      54.897                          
 clock uncertainty                                       0.000      54.897                          

 Hold time                                              -0.083      54.814                          

 Data required time                                                 54.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.814                          
 Data arrival time                                                  55.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : adda/cnt[6]/opit_0_inv_A2Q21/I04
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.165
  Launch Clock Delay      :  4.897
  Clock Pessimism Removal :  -0.268

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.784      50.858 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.858         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      50.896 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.408      52.304         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.304 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.004      53.308         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.074      53.382 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.597      53.979         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      53.979 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.918      54.897         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_154_117/Q0                   tco                   0.179      55.076 f       adda/cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.133      55.209         nt_da_data[5]    
 CLMA_154_117/A4                                                           f       adda/cnt[6]/opit_0_inv_A2Q21/I04

 Data arrival time                                                  55.209         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.372%), Route: 0.133ns(42.628%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 P20                                                     0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.074      50.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.918      50.992 f       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.992         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057      51.049 f       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.434      52.483         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      52.483 f       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.045      53.528         ntR1703          
 PLL_158_55/CLK_OUT2               td                    0.079      53.607 f       adda/u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.608      54.215         adda/clk_10M     
 USCM_84_114/CLK_USCM              td                    0.000      54.215 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.950      55.165         ntclkbufg_7      
 CLMA_154_117/CLK                                                          f       adda/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.268      54.897                          
 clock uncertainty                                       0.000      54.897                          

 Hold time                                              -0.011      54.886                          

 Data required time                                                 54.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.886                          
 Data arrival time                                                  55.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/L3
Path Group  : top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMS_170_249/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMS_170_249/Q0                   tco                   0.221       6.955 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.505       7.460         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
 CLMA_182_256/Y2                   td                    0.379       7.839 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/gateop_perm/Z
                                   net (fanout=1)        0.168       8.007         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
 CLMA_182_260/Y0                   td                    0.380       8.387 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/gateop_perm/Z
                                   net (fanout=4)        0.499       8.886         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
 CLMS_170_249/Y3                   td                    0.151       9.037 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/gateop_perm/Z
                                   net (fanout=5)        0.471       9.508         eth_udp_test/udp_ip_mac_top/_N8716
 CLMS_166_237/Y1                   td                    0.162       9.670 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/gateop_perm/Z
                                   net (fanout=15)       0.172       9.842         eth_udp_test/udp_ip_mac_top/_N8733
 CLMS_162_237/Y2                   td                    0.162      10.004 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.510      10.514         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_158_217/Y0                   td                    0.226      10.740 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/gateop_perm/Z
                                   net (fanout=2)        0.401      11.141         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                   td                    0.250      11.391 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.391         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
 CLMS_150_201/COUT                 td                    0.044      11.435 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.435         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                   td                    0.044      11.479 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.479         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
 CLMS_150_205/COUT                 td                    0.044      11.523 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.523         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                   td                    0.044      11.567 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.567         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
 CLMS_150_209/COUT                 td                    0.044      11.611 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.611         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                   td                    0.044      11.655 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.655         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
 CLMS_150_213/COUT                 td                    0.044      11.699 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.699         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                   td                    0.044      11.743 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.743         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
 CLMS_150_217/COUT                 td                    0.044      11.787 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.787         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                   td                    0.044      11.831 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.831         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
 CLMS_150_221/COUT                 td                    0.044      11.875 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.875         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                   td                    0.044      11.919 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.919         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
 CLMS_150_225/Y3                   td                    0.365      12.284 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Y1
                                   net (fanout=1)        0.375      12.659         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [26]
 CLMA_158_236/C3                                                           f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/L3

 Data arrival time                                                  12.659         Logic Levels: 13 
                                                                                   Logic: 2.824ns(47.662%), Route: 3.101ns(52.338%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895    1005.650         rgmii_clk        
 CLMA_158_236/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[26]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Setup time                                             -0.308    1006.346                          

 Data required time                                               1006.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.346                          
 Data arrival time                                                  12.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.687                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMS_170_249/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMS_170_249/Q0                   tco                   0.221       6.955 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.505       7.460         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
 CLMA_182_256/Y2                   td                    0.379       7.839 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/gateop_perm/Z
                                   net (fanout=1)        0.168       8.007         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
 CLMA_182_260/Y0                   td                    0.380       8.387 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/gateop_perm/Z
                                   net (fanout=4)        0.499       8.886         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
 CLMS_170_249/Y3                   td                    0.151       9.037 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/gateop_perm/Z
                                   net (fanout=5)        0.471       9.508         eth_udp_test/udp_ip_mac_top/_N8716
 CLMS_166_237/Y1                   td                    0.162       9.670 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/gateop_perm/Z
                                   net (fanout=15)       0.172       9.842         eth_udp_test/udp_ip_mac_top/_N8733
 CLMS_162_237/Y2                   td                    0.162      10.004 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.510      10.514         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_158_217/Y0                   td                    0.226      10.740 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/gateop_perm/Z
                                   net (fanout=2)        0.401      11.141         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                   td                    0.250      11.391 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.391         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
 CLMS_150_201/COUT                 td                    0.044      11.435 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.435         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                   td                    0.044      11.479 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.479         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
 CLMS_150_205/COUT                 td                    0.044      11.523 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.523         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                   td                    0.044      11.567 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.567         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
 CLMS_150_209/COUT                 td                    0.044      11.611 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.611         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                   td                    0.044      11.655 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.655         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
 CLMS_150_213/COUT                 td                    0.044      11.699 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.699         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                   td                    0.044      11.743 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.743         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
 CLMS_150_217/COUT                 td                    0.044      11.787 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.787         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                   td                    0.044      11.831 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.831         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
 CLMS_150_221/COUT                 td                    0.044      11.875 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.875         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                   td                    0.044      11.919 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.919         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
 CLMS_150_225/COUT                 td                    0.044      11.963 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.963         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1684
                                   td                    0.044      12.007 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.007         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1686
 CLMS_150_229/Y3                   td                    0.387      12.394 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/gateop_A2/Y1
                                   net (fanout=1)        0.345      12.739         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [30]
 CLMA_154_240/B4                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.739         Logic Levels: 14 
                                                                                   Logic: 2.934ns(48.859%), Route: 3.071ns(51.141%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895    1005.650         rgmii_clk        
 CLMA_154_240/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Setup time                                             -0.092    1006.562                          

 Data required time                                               1006.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.562                          
 Data arrival time                                                  12.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.823                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[28]/opit_0_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.054

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMS_170_249/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/CLK

 CLMS_170_249/Q0                   tco                   0.221       6.955 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.505       7.460         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
 CLMA_182_256/Y2                   td                    0.379       7.839 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/gateop_perm/Z
                                   net (fanout=1)        0.168       8.007         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
 CLMA_182_260/Y0                   td                    0.380       8.387 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/gateop_perm/Z
                                   net (fanout=4)        0.499       8.886         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
 CLMS_170_249/Y3                   td                    0.151       9.037 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/gateop_perm/Z
                                   net (fanout=5)        0.471       9.508         eth_udp_test/udp_ip_mac_top/_N8716
 CLMS_166_237/Y1                   td                    0.162       9.670 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/gateop_perm/Z
                                   net (fanout=15)       0.172       9.842         eth_udp_test/udp_ip_mac_top/_N8733
 CLMS_162_237/Y2                   td                    0.162      10.004 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.510      10.514         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMS_158_217/Y0                   td                    0.226      10.740 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/gateop_perm/Z
                                   net (fanout=2)        0.401      11.141         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                   td                    0.250      11.391 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.391         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
 CLMS_150_201/COUT                 td                    0.044      11.435 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.435         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                   td                    0.044      11.479 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.479         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
 CLMS_150_205/COUT                 td                    0.044      11.523 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.523         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                   td                    0.044      11.567 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.567         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
 CLMS_150_209/COUT                 td                    0.044      11.611 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.611         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                   td                    0.044      11.655 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.655         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
 CLMS_150_213/COUT                 td                    0.044      11.699 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.699         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                   td                    0.044      11.743 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.743         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
 CLMS_150_217/COUT                 td                    0.044      11.787 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.787         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                   td                    0.044      11.831 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.831         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
 CLMS_150_221/COUT                 td                    0.044      11.875 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.875         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                   td                    0.044      11.919 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.919         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
 CLMS_150_225/COUT                 td                    0.044      11.963 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.963         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1684
 CLMS_150_229/Y1                   td                    0.383      12.346 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/gateop_A2/Y1
                                   net (fanout=1)        0.348      12.694         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [28]
 CLMA_154_240/C4                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[28]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.694         Logic Levels: 14 
                                                                                   Logic: 2.886ns(48.423%), Route: 3.074ns(51.577%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895    1005.650         rgmii_clk        
 CLMA_154_240/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.054    1006.704                          
 clock uncertainty                                      -0.050    1006.654                          

 Setup time                                             -0.094    1006.560                          

 Data required time                                               1006.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.560                          
 Data arrival time                                                  12.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.866                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.005       5.760         rgmii_clk        
 CLMA_194_261/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_194_261/Q0                   tco                   0.179       5.939 f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       5.998         eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_3
 CLMA_194_260/B4                                                           f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.998         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.037       6.846         rgmii_clk        
 CLMA_194_260/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                              -0.029       5.746                          

 Data required time                                                  5.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.746                          
 Data arrival time                                                   5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[2]/opit_0_inv/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[2]/opit_0_inv_L5Q_perm/L4
Path Group  : top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.069

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895       5.650         rgmii_clk        
 CLMA_218_220/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[2]/opit_0_inv/CLK

 CLMA_218_220/Q0                   tco                   0.179       5.829 f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rx/arp_rec_sour_mac_addr[2]/opit_0_inv/Q
                                   net (fanout=2)        0.059       5.888         eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_rec_source_mac [2]
 CLMS_218_221/B4                                                           f       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.888         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMS_218_221/CLK                                                          r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/arp_tx/arp_dest_mac_addr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.069       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.029       5.636                          

 Data required time                                                  5.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.636                          
 Data arrival time                                                   5.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp[31]/opit_0_AQ_perm/CLK
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_buf[31]/opit_0/D
Path Group  : top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.846
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  -1.071

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.005       5.760         rgmii_clk        
 CLMS_158_269/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp[31]/opit_0_AQ_perm/CLK

 CLMS_158_269/Q0                   tco                   0.179       5.939 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp[31]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.131       6.070         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_tmp [31]
 CLMA_158_268/CD                                                           f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_buf[31]/opit_0/D

 Data arrival time                                                   6.070         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.037       6.846         rgmii_clk        
 CLMA_158_268/CLK                                                          r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/checksum_buf[31]/opit_0/CLK
 clock pessimism                                        -1.071       5.775                          
 clock uncertainty                                       0.000       5.775                          

 Hold time                                               0.040       5.815                          

 Data required time                                                  5.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.815                          
 Data arrival time                                                   6.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.221       5.300 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.456       5.756         ad_fifo_wr_en    
                                   td                    0.222       5.978 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.978         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
 CLMA_230_77/Y3                    td                    0.365       6.343 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.487       6.830         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [3]
 CLMA_242_60/Y2                    td                    0.162       6.992 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.339       7.331         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.365       7.696 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.696         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [2]
 CLMA_230_72/COUT                  td                    0.044       7.740 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.740         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [6]
 CLMA_230_76/Y0                    td                    0.123       7.863 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.265       8.128         _N6              
 CLMA_230_84/A4                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.128         Logic Levels: 4  
                                                                                   Logic: 1.502ns(49.262%), Route: 1.547ns(50.738%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_230_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.237      45.060                          
 clock uncertainty                                      -0.150      44.910                          

 Setup time                                             -0.093      44.817                          

 Data required time                                                 44.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.817                          
 Data arrival time                                                   8.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.689                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.221       5.300 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.456       5.756         ad_fifo_wr_en    
                                   td                    0.222       5.978 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.978         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
 CLMA_230_77/COUT                  td                    0.044       6.022 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.022         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2006
                                   td                    0.044       6.066 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.066         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2008
 CLMA_230_81/Y3                    td                    0.365       6.431 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.381       6.812         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [7]
 CLMA_246_84/A3                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.812         Logic Levels: 2  
                                                                                   Logic: 0.896ns(51.702%), Route: 0.837ns(48.298%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_246_84/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.237      45.060                          
 clock uncertainty                                      -0.150      44.910                          

 Setup time                                             -0.308      44.602                          

 Data required time                                                 44.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.602                          
 Data arrival time                                                   6.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.790                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L1
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  5.079
  Clock Pessimism Removal :  0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_194_77/Q0                    tco                   0.221       5.300 f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.456       5.756         ad_fifo_wr_en    
                                   td                    0.222       5.978 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.978         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
 CLMA_230_77/COUT                  td                    0.044       6.022 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.022         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2006
                                   td                    0.044       6.066 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.066         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2008
 CLMA_230_81/Y3                    td                    0.365       6.431 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.367       6.798         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [7]
 CLMA_230_93/A1                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.798         Logic Levels: 2  
                                                                                   Logic: 0.896ns(52.123%), Route: 0.823ns(47.877%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_230_93/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.237      45.060                          
 clock uncertainty                                      -0.150      44.910                          

 Setup time                                             -0.191      44.719                          

 Data required time                                                 44.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.719                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.921                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[6]
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  4.823
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074       3.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       3.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       4.823         ntclkbufg_4      
 CLMA_230_77/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_77/Q3                    tco                   0.182       5.005 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.282       5.287         ad_fifo/U_ipml_fifo_fifo_buffer/wr_addr [3]
 DRM_234_68/ADA0[6]                                                        r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.287         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.224%), Route: 0.282ns(60.776%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 DRM_234_68/CLKA[0]                                                        r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.237       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.166       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                   5.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  4.823
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074       3.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       3.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       4.823         ntclkbufg_4      
 CLMA_230_81/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_81/Q1                    tco                   0.184       5.007 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.303       5.310         ad_fifo/U_ipml_fifo_fifo_buffer/wr_addr [5]
 DRM_234_68/ADA0[8]                                                        r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.310         Logic Levels: 0  
                                                                                   Logic: 0.184ns(37.782%), Route: 0.303ns(62.218%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 DRM_234_68/CLKA[0]                                                        r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.237       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.166       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                   5.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  4.823
  Clock Pessimism Removal :  -0.237

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074       3.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       3.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       3.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       4.823         ntclkbufg_4      
 CLMA_226_80/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMA_226_80/Q0                    tco                   0.182       5.005 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.137       5.142         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_230_80/M2                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   5.142         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079       3.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       4.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000       4.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       5.079         ntclkbufg_4      
 CLMA_230_80/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.237       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                              -0.011       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      20.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      22.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      23.367         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.221      23.588 f       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       3.378      26.966         hdmi_valid       
 CLMA_194_77/A3                                                            f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  26.966         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.141%), Route: 3.378ns(93.859%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.165      44.988                          
 clock uncertainty                                      -0.150      44.838                          

 Setup time                                             -0.308      44.530                          

 Data required time                                                 44.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.530                          
 Data arrival time                                                  26.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.564                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      20.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      22.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      23.367         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_214_133/Q0                   tco                   0.221      23.588 f       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       2.988      26.576         ethernet_valid   
 CLMA_194_77/A4                                                            f       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.576         Logic Levels: 0  
                                                                                   Logic: 0.221ns(6.887%), Route: 2.988ns(93.113%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.165      44.988                          
 clock uncertainty                                      -0.150      44.838                          

 Setup time                                             -0.079      44.759                          

 Data required time                                                 44.759                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.759                          
 Data arrival time                                                  26.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.183                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      43.165         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_214_133/Q0                   tco                   0.182      43.347 r       key_switch/ethernet_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       2.192      45.539         ethernet_valid   
 CLMA_194_77/A4                                                            r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  45.539         Logic Levels: 0  
                                                                                   Logic: 0.182ns(7.666%), Route: 2.192ns(92.334%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019      43.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079      43.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      44.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      44.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925      45.079         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.165      44.914                          
 clock uncertainty                                       0.150      45.064                          

 Hold time                                              -0.039      45.025                          

 Data required time                                                 45.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.025                          
 Data arrival time                                                  45.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.514                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      43.165         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.182      43.347 r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       2.658      46.005         hdmi_valid       
 CLMA_194_77/A3                                                            r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  46.005         Logic Levels: 0  
                                                                                   Logic: 0.182ns(6.408%), Route: 2.658ns(93.592%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019      43.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079      43.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      44.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      44.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925      45.079         ntclkbufg_4      
 CLMA_194_77/CLK                                                           r       key_switch/ad_fifo_wr_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.165      44.914                          
 clock uncertainty                                       0.150      45.064                          

 Hold time                                              -0.199      44.865                          

 Data required time                                                 44.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.865                          
 Data arrival time                                                  46.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.274
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_274_105/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_274_105/Q0                   tco                   0.221       3.425 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.645       4.070         u_CORES/u_jtag_hub/data_ctrl
 CLMS_262_145/A3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.070         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.520%), Route: 0.645ns(74.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.356      27.356         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.356 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.918      28.274         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.197                          
 clock uncertainty                                      -0.050      28.147                          

 Setup time                                             -0.288      27.859                          

 Data required time                                                 27.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.859                          
 Data arrival time                                                   4.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.274
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_274_105/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_274_105/Q0                   tco                   0.221       3.425 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.748       4.173         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_148/B4                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.173         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.807%), Route: 0.748ns(77.193%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.356      27.356         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.356 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.918      28.274         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.197                          
 clock uncertainty                                      -0.050      28.147                          

 Setup time                                             -0.058      28.089                          

 Data required time                                                 28.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.089                          
 Data arrival time                                                   4.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.274
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_274_105/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_274_105/Q0                   tco                   0.221       3.425 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.746       4.171         u_CORES/u_jtag_hub/data_ctrl
 CLMA_262_148/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.171         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.854%), Route: 0.746ns(77.146%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.356      27.356         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      27.356 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.918      28.274         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.077      28.197                          
 clock uncertainty                                      -0.050      28.147                          

 Setup time                                             -0.058      28.089                          

 Data required time                                                 28.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.089                          
 Data arrival time                                                   4.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.918                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  2.964
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.069       2.069         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.069 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.895       2.964         ntclkbufg_1      
 CLMA_170_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_124/Q1                   tco                   0.180       3.144 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[213]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.203         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [213]
 CLMS_170_125/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_170_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[212]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.979                          
 clock uncertainty                                       0.000       2.979                          

 Hold time                                              -0.028       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  2.964
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.069       2.069         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.069 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.895       2.964         ntclkbufg_1      
 CLMA_198_128/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_128/Q0                   tco                   0.179       3.143 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[247]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.202         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [247]
 CLMS_198_129/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[246]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.979                          
 clock uncertainty                                       0.000       2.979                          

 Hold time                                              -0.029       2.950                          

 Data required time                                                  2.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.950                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[441]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[440]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  2.964
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.069       2.069         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.069 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.895       2.964         ntclkbufg_1      
 CLMA_162_96/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[441]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_96/Q1                    tco                   0.180       3.144 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[441]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.203         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [441]
 CLMS_162_97/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[440]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.203         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_162_97/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[440]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       2.979                          
 clock uncertainty                                       0.000       2.979                          

 Hold time                                              -0.028       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                   3.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.964
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      27.145 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_254_141/Y2                   tco                   0.283      28.353 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.367      28.720         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_242_141/Y0                   td                    0.264      28.984 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=2)        0.289      29.273         u_CORES/u_debug_core_0/u_hub_data_decode/_N5702
 CLMA_230_141/Y1                   td                    0.151      29.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=13)       0.388      29.812         u_CORES/u_debug_core_0/_N5740
 CLMS_222_129/Y2                   td                    0.150      29.962 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.381      30.343         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_210_124/Y1                   td                    0.359      30.702 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908/gateop_perm/Z
                                   net (fanout=8)        0.483      31.185         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908
                                   td                    0.365      31.550 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.550         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N71
 CLMS_202_129/COUT                 td                    0.044      31.594 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.594         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N73
                                   td                    0.044      31.638 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.638         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N75
                                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.638         Logic Levels: 5  
                                                                                   Logic: 1.660ns(46.525%), Route: 1.908ns(53.475%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.069      52.069         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      52.069 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.895      52.964         ntclkbufg_1      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.964                          
 clock uncertainty                                      -0.050      52.914                          

 Setup time                                             -0.128      52.786                          

 Data required time                                                 52.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.786                          
 Data arrival time                                                  31.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.964
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      27.145 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_254_141/Y2                   tco                   0.283      28.353 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.367      28.720         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_242_141/Y0                   td                    0.264      28.984 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=2)        0.289      29.273         u_CORES/u_debug_core_0/u_hub_data_decode/_N5702
 CLMA_230_141/Y1                   td                    0.151      29.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=13)       0.388      29.812         u_CORES/u_debug_core_0/_N5740
 CLMS_222_129/Y2                   td                    0.150      29.962 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.381      30.343         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_210_124/Y1                   td                    0.359      30.702 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908/gateop_perm/Z
                                   net (fanout=8)        0.483      31.185         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908
                                   td                    0.365      31.550 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.550         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N71
 CLMS_202_129/COUT                 td                    0.044      31.594 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.594         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N73
 CLMS_202_133/CIN                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.594         Logic Levels: 5  
                                                                                   Logic: 1.616ns(45.857%), Route: 1.908ns(54.143%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.069      52.069         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      52.069 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.895      52.964         ntclkbufg_1      
 CLMS_202_133/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.964                          
 clock uncertainty                                      -0.050      52.914                          

 Setup time                                             -0.132      52.782                          

 Data required time                                                 52.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.782                          
 Data arrival time                                                  31.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.964
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145      27.145         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      27.145 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.070         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMS_254_141/Y2                   tco                   0.283      28.353 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.367      28.720         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_242_141/Y0                   td                    0.264      28.984 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/gateop_perm/Z
                                   net (fanout=2)        0.289      29.273         u_CORES/u_debug_core_0/u_hub_data_decode/_N5702
 CLMA_230_141/Y1                   td                    0.151      29.424 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=13)       0.388      29.812         u_CORES/u_debug_core_0/_N5740
 CLMS_222_129/Y2                   td                    0.150      29.962 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129/gateop_perm/Z
                                   net (fanout=2)        0.381      30.343         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N129
 CLMA_210_124/Y1                   td                    0.359      30.702 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908/gateop_perm/Z
                                   net (fanout=8)        0.483      31.185         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N908
                                   td                    0.353      31.538 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.538         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N71
                                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.538         Logic Levels: 4  
                                                                                   Logic: 1.560ns(44.983%), Route: 1.908ns(55.017%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.069      52.069         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      52.069 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.895      52.964         ntclkbufg_1      
 CLMS_202_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.964                          
 clock uncertainty                                      -0.050      52.914                          

 Setup time                                             -0.128      52.786                          

 Data required time                                                 52.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.786                          
 Data arrival time                                                  31.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      26.981 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_254_144/Y0                   tco                   0.228      28.104 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.061      28.165         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_254_145/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.165         Logic Levels: 0  
                                                                                   Logic: 0.228ns(78.893%), Route: 0.061ns(21.107%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_254_145/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Hold time                                              -0.029       3.225                          

 Data required time                                                  3.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.225                          
 Data arrival time                                                  28.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      26.981 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_254_144/Q2                   tco                   0.180      28.056 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.059      28.115         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMS_254_145/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.115         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_254_145/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Hold time                                              -0.087       3.167                          

 Data required time                                                  3.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.167                          
 Data arrival time                                                  28.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.204
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981      26.981         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000      26.981 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.876         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_254_144/Q3                   tco                   0.178      28.054 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.059      28.113         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMS_254_145/C1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.113         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.279       2.279         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.925       3.204         ntclkbufg_1      
 CLMS_254_145/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.204                          
 clock uncertainty                                       0.050       3.254                          

 Hold time                                              -0.099       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                  28.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543      77.543         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      77.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.950      78.493         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_145/Q2                   tco                   0.223      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.287      79.003         u_CORES/conf_sel [0]
 CLMS_254_141/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.003         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.725%), Route: 0.287ns(56.275%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     126.981 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  79.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543      77.543         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      77.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.950      78.493         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_145/Q2                   tco                   0.223      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.287      79.003         u_CORES/conf_sel [0]
 CLMS_254_141/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.003         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.725%), Route: 0.287ns(56.275%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     126.981 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  79.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.876
  Launch Clock Delay      :  3.493
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.543      77.543         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000      77.543 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.950      78.493         ntclkbufg_1      
 CLMS_262_145/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_262_145/Q2                   tco                   0.223      78.716 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.287      79.003         u_CORES/conf_sel [0]
 CLMS_254_141/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.003         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.725%), Route: 0.287ns(56.275%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.981     126.981         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     126.981 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.876         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.876                          
 clock uncertainty                                      -0.050     127.826                          

 Setup time                                             -0.476     127.350                          

 Data required time                                                127.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.350                          
 Data arrival time                                                  79.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.356     127.356         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.356 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.918     128.274         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_148/Q3                   tco                   0.178     128.452 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.250     128.702         u_CORES/id_o [2] 
 CLMA_254_144/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.702         Logic Levels: 0  
                                                                                   Logic: 0.178ns(41.589%), Route: 0.250ns(58.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     127.145 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                               0.040     128.160                          

 Data required time                                                128.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.160                          
 Data arrival time                                                 128.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.356     127.356         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.356 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.918     128.274         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_148/Q2                   tco                   0.200     128.474 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.228     128.702         u_CORES/id_o [3] 
 CLMS_254_141/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.702         Logic Levels: 0  
                                                                                   Logic: 0.200ns(46.729%), Route: 0.228ns(53.271%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     127.145 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_6      
 CLMS_254_141/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.593                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.070
  Launch Clock Delay      :  3.274
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.356     127.356         u_CORES/drck_o   
 USCM_84_115/CLK_USCM              td                    0.000     127.356 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=854)      0.918     128.274         ntclkbufg_1      
 CLMA_262_148/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_148/Q0                   tco                   0.200     128.474 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.234     128.708         u_CORES/id_o [4] 
 CLMA_254_144/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.708         Logic Levels: 0  
                                                                                   Logic: 0.200ns(46.083%), Route: 0.234ns(53.917%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.145     127.145         u_CORES/capt_o   
 USCM_84_116/CLK_USCM              td                    0.000     127.145 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.070         ntclkbufg_6      
 CLMA_254_144/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.070                          
 clock uncertainty                                       0.050     128.120                          

 Hold time                                              -0.011     128.109                          

 Data required time                                                128.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.109                          
 Data arrival time                                                 128.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.223       3.590 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      1.021       4.611         u_CORES/u_debug_core_0/resetn
 CLMS_214_69/RSCO                  td                    0.105       4.716 r       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.716         ntR686           
 CLMS_214_73/RSCO                  td                    0.105       4.821 r       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.821         ntR685           
 CLMS_214_77/RSCO                  td                    0.105       4.926 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.926         ntR684           
 CLMS_214_81/RSCO                  td                    0.105       5.031 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.031         ntR683           
 CLMS_214_85/RSCO                  td                    0.105       5.136 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.136         ntR682           
 CLMS_214_89/RSCO                  td                    0.105       5.241 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.241         ntR681           
 CLMS_214_93/RSCO                  td                    0.105       5.346 r       u_CORES/u_debug_core_0/TRIG0_ff[1][136]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.346         ntR680           
 CLMS_214_97/RSCO                  td                    0.105       5.451 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[350]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.451         ntR679           
 CLMS_214_101/RSCO                 td                    0.105       5.556 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.556         ntR678           
 CLMS_214_105/RSCO                 td                    0.105       5.661 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.661         ntR677           
 CLMS_214_109/RSCO                 td                    0.105       5.766 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[298]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.766         ntR676           
 CLMS_214_113/RSCO                 td                    0.105       5.871 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.871         ntR675           
 CLMS_214_117/RSCO                 td                    0.105       5.976 r       u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.976         ntR674           
 CLMS_214_121/RSCO                 td                    0.105       6.081 r       u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.081         ntR673           
 CLMS_214_125/RSCO                 td                    0.105       6.186 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.186         ntR672           
 CLMS_214_129/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.186         Logic Levels: 15 
                                                                                   Logic: 1.798ns(63.781%), Route: 1.021ns(36.219%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.223       3.590 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      1.021       4.611         u_CORES/u_debug_core_0/resetn
 CLMS_214_69/RSCO                  td                    0.105       4.716 r       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.716         ntR686           
 CLMS_214_73/RSCO                  td                    0.105       4.821 r       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.821         ntR685           
 CLMS_214_77/RSCO                  td                    0.105       4.926 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.926         ntR684           
 CLMS_214_81/RSCO                  td                    0.105       5.031 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.031         ntR683           
 CLMS_214_85/RSCO                  td                    0.105       5.136 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.136         ntR682           
 CLMS_214_89/RSCO                  td                    0.105       5.241 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.241         ntR681           
 CLMS_214_93/RSCO                  td                    0.105       5.346 r       u_CORES/u_debug_core_0/TRIG0_ff[1][136]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.346         ntR680           
 CLMS_214_97/RSCO                  td                    0.105       5.451 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[350]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.451         ntR679           
 CLMS_214_101/RSCO                 td                    0.105       5.556 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.556         ntR678           
 CLMS_214_105/RSCO                 td                    0.105       5.661 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.661         ntR677           
 CLMS_214_109/RSCO                 td                    0.105       5.766 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[298]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.766         ntR676           
 CLMS_214_113/RSCO                 td                    0.105       5.871 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.871         ntR675           
 CLMS_214_117/RSCO                 td                    0.105       5.976 r       u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.976         ntR674           
 CLMS_214_121/RSCO                 td                    0.105       6.081 r       u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.081         ntR673           
 CLMS_214_125/RSCO                 td                    0.105       6.186 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.186         ntR672           
 CLMS_214_129/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.186         Logic Levels: 15 
                                                                                   Logic: 1.798ns(63.781%), Route: 1.021ns(36.219%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][109]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.223       3.590 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      1.021       4.611         u_CORES/u_debug_core_0/resetn
 CLMS_214_69/RSCO                  td                    0.105       4.716 r       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.716         ntR686           
 CLMS_214_73/RSCO                  td                    0.105       4.821 r       u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.821         ntR685           
 CLMS_214_77/RSCO                  td                    0.105       4.926 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.926         ntR684           
 CLMS_214_81/RSCO                  td                    0.105       5.031 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.031         ntR683           
 CLMS_214_85/RSCO                  td                    0.105       5.136 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.136         ntR682           
 CLMS_214_89/RSCO                  td                    0.105       5.241 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[136]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       5.241         ntR681           
 CLMS_214_93/RSCO                  td                    0.105       5.346 r       u_CORES/u_debug_core_0/TRIG0_ff[1][136]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.346         ntR680           
 CLMS_214_97/RSCO                  td                    0.105       5.451 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[350]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.451         ntR679           
 CLMS_214_101/RSCO                 td                    0.105       5.556 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.556         ntR678           
 CLMS_214_105/RSCO                 td                    0.105       5.661 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.661         ntR677           
 CLMS_214_109/RSCO                 td                    0.105       5.766 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[298]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.766         ntR676           
 CLMS_214_113/RSCO                 td                    0.105       5.871 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[68]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.871         ntR675           
 CLMS_214_117/RSCO                 td                    0.105       5.976 r       u_CORES/u_debug_core_0/data_pipe[4][65]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.976         ntR674           
 CLMS_214_121/RSCO                 td                    0.105       6.081 r       u_CORES/u_debug_core_0/data_pipe[1][64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.081         ntR673           
 CLMS_214_125/RSCO                 td                    0.105       6.186 r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[70]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.186         ntR672           
 CLMS_214_129/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][109]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.186         Logic Levels: 15 
                                                                                   Logic: 1.798ns(63.781%), Route: 1.021ns(36.219%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      23.165         ntclkbufg_0      
 CLMS_214_129/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][109]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.112                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][242]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895       3.165         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.184       3.349 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      0.206       3.555         u_CORES/u_debug_core_0/resetn
 CLMS_190_149/RSCO                 td                    0.092       3.647 f       u_CORES/u_debug_core_0/data_pipe[1][160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.647         ntR893           
 CLMS_190_153/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][242]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.647         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.261%), Route: 0.206ns(42.739%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMS_190_153/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][242]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][243]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895       3.165         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.184       3.349 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      0.206       3.555         u_CORES/u_debug_core_0/resetn
 CLMS_190_149/RSCO                 td                    0.092       3.647 f       u_CORES/u_debug_core_0/data_pipe[1][160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.647         ntR893           
 CLMS_190_153/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][243]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.647         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.261%), Route: 0.206ns(42.739%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMS_190_153/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][243]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][243]/opit_0_inv_L5Q_perm/RS
Path Group  : clk_50m
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895       3.165         ntclkbufg_0      
 CLMA_194_149/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_194_149/Q1                   tco                   0.184       3.349 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=916)      0.206       3.555         u_CORES/u_debug_core_0/resetn
 CLMS_190_149/RSCO                 td                    0.092       3.647 f       u_CORES/u_debug_core_0/data_pipe[1][160]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.647         ntR893           
 CLMS_190_153/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][243]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.647         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.261%), Route: 0.206ns(42.739%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925       3.367         ntclkbufg_0      
 CLMS_190_153/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][243]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.625  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.827
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            80.000      80.000 r                        
 P20                                                     0.000      80.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      80.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      80.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      80.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      80.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      82.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      82.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      83.367         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.221      83.588 f       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.960      84.548         hdmi_valid       
 CLMA_266_72/Y2                    td                    0.264      84.812 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        1.674      86.486         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                  86.486         Logic Levels: 1  
                                                                                   Logic: 0.485ns(15.550%), Route: 2.634ns(84.450%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     102.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     102.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981     103.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078     103.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     103.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     103.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     104.827         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.165     104.992                          
 clock uncertainty                                      -0.150     104.842                          

 Recovery time                                          -0.476     104.366                          

 Data required time                                                104.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.366                          
 Data arrival time                                                  86.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.880                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.753  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     102.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000     102.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895     103.165         ntclkbufg_0      
 CLMA_230_125/CLK                                                          r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_230_125/Q0                   tco                   0.182     103.347 r       key_switch/hdmi_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.694     104.041         hdmi_valid       
 CLMA_266_72/Y2                    td                    0.184     104.225 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        1.247     105.472         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                 105.472         Logic Levels: 1  
                                                                                   Logic: 0.366ns(15.865%), Route: 1.941ns(84.135%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861     100.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     100.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     102.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     102.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019     103.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083     103.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614     104.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     104.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925     105.083         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.165     104.918                          
 clock uncertainty                                       0.150     105.068                          

 Removal time                                           -0.187     104.881                          

 Data required time                                                104.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.881                          
 Data arrival time                                                 105.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.591                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.827
  Launch Clock Delay      :  5.083
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 CLMS_262_73/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMS_262_73/Q0                    tco                   0.221       5.304 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.255       5.559         rstn_1ms[9]      
 CLMA_266_72/Y0                    td                    0.380       5.939 f       N109_11/gateop_perm/Z
                                   net (fanout=1)        0.251       6.190         _N10555          
 CLMS_262_77/Y2                    td                    0.150       6.340 f       N109_14/gateop_perm/Z
                                   net (fanout=3)        0.267       6.607         N109             
 CLMA_266_72/Y2                    td                    0.150       6.757 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        1.674       8.431         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   8.431         Logic Levels: 3  
                                                                                   Logic: 0.901ns(26.912%), Route: 2.447ns(73.088%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074     100.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423     102.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000     102.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981     103.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078     103.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     103.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000     103.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     104.827         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.241     105.068                          
 clock uncertainty                                      -0.150     104.918                          

 Recovery time                                          -0.476     104.442                          

 Data required time                                                104.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.442                          
 Data arrival time                                                   8.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.011                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/opit_0_inv_AQ/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.083
  Launch Clock Delay      :  4.827
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981       3.251         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.078       3.329 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       3.932         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       3.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       4.827         ntclkbufg_3      
 CLMS_262_77/CLK                                                           r       rstn_1ms[13]/opit_0_inv_AQ/CLK

 CLMS_262_77/Q0                    tco                   0.179       5.006 f       rstn_1ms[13]/opit_0_inv_AQ/Q
                                   net (fanout=2)        0.061       5.067         rstn_1ms[13]     
 CLMS_262_77/Y2                    td                    0.274       5.341 r       N109_14/gateop_perm/Z
                                   net (fanout=3)        0.212       5.553         N109             
 CLMA_266_72/Y2                    td                    0.130       5.683 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=1)        1.247       6.930         ms72xx_ctl/N0    
 CLMA_262_68/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.930         Logic Levels: 2  
                                                                                   Logic: 0.583ns(27.722%), Route: 1.520ns(72.278%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 CLMA_262_68/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.241       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Removal time                                           -0.187       4.655                          

 Data required time                                                  4.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.655                          
 Data arrival time                                                   6.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.275                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d0/opit_0/CLK

 CLMA_214_88/Q1                    tco                   0.223       3.600 f       hdmi_eth_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.246       3.846         hdmi_eth_zoom/vs_in_d0
 CLMA_210_85/Y3                    td                    0.243       4.089 f       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       1.248       5.337         hdmi_eth_zoom/N47
 DRM_178_24/RSTA[0]                                                        f       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.337         Logic Levels: 1  
                                                                                   Logic: 0.466ns(23.776%), Route: 1.494ns(76.224%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895    1003.174         ntclkbufg_2      
 DRM_178_24/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                          -0.088    1003.220                          

 Data required time                                               1003.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.220                          
 Data arrival time                                                   5.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.883                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d0/opit_0/CLK

 CLMA_214_88/Q1                    tco                   0.223       3.600 f       hdmi_eth_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.246       3.846         hdmi_eth_zoom/vs_in_d0
 CLMA_210_85/Y3                    td                    0.243       4.089 f       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       1.087       5.176         hdmi_eth_zoom/N47
 DRM_178_44/RSTA[0]                                                        f       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.176         Logic Levels: 1  
                                                                                   Logic: 0.466ns(25.903%), Route: 1.333ns(74.097%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895    1003.174         ntclkbufg_2      
 DRM_178_44/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                          -0.088    1003.220                          

 Data required time                                               1003.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.220                          
 Data arrival time                                                   5.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.044                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d0/opit_0/CLK

 CLMA_214_88/Q1                    tco                   0.223       3.600 f       hdmi_eth_zoom/vs_in_d0/opit_0/Q
                                   net (fanout=2)        0.246       3.846         hdmi_eth_zoom/vs_in_d0
 CLMA_210_85/Y3                    td                    0.243       4.089 f       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       1.070       5.159         hdmi_eth_zoom/N47
 DRM_234_4/RSTA[0]                                                         f       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.159         Logic Levels: 1  
                                                                                   Logic: 0.466ns(26.150%), Route: 1.316ns(73.850%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078    1000.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895    1003.174         ntclkbufg_2      
 DRM_234_4/CLKA[0]                                                         r       hdmi_eth_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Recovery time                                          -0.088    1003.220                          

 Data required time                                               1003.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.220                          
 Data arrival time                                                   5.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.061                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895       3.174         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d1/opit_0/CLK

 CLMA_214_88/Q0                    tco                   0.182       3.356 r       hdmi_eth_zoom/vs_in_d1/opit_0/Q
                                   net (fanout=1)        0.200       3.556         hdmi_eth_zoom/vs_in_d1
 CLMA_210_85/Y3                    td                    0.130       3.686 r       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       0.465       4.151         hdmi_eth_zoom/N47
 DRM_234_88/RSTA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.151         Logic Levels: 1  
                                                                                   Logic: 0.312ns(31.934%), Route: 0.665ns(68.066%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 DRM_234_88/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   4.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.018                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895       3.174         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d1/opit_0/CLK

 CLMA_214_88/Q0                    tco                   0.182       3.356 r       hdmi_eth_zoom/vs_in_d1/opit_0/Q
                                   net (fanout=1)        0.200       3.556         hdmi_eth_zoom/vs_in_d1
 CLMA_210_85/Y3                    td                    0.130       3.686 r       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       0.522       4.208         hdmi_eth_zoom/N47
 DRM_178_68/RSTA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.208         Logic Levels: 1  
                                                                                   Logic: 0.312ns(30.174%), Route: 0.722ns(69.826%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 DRM_178_68/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.075                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/opit_0/CLK
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : top|pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.895       3.174         ntclkbufg_2      
 CLMA_214_88/CLK                                                           r       hdmi_eth_zoom/vs_in_d1/opit_0/CLK

 CLMA_214_88/Q0                    tco                   0.182       3.356 r       hdmi_eth_zoom/vs_in_d1/opit_0/Q
                                   net (fanout=1)        0.200       3.556         hdmi_eth_zoom/vs_in_d1
 CLMA_210_85/Y3                    td                    0.130       3.686 r       hdmi_eth_zoom/N47/gateop_perm/Z
                                   net (fanout=86)       0.576       4.262         hdmi_eth_zoom/N47
 DRM_234_44/RSTA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.262         Logic Levels: 1  
                                                                                   Logic: 0.312ns(28.676%), Route: 0.776ns(71.324%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.078       0.078         pix_clk_in       
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pix_clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pix_clk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pix_clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=246)      0.925       3.377         ntclkbufg_2      
 DRM_234_44/CLKA[0]                                                        r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   4.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.129                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.223       6.957 f       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.385       7.342         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.227       7.569 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.436       8.005         eth_udp_test/eth_fifo_rst
 CLMS_174_205/RS                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                   8.005         Logic Levels: 1  
                                                                                   Logic: 0.450ns(35.405%), Route: 0.821ns(64.595%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895    1005.650         rgmii_clk        
 CLMS_174_205/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.065    1006.715                          
 clock uncertainty                                      -0.050    1006.665                          

 Recovery time                                          -0.476    1006.189                          

 Data required time                                               1006.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.189                          
 Data arrival time                                                   8.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.184                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS
Path Group  : top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.223       6.957 f       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.385       7.342         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.227       7.569 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.436       8.005         eth_udp_test/eth_fifo_rst
 CLMA_174_204/RS                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.005         Logic Levels: 1  
                                                                                   Logic: 0.450ns(35.405%), Route: 0.821ns(64.595%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895    1005.650         rgmii_clk        
 CLMA_174_204/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.065    1006.715                          
 clock uncertainty                                      -0.050    1006.665                          

 Recovery time                                          -0.476    1006.189                          

 Data required time                                               1006.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.189                          
 Data arrival time                                                   8.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.184                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.650
  Launch Clock Delay      :  6.734
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.223       6.957 f       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.385       7.342         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.227       7.569 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.414       7.983         eth_udp_test/eth_fifo_rst
 CLMS_170_197/RS                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.983         Logic Levels: 1  
                                                                                   Logic: 0.450ns(36.029%), Route: 0.799ns(63.971%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735    1000.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1000.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363    1001.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1003.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1004.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000    1004.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895    1005.650         rgmii_clk        
 CLMS_170_197/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.065    1006.715                          
 clock uncertainty                                      -0.050    1006.665                          

 Recovery time                                          -0.476    1006.189                          

 Data required time                                               1006.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.189                          
 Data arrival time                                                   7.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.206                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895       5.650         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.184       5.834 r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.318       6.152         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.167       6.319 r       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.199       6.518         eth_udp_test/eth_fifo_rst
 CLMA_182_184/RSCO                 td                    0.085       6.603 r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.603         ntR101           
 CLMA_182_192/RSCI                                                         r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.603         Logic Levels: 2  
                                                                                   Logic: 0.436ns(45.750%), Route: 0.517ns(54.250%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMA_182_192/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Removal time                                            0.000       5.669                          

 Data required time                                                  5.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.669                          
 Data arrival time                                                   6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.934                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895       5.650         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.184       5.834 r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.318       6.152         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.167       6.319 r       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.199       6.518         eth_udp_test/eth_fifo_rst
 CLMA_182_184/RSCO                 td                    0.085       6.603 r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.603         ntR101           
 CLMA_182_192/RSCI                                                         r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.603         Logic Levels: 2  
                                                                                   Logic: 0.436ns(45.750%), Route: 0.517ns(54.250%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 CLMA_182_192/CLK                                                          r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Removal time                                            0.000       5.669                          

 Data required time                                                  5.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.669                          
 Data arrival time                                                   6.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.934                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.734
  Launch Clock Delay      :  5.650
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.735       0.792 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       0.830 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.363       1.193         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       3.262 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       4.755         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       4.755 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.895       5.650         rgmii_clk        
 CLMA_194_172/CLK                                                          r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/CLK

 CLMA_194_172/Q1                   tco                   0.184       5.834 r       eth_udp_test/write_end/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.318       6.152         eth_udp_test/write_end
 CLMA_186_184/Y2                   td                    0.166       6.318 f       u_CORES/u_debug_core_0/TRIG1_ff[0][51]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.337       6.655         eth_udp_test/eth_fifo_rst
 DRM_178_192/RSTB[0]                                                       f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.655         Logic Levels: 1  
                                                                                   Logic: 0.350ns(34.826%), Route: 0.655ns(65.174%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.861       0.918 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       0.976 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.370       1.346         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       4.288 r       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       5.809         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.809 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     0.925       6.734         rgmii_clk        
 DRM_178_192/CLKB[0]                                                       r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.065       5.669                          
 clock uncertainty                                       0.000       5.669                          

 Removal time                                           -0.018       5.651                          

 Data required time                                                  5.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.651                          
 Data arrival time                                                   6.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.004                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      20.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      22.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      23.367         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.221      23.588 f       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.444      24.032         ad_valid         
 CLMA_222_84/Y3                    td                    0.243      24.275 f       N19_inv/gateop_perm/Z
                                   net (fanout=29)       2.701      26.976         N19              
 CLMA_230_69/RS                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  26.976         Logic Levels: 1  
                                                                                   Logic: 0.464ns(12.857%), Route: 3.145ns(87.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_230_69/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.165      44.988                          
 clock uncertainty                                      -0.150      44.838                          

 Recovery time                                          -0.476      44.362                          

 Data required time                                                 44.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.362                          
 Data arrival time                                                  26.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.386                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      20.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      22.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      23.367         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.221      23.588 f       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.444      24.032         ad_valid         
 CLMA_222_84/Y3                    td                    0.243      24.275 f       N19_inv/gateop_perm/Z
                                   net (fanout=29)       2.701      26.976         N19              
 CLMA_230_69/RS                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  26.976         Logic Levels: 1  
                                                                                   Logic: 0.464ns(12.857%), Route: 3.145ns(87.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_230_69/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.165      44.988                          
 clock uncertainty                                      -0.150      44.838                          

 Recovery time                                          -0.476      44.362                          

 Data required time                                                 44.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.362                          
 Data arrival time                                                  26.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.386                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.823
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      20.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      20.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      22.442         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      22.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.925      23.367         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.221      23.588 f       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.444      24.032         ad_valid         
 CLMA_222_84/Y3                    td                    0.243      24.275 f       N19_inv/gateop_perm/Z
                                   net (fanout=29)       2.701      26.976         N19              
 CLMA_230_69/RS                                                            f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  26.976         Logic Levels: 1  
                                                                                   Logic: 0.464ns(12.857%), Route: 3.145ns(87.143%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.270 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        0.981      43.251         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.074      43.325 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      43.928         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      43.928 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      44.823         ntclkbufg_4      
 CLMA_230_69/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.165      44.988                          
 clock uncertainty                                      -0.150      44.838                          

 Recovery time                                          -0.476      44.362                          

 Data required time                                                 44.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.362                          
 Data arrival time                                                  26.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.386                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      43.165         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.182      43.347 r       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.318      43.665         ad_valid         
 CLMA_222_84/Y3                    td                    0.174      43.839 r       N19_inv/gateop_perm/Z
                                   net (fanout=29)       1.772      45.611         N19              
 CLMA_230_68/RSCO                  td                    0.085      45.696 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      45.696         ntR7             
 CLMA_230_72/RSCI                                                          r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                  45.696         Logic Levels: 2  
                                                                                   Logic: 0.441ns(17.424%), Route: 2.090ns(82.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019      43.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079      43.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      44.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      44.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925      45.079         ntclkbufg_4      
 CLMA_230_72/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.165      44.914                          
 clock uncertainty                                       0.150      45.064                          

 Removal time                                            0.000      45.064                          

 Data required time                                                 45.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.064                          
 Data arrival time                                                  45.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.632                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      43.165         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.182      43.347 r       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.318      43.665         ad_valid         
 CLMA_222_84/Y3                    td                    0.174      43.839 r       N19_inv/gateop_perm/Z
                                   net (fanout=29)       1.772      45.611         N19              
 CLMA_230_68/RSCO                  td                    0.085      45.696 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      45.696         ntR7             
 CLMA_230_72/RSCI                                                          r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/RS

 Data arrival time                                                  45.696         Logic Levels: 2  
                                                                                   Logic: 0.441ns(17.424%), Route: 2.090ns(82.576%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019      43.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079      43.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      44.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      44.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925      45.079         ntclkbufg_4      
 CLMA_230_72/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.165      44.914                          
 clock uncertainty                                       0.150      45.064                          

 Removal time                                            0.000      45.064                          

 Data required time                                                 45.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.064                          
 Data arrival time                                                  45.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.632                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.749  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.165

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      42.270         _N8              
 USCM_84_108/CLK_USCM              td                    0.000      42.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3135)     0.895      43.165         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       key_switch/ad_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q0                   tco                   0.182      43.347 r       key_switch/ad_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.318      43.665         ad_valid         
 CLMA_222_84/Y3                    td                    0.174      43.839 r       N19_inv/gateop_perm/Z
                                   net (fanout=29)       1.726      45.565         N19              
 CLMA_242_60/RS                                                            r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  45.565         Logic Levels: 1  
                                                                                   Logic: 0.356ns(14.833%), Route: 2.044ns(85.167%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074      40.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449      42.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000      42.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019      43.461         ntR1703          
 PLL_158_55/CLK_OUT1               td                    0.079      43.540 r       adda/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614      44.154         nt_ad_clk        
 USCM_84_112/CLK_USCM              td                    0.000      44.154 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925      45.079         ntclkbufg_4      
 CLMA_242_60/CLK                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.165      44.914                          
 clock uncertainty                                       0.150      45.064                          

 Removal time                                           -0.187      44.877                          

 Data required time                                                 44.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.877                          
 Data arrival time                                                  45.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.688                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.074       0.074         clk_50m          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_50m_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_50m_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_50m_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N8              
 USCM_84_117/CLK_USCM              td                    0.000       2.442 r       USCMROUTE_1/CLKOUT
                                   net (fanout=2)        1.019       3.461         ntR1703          
 PLL_158_75/CLK_OUT0               td                    0.083       3.544 r       hdmi_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       4.158         ms72xx_cfg_clk   
 USCM_84_111/CLK_USCM              td                    0.000       4.158 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       5.083         ntclkbufg_3      
 CLMS_262_73/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMS_262_73/Q0                    tco                   0.221       5.304 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.255       5.559         rstn_1ms[9]      
 CLMA_266_72/Y0                    td                    0.380       5.939 f       N109_11/gateop_perm/Z
                                   net (fanout=1)        0.251       6.190         _N10555          
 CLMS_262_77/Y2                    td                    0.150       6.340 f       N109_14/gateop_perm/Z
                                   net (fanout=3)        0.257       6.597         N109             
 CLMA_266_72/Y1                    td                    0.244       6.841 f       N81/gateop_perm/Z
                                   net (fanout=1)        0.938       7.779         nt_rstn_out      
 IOL_327_42/DO                     td                    0.106       7.885 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.885         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.197      11.082 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.142         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                  11.142         Logic Levels: 5  
                                                                                   Logic: 4.298ns(70.936%), Route: 1.761ns(29.064%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.955       4.356 f       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.053       6.916         rgmii_clk        
 IOL_323_374/CLK_SYS                                                       f       rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_374/DO                    tco                   0.422       7.338 f       rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/ntO
 IOBD_320_376/PAD                  td                    3.528      10.866 f       rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[1]  
 D17                                                                       f       rgmii_txd[1] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : rgmii_txd[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 F14                                                     0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    0.918       0.975 f       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.057       1.032 f       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=2)        0.369       1.401         _N17             
 IOCKDLY_84_360/CLK_OUT            td                    2.955       4.356 f       rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.507       5.863         rgmii_interface/rgmii_rxc_ibuf
 USCM_84_109/CLK_USCM              td                    0.000       5.863 f       rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=1955)     1.053       6.916         rgmii_clk        
 IOL_323_373/CLK_SYS                                                       f       rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_323_373/DO                    tco                   0.422       7.338 f       rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       7.338         rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/ntO
 IOBS_TB_321_376/PAD               td                    3.528      10.866 f       rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.123      10.989         nt_rgmii_txd[2]  
 C18                                                                       f       rgmii_txd[2] (port)

 Data arrival time                                                  10.989         Logic Levels: 1  
                                                                                   Logic: 3.950ns(96.980%), Route: 0.123ns(3.020%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rx_ctl (port)
Endpoint    : rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rx_ctl     
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       rgmii_interface/u_rgmii_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         rgmii_interface/u_rgmii_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       rgmii_interface/gmii_ctl_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[0]  
 IOBD_72_376/DIN                   td                    0.735       0.806 r       rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         rgmii_interface/rgmii_rx_data[0].u_rgmii_rxd_ibuf/ntD
 IOL_75_374/DI                                                             r       rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         nt_rgmii_rxd[1]  
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         rgmii_interface/rgmii_rx_data[1].u_rgmii_rxd_ibuf/ntD
 IOL_75_373/DI                                                             r       rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_178_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_234_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_178_68/CLKA[0]      hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_68/CLKA[0]      hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_68/CLKB[0]      hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_162_137/CLK        adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_162_137/CLK        adda/cnt[0]/opit_0_inv_L5Q_perm/CLK
 49.664      50.000          0.336           High Pulse Width  CLMA_154_113/CLK        adda/cnt[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_202_205/CLK        eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_202_205/CLK        eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_190_209/CLK        eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.282      20.000          0.718           Low Pulse Width   DRM_234_68/CLKA[0]      ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.282      20.000          0.718           High Pulse Width  DRM_234_68/CLKA[0]      ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.504      20.000          0.496           Low Pulse Width   CLMS_226_69/CLK         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_234_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_254_141/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_254_141/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_254_141/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                              
+----------------------------------------------------------------------------------------------------------------------+
| Input      | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/place_route/top_pnr.adf       
| Output     | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/report_timing/top_rtp.adf     
|            | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/report_timing/top.rtr         
|            | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/report_timing/rtr.db          
+----------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 814 MB
Total CPU  time to report_timing completion : 0h:0m:3s
Process Total CPU  time to report_timing completion : 0h:0m:3s
Total real time to report_timing completion : 0h:0m:12s
