
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=irqc_demo_tb><h1 id="entity-irqc_demo_tb">Entity: irqc_demo_tb</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 146.66666666666666 30"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="0,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="26.666666666666664" height="10" fill="black" x="33.33333333333333" y="15"></rect><rect id="SvgjsRect1007" width="22.666666666666664" height="5" fill="#fdfd96" x="35.33333333333333" y="17"></rect></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright 2020 Bitvis Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a> and in the provided LICENSE.TXT. Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. Note : Any functionality not explicitly described in the documentation is subject to change at any time VHDL unit     : Bitvis IRQC Library : irqc_demo_tb Description   : See dedicated powerpoint presentation and README-file(s) Test case entity</p></div><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>arst</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>sbi_if</td>
<td>t_sbi_if(addr(2 downto 0), wdata(7 downto 0), rdata(7 downto 0))</td>
<td>CPU interface</td>
</tr>
<tr>
<td>irq_source</td>
<td>std_logic_vector(C_NUM_SOURCES-1 downto 0)</td>
<td>Interrupt related signals</td>
</tr>
<tr>
<td>irq2cpu</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>irq2cpu_ack</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>clock_ena</td>
<td>boolean</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_CLK_PERIOD</td>
<td>time</td>
<td>10 ns</td>
<td></td>
</tr>
</tbody>
</table><h2 id="functions">Functions</h2><ul>
<li>trim <font id="function_arguments">( constant source   : std_logic_vector; constant num_bits : positive := C_NUM_SOURCES) </font> <font id="function_return">return t_irq_source </font></li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Trim (cut) a given vector to fit the number of irq sources (i.e. pot. reduce width)</p></div><ul>
<li>fit <font id="function_arguments">( constant source   : std_logic_vector; constant num_bits : positive := C_NUM_SOURCES) </font> <font id="function_return">return std_logic_vector </font></li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Fit a given vector to the number of irq sources by masking with zeros above irq width</p></div><h2 id="processes">Processes</h2><ul>
<li>p_main: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
PROCESS: p_main</p></div><h2 id="instantiations">Instantiations</h2><ul>
<li>i_irqc: work.irqc</li>
</ul><br><br><br><br><br><br>