{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 13:32:03 2016 " "Info: Processing started: Tue Jul 26 13:32:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Main -c Main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Main EP3C16F256C6 " "Info: Selected device EP3C16F256C6 for design \"Main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] 1 10 0 0 " "Info: Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] 1 100 0 0 " "Info: Implementing clock multiplication of 1, clock division of 100, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] port" {  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] 1 2000 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2000, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] port" {  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 30 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 36 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5F256C6 " "Info: Device EP3C5F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8123 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 127 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 127 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PP1 " "Info: Pin PP1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PP1 } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 280 2632 2808 296 "PP1" "" } { 368 2528 2554 384 "PP1" "" } { 984 2056 2128 1000 "PP1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PP1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 36 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1612 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 36 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1612 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] (placed in counter C2 of PLL_4) " "Info: Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[3\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 36 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1612 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] (placed in counter C4 of PLL_4) " "Info: Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll_6qr2:auto_generated\|clk\[4\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_6qr2.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/altpll_6qr2.tdf" 36 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_6qr2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1612 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_100_A~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Info: Automatically promoted node Clk_100_A~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 184 192 360 200 "Clk_100_A" "" } { -232 2192 2272 -216 "Clk_100_A" "" } { 416 1384 1456 432 "Clk_100_A" "" } { 360 1032 1104 376 "Clk_100_A" "" } { -224 824 912 -208 "Clk_100_A" "" } { -48 840 912 -32 "Clk_100_A" "" } { 464 336 432 480 "Clk_100_A" "" } { 88 2200 2288 104 "Clk_100_A" "" } { 544 2154 2248 560 "Clk_100_A" "" } { 632 1344 1432 648 "Clk_100_A" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100_A~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8081 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wr_n~input (placed in PIN A9 (CLK8, DIFFCLK_5n)) " "Info: Automatically promoted node Wr_n~input (placed in PIN A9 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Parallel_Clocks_Generator:inst26\|inst60 " "Info: Destination node Parallel_Clocks_Generator:inst26\|inst60" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Parallel_Clocks_Generator.bdf" { { 896 344 408 944 "inst60" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Clocks_Generator:inst26|inst60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1763 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I_O_Control_Module:inst23\|inst2 " "Info: Destination node I_O_Control_Module:inst23\|inst2" {  } { { "I_O_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/I_O_Control_Module.bdf" { { 440 928 992 488 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_O_Control_Module:inst23|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1916 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I_O_Control_Module:inst23\|160 " "Info: Destination node I_O_Control_Module:inst23\|160" {  } { { "I_O_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/I_O_Control_Module.bdf" { { 536 656 720 576 "160" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_O_Control_Module:inst23|160 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1918 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Serial_Control_Module:inst5\|inst60 " "Info: Destination node Serial_Control_Module:inst5\|inst60" {  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Serial_Control_Module.bdf" { { 512 224 288 560 "inst60" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Serial_Control_Module:inst5|inst60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2000 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Serial_Control_Module:inst5\|inst7 " "Info: Destination node Serial_Control_Module:inst5\|inst7" {  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Serial_Control_Module.bdf" { { 128 240 304 176 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Serial_Control_Module:inst5|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2005 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8088 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IFClk~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Info: Automatically promoted node IFClk~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "O_FIFO_RClk~output " "Info: Destination node O_FIFO_RClk~output" {  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1184 1256 1432 1200 "O_FIFO_RClk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_RClk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8015 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 112 184 352 128 "IFClk" "" } { 1176 848 896 1192 "IFClk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8080 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { -208 184 352 -192 "Reset_n" "" } { -184 2192 2272 -168 "Reset_n" "" } { 1160 848 897 1176 "Reset_n" "" } { 416 336 432 432 "Reset_n" "" } { -16 840 912 0 "Reset_n" "" } { -208 1504 1608 -192 "Reset_n" "" } { 376 1032 1152 392 "Reset_n" "" } { 432 1384 1504 448 "Reset_n" "" } { 56 2200 2288 72 "Reset_n" "" } { 384 2146 2248 400 "Reset_n" "" } { 56 376 432 72 "Reset_n" "" } { 1368 1264 1360 1384 "Reset_n" "" } { 648 1344 1432 664 "Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8082 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "O_FIFO_Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Info: Automatically promoted node O_FIFO_Reset_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_Control_Module:inst7\|fifo_controller:inst\|wt\[3\]~5 " "Info: Destination node FIFO_Control_Module:inst7\|fifo_controller:inst\|wt\[3\]~5" {  } { { "fifo_controller.vhd" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/fifo_controller.vhd" 37 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_Control_Module:inst7|fifo_controller:inst|wt[3]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 5869 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1232 664 832 1248 "O_FIFO_Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_Reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 8083 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Acuisition_Control_Module:inst\|lpm_dff24:inst76\|lpm_ff:lpm_ff_component\|dffs\[9\]  " "Info: Automatically promoted node Acuisition_Control_Module:inst\|lpm_dff24:inst76\|lpm_ff:lpm_ff_component\|dffs\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Acuisition_Control_Module:inst\|lpm_or1:inst41\|lpm_or:lpm_or_component\|or_node\[0\]\[3\]~3 " "Info: Destination node Acuisition_Control_Module:inst\|lpm_or1:inst41\|lpm_or:lpm_or_component\|or_node\[0\]\[3\]~3" {  } { { "lpm_or.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acuisition_Control_Module:inst|lpm_or1:inst41|lpm_or:lpm_or_component|or_node[0][3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 4717 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Acuisition_Control_Module:inst\|inst13~0 " "Info: Destination node Acuisition_Control_Module:inst\|inst13~0" {  } { { "Acuisition_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Acuisition_Control_Module.bdf" { { 296 1000 1064 376 "inst13" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acuisition_Control_Module:inst|inst13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 7744 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Acuisition_Control_Module:inst|lpm_dff24:inst76|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 3920 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I_O_Control_Module:inst23\|inst2  " "Info: Automatically promoted node I_O_Control_Module:inst23\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "I_O_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/I_O_Control_Module.bdf" { { 440 928 992 488 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_O_Control_Module:inst23|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1916 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Serial_Control_Module:inst5\|inst7  " "Info: Automatically promoted node Serial_Control_Module:inst5\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Serial_Control_Module.bdf" { { 128 240 304 176 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Serial_Control_Module:inst5|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2005 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p1_corrector_module:inst31\|inst7  " "Info: Automatically promoted node p1_corrector_module:inst31\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[7\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[7\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1409 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[6\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1410 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[5\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1411 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[4\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[4\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1412 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[3\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1413 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[2\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1414 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[1\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1415 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[0\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter47:inst16\|lpm_counter:lpm_counter_component\|cntr_blk:auto_generated\|counter_reg_bit\[0\]" {  } { { "db/cntr_blk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_blk.tdf" 76 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter47:inst16|lpm_counter:lpm_counter_component|cntr_blk:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1416 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|inst7 " "Info: Destination node p1_corrector_module:inst31\|inst7" {  } { { "p1_corrector_module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/p1_corrector_module.bdf" { { 416 448 512 496 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1466 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "p1_corrector_module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/p1_corrector_module.bdf" { { 416 448 512 496 "inst7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1466 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p1_corrector_module:inst31\|inst  " "Info: Automatically promoted node p1_corrector_module:inst31\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[6\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[6\]" {  } { { "db/cntr_elk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_elk.tdf" 71 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1437 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[5\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[5\]" {  } { { "db/cntr_elk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_elk.tdf" 71 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1438 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[4\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[4\]" {  } { { "db/cntr_elk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_elk.tdf" 71 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1439 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[3\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[3\]" {  } { { "db/cntr_elk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_elk.tdf" 71 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1440 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[2\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[2\]" {  } { { "db/cntr_elk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_elk.tdf" 71 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1441 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[1\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[1\]" {  } { { "db/cntr_elk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_elk.tdf" 71 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1442 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[0\] " "Info: Destination node p1_corrector_module:inst31\|lpm_counter46:inst1\|lpm_counter:lpm_counter_component\|cntr_elk:auto_generated\|counter_reg_bit\[0\]" {  } { { "db/cntr_elk.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/cntr_elk.tdf" 71 17 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|lpm_counter46:inst1|lpm_counter:lpm_counter_component|cntr_elk:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1443 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_corrector_module:inst31\|inst~0 " "Info: Destination node p1_corrector_module:inst31\|inst~0" {  } { { "p1_corrector_module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/p1_corrector_module.bdf" { { 72 408 472 152 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|inst~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 6866 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "p1_corrector_module.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/p1_corrector_module.bdf" { { 72 408 472 152 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p1_corrector_module:inst31|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 1461 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "Info: I/O standards used: 3.3-V LVCMOS." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 0 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 0 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 16 9 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 17 10 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 17 3 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 14 2 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 12 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 22 2 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Info: Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Info: Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.219 ns pin register " "Info: Estimated most critical path is pin to register delay of 5.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Addr\[15\] 1 PIN PIN_E7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E7; Fanout = 1; PIN Node = 'Addr\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[15] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 48 184 352 64 "Addr\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.848 ns) 0.848 ns Addr\[15\]~input 2 COMB IOIBUF_X7_Y29_N8 3 " "Info: 2: + IC(0.000 ns) + CELL(0.848 ns) = 0.848 ns; Loc. = IOIBUF_X7_Y29_N8; Fanout = 3; COMB Node = 'Addr\[15\]~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { Addr[15] Addr[15]~input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 48 184 352 64 "Addr\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.369 ns) 2.050 ns I_O_Control_Module:inst23\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode3w\[1\]~0 3 COMB LAB_X10_Y25_N0 5 " "Info: 3: + IC(0.833 ns) + CELL(0.369 ns) = 2.050 ns; Loc. = LAB_X10_Y25_N0; Fanout = 5; COMB Node = 'I_O_Control_Module:inst23\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode3w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { Addr[15]~input I_O_Control_Module:inst23|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1]~0 } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/decode_svf.tdf" 45 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.073 ns) + CELL(0.367 ns) 2.344 ns Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode3w\[1\] 4 COMB LAB_X10_Y25_N0 7 " "Info: 4: + IC(-0.073 ns) + CELL(0.367 ns) = 2.344 ns; Loc. = LAB_X10_Y25_N0; Fanout = 7; COMB Node = 'Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode3w\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { I_O_Control_Module:inst23|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1]~0 Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/decode_svf.tdf" 45 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.130 ns) 3.723 ns Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode89w\[3\] 5 COMB LAB_X20_Y21_N0 8 " "Info: 5: + IC(1.249 ns) + CELL(0.130 ns) = 3.723 ns; Loc. = LAB_X20_Y21_N0; Fanout = 8; COMB Node = 'Acuisition_Control_Module:inst\|lpm_decode1:inst1\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode89w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/91/Main_02_18_2016/Main_02_18_2016/db/decode_svf.tdf" 50 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.610 ns) 5.219 ns Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\] 6 REG LAB_X22_Y20_N0 50 " "Info: 6: + IC(0.886 ns) + CELL(0.610 ns) = 5.219 ns; Loc. = LAB_X22_Y20_N0; Fanout = 50; REG Node = 'Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.324 ns ( 44.53 % ) " "Info: Total cell delay = 2.324 ns ( 44.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.895 ns ( 55.47 % ) " "Info: Total interconnect delay = 2.895 ns ( 55.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { Addr[15] Addr[15]~input I_O_Control_Module:inst23|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1]~0 Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode3w[1] Acuisition_Control_Module:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode89w[3] Acuisition_Control_Module:inst|lpm_dff8:inst64|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "66 " "Warning: 66 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_AF_L_n 3.3-V LVCMOS E2 " "Info: Pin O_FIFO_AF_L_n uses I/O standard 3.3-V LVCMOS at E2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_AF_L_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_AF_L_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1264 664 832 1280 "O_FIFO_AF_L_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_AF_L_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_AF_H_n 3.3-V LVCMOS K16 " "Info: Pin O_FIFO_AF_H_n uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_AF_H_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_AF_H_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1280 664 832 1296 "O_FIFO_AF_H_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_AF_H_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_AE_L_n 3.3-V LVCMOS B1 " "Info: Pin O_FIFO_AE_L_n uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_AE_L_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_AE_L_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1296 664 832 1312 "O_FIFO_AE_L_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_AE_L_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_AE_H_n 3.3-V LVCMOS F13 " "Info: Pin O_FIFO_AE_H_n uses I/O standard 3.3-V LVCMOS at F13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_AE_H_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_AE_H_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1312 664 832 1328 "O_FIFO_AE_H_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_AE_H_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B2_SIMO 3.3-V LVCMOS B11 " "Info: Pin B2_SIMO uses I/O standard 3.3-V LVCMOS at B11" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { B2_SIMO } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "B2_SIMO" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1024 184 352 1040 "B2_SIMO" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_SIMO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FP_Sel_1_n 3.3-V LVCMOS A12 " "Info: Pin FP_Sel_1_n uses I/O standard 3.3-V LVCMOS at A12" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FP_Sel_1_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FP_Sel_1_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1048 184 352 1064 "FP_Sel_1_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FP_Sel_1_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MSP_Irq_0 3.3-V LVCMOS B10 " "Info: Pin MSP_Irq_0 uses I/O standard 3.3-V LVCMOS at B10" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MSP_Irq_0 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSP_Irq_0" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1384 192 360 1400 "MSP_Irq_0" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSP_Irq_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MSP_Irq_1 3.3-V LVCMOS C9 " "Info: Pin MSP_Irq_1 uses I/O standard 3.3-V LVCMOS at C9" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MSP_Irq_1 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSP_Irq_1" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1408 184 352 1424 "MSP_Irq_1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSP_Irq_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[7\] 3.3-V LVCMOS T2 " "Info: Pin ADC_4_Dat\[7\] uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[7] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[7\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[6\] 3.3-V LVCMOS R3 " "Info: Pin ADC_4_Dat\[6\] uses I/O standard 3.3-V LVCMOS at R3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[6] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[6\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[5\] 3.3-V LVCMOS P3 " "Info: Pin ADC_4_Dat\[5\] uses I/O standard 3.3-V LVCMOS at P3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[5] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[5\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[4\] 3.3-V LVCMOS N3 " "Info: Pin ADC_4_Dat\[4\] uses I/O standard 3.3-V LVCMOS at N3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[4] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[4\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[3\] 3.3-V LVCMOS R4 " "Info: Pin ADC_4_Dat\[3\] uses I/O standard 3.3-V LVCMOS at R4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[3] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[3\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[2\] 3.3-V LVCMOS T4 " "Info: Pin ADC_4_Dat\[2\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[2] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[2\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[1\] 3.3-V LVCMOS R5 " "Info: Pin ADC_4_Dat\[1\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[1] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[1\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_4_Dat\[0\] 3.3-V LVCMOS T5 " "Info: Pin ADC_4_Dat\[0\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_4_Dat[0] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_4_Dat\[0\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1576 136 312 1592 "ADC_4_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_4_Dat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[7\] 3.3-V LVCMOS D5 " "Info: Pin CDat\[7\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[7] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[7\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[6\] 3.3-V LVCMOS A2 " "Info: Pin CDat\[6\] uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[6] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[6\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[5\] 3.3-V LVCMOS B4 " "Info: Pin CDat\[5\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[5] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[5\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[4\] 3.3-V LVCMOS A4 " "Info: Pin CDat\[4\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[4] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[4\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[3\] 3.3-V LVCMOS D6 " "Info: Pin CDat\[3\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[3] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[3\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[2\] 3.3-V LVCMOS B5 " "Info: Pin CDat\[2\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[2] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[2\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[1\] 3.3-V LVCMOS A5 " "Info: Pin CDat\[1\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[1] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[1\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CDat\[0\] 3.3-V LVCMOS E6 " "Info: Pin CDat\[0\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CDat[0] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDat\[0\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 856 128 304 872 "CDat\[7..0\]" "" } { 72 376 432 88 "CDat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IFClk 3.3-V LVCMOS A8 " "Info: Pin IFClk uses I/O standard 3.3-V LVCMOS at A8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IFClk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFClk" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 112 184 352 128 "IFClk" "" } { 1176 848 896 1192 "IFClk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk_100_A 3.3-V LVCMOS M15 " "Info: Pin Clk_100_A uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_100_A } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100_A" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 184 192 360 200 "Clk_100_A" "" } { -232 2192 2272 -216 "Clk_100_A" "" } { 416 1384 1456 432 "Clk_100_A" "" } { 360 1032 1104 376 "Clk_100_A" "" } { -224 824 912 -208 "Clk_100_A" "" } { -48 840 912 -32 "Clk_100_A" "" } { 464 336 432 480 "Clk_100_A" "" } { 88 2200 2288 104 "Clk_100_A" "" } { 544 2154 2248 560 "Clk_100_A" "" } { 632 1344 1432 648 "Clk_100_A" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset_n 3.3-V LVCMOS M2 " "Info: Pin Reset_n uses I/O standard 3.3-V LVCMOS at M2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Reset_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reset_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { -208 184 352 -192 "Reset_n" "" } { -184 2192 2272 -168 "Reset_n" "" } { 1160 848 897 1176 "Reset_n" "" } { 416 336 432 432 "Reset_n" "" } { -16 840 912 0 "Reset_n" "" } { -208 1504 1608 -192 "Reset_n" "" } { 376 1032 1152 392 "Reset_n" "" } { 432 1384 1504 448 "Reset_n" "" } { 56 2200 2288 72 "Reset_n" "" } { 384 2146 2248 400 "Reset_n" "" } { 56 376 432 72 "Reset_n" "" } { 1368 1264 1360 1384 "Reset_n" "" } { 648 1344 1432 664 "Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_Reset_n 3.3-V LVCMOS M16 " "Info: Pin O_FIFO_Reset_n uses I/O standard 3.3-V LVCMOS at M16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_Reset_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_Reset_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1232 664 832 1248 "O_FIFO_Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk_48 3.3-V LVCMOS B9 " "Info: Pin Clk_48 uses I/O standard 3.3-V LVCMOS at B9" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_48 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_48" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1152 664 832 1168 "Clk_48" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAG_B 3.3-V LVCMOS A3 " "Info: Pin FLAG_B uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FLAG_B } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLAG_B" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1248 664 832 1264 "FLAG_B" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAG_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_OR_L_n 3.3-V LVCMOS M1 " "Info: Pin O_FIFO_OR_L_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_OR_L_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_OR_L_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1200 664 832 1216 "O_FIFO_OR_L_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_OR_L_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_OR_H_n 3.3-V LVCMOS D14 " "Info: Pin O_FIFO_OR_H_n uses I/O standard 3.3-V LVCMOS at D14" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_OR_H_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_OR_H_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1216 664 832 1232 "O_FIFO_OR_H_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_OR_H_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Wr_n 3.3-V LVCMOS A9 " "Info: Pin Wr_n uses I/O standard 3.3-V LVCMOS at A9" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Wr_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 96 184 352 112 "Wr_n" "" } { -136 2192 2272 -120 "Wr_n" "" } { 368 336 432 384 "Wr_n" "" } { 936 256 336 952 "Wr_n" "" } { 152 2200 2288 168 "Wr_n" "" } { 416 2144 2248 432 "Wr_n" "" } { 568 1344 1432 584 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[6\] 3.3-V LVCMOS C6 " "Info: Pin Addr\[6\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[6] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[6\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[5\] 3.3-V LVCMOS B7 " "Info: Pin Addr\[5\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[5] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[5\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[14\] 3.3-V LVCMOS B6 " "Info: Pin Addr\[14\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[14] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[14\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 32 184 352 48 "Addr\[14\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[15\] 3.3-V LVCMOS E7 " "Info: Pin Addr\[15\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[15] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[15\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 48 184 352 64 "Addr\[15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[4\] 3.3-V LVCMOS A7 " "Info: Pin Addr\[4\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[4] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[4\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[7\] 3.3-V LVCMOS A6 " "Info: Pin Addr\[7\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[7] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[7\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[0\] 3.3-V LVCMOS C8 " "Info: Pin Addr\[0\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[0] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[0\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } { 384 336 432 400 "Addr\[1..0\]" "" } { 168 2200 2288 184 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[1\] 3.3-V LVCMOS D8 " "Info: Pin Addr\[1\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[1] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[1\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } { 384 336 432 400 "Addr\[1..0\]" "" } { 168 2200 2288 184 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Exposure_Start 3.3-V LVCMOS E15 " "Info: Pin Exposure_Start uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Exposure_Start } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Exposure_Start" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 456 128 296 472 "Exposure_Start" "" } { 672 2152 2248 688 "Exposure_Start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exposure_Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Output_Format_Sel 3.3-V LVCMOS M8 " "Info: Pin Output_Format_Sel uses I/O standard 3.3-V LVCMOS at M8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output_Format_Sel } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Output_Format_Sel" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 752 1024 1208 768 "Output_Format_Sel" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output_Format_Sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[2\] 3.3-V LVCMOS E8 " "Info: Pin Addr\[2\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[2] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[2\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } { 168 2200 2288 184 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Addr\[3\] 3.3-V LVCMOS F8 " "Info: Pin Addr\[3\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[3] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Addr\[3\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 16 184 352 32 "Addr\[7..0\]" "" } { 168 2200 2288 184 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk_100 3.3-V LVCMOS T8 " "Info: Pin Clk_100 uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { -224 184 352 -208 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[7\] 3.3-V LVCMOS P1 " "Info: Pin MO_Dat\[7\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[7] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[7\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rd_n 3.3-V LVCMOS B8 " "Info: Pin Rd_n uses I/O standard 3.3-V LVCMOS at B8" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Rd_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rd_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 784 176 344 800 "Rd_n" "" } { 776 344 384 792 "Rd_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[6\] 3.3-V LVCMOS P2 " "Info: Pin MO_Dat\[6\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[6] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[6\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_IR_L_n 3.3-V LVCMOS E1 " "Info: Pin O_FIFO_IR_L_n uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_IR_L_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_IR_L_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1328 664 832 1344 "O_FIFO_IR_L_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_IR_L_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "O_FIFO_IR_H_n 3.3-V LVCMOS E16 " "Info: Pin O_FIFO_IR_H_n uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { O_FIFO_IR_H_n } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "O_FIFO_IR_H_n" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1344 664 832 1360 "O_FIFO_IR_H_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { O_FIFO_IR_H_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[5\] 3.3-V LVCMOS R1 " "Info: Pin MO_Dat\[5\] uses I/O standard 3.3-V LVCMOS at R1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[5] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[5\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[4\] 3.3-V LVCMOS L4 " "Info: Pin MO_Dat\[4\] uses I/O standard 3.3-V LVCMOS at L4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[4] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[4\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[3\] 3.3-V LVCMOS K5 " "Info: Pin MO_Dat\[3\] uses I/O standard 3.3-V LVCMOS at K5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[3] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[3\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[2\] 3.3-V LVCMOS N1 " "Info: Pin MO_Dat\[2\] uses I/O standard 3.3-V LVCMOS at N1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[2] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[2\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[1\] 3.3-V LVCMOS N2 " "Info: Pin MO_Dat\[1\] uses I/O standard 3.3-V LVCMOS at N2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[1] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[1\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MO_Dat\[0\] 3.3-V LVCMOS K2 " "Info: Pin MO_Dat\[0\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MO_Dat[0] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MO_Dat\[0\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 696 128 296 712 "MO_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MO_Dat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Shutter_Status 3.3-V LVCMOS L11 " "Info: Pin Shutter_Status uses I/O standard 3.3-V LVCMOS at L11" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Shutter_Status } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Shutter_Status" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1344 192 360 1360 "Shutter_Status" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Shutter_Status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[7\] 3.3-V LVCMOS R12 " "Info: Pin ADC_1_Dat\[7\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[7] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[7\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[6\] 3.3-V LVCMOS R13 " "Info: Pin ADC_1_Dat\[6\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[6] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[6\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[5\] 3.3-V LVCMOS P14 " "Info: Pin ADC_1_Dat\[5\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[5] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[5\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[4\] 3.3-V LVCMOS R14 " "Info: Pin ADC_1_Dat\[4\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[4] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[4\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[3\] 3.3-V LVCMOS T12 " "Info: Pin ADC_1_Dat\[3\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[3] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[3\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[2\] 3.3-V LVCMOS T13 " "Info: Pin ADC_1_Dat\[2\] uses I/O standard 3.3-V LVCMOS at T13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[2] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[2\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[1\] 3.3-V LVCMOS T14 " "Info: Pin ADC_1_Dat\[1\] uses I/O standard 3.3-V LVCMOS at T14" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[1] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[1\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_1_Dat\[0\] 3.3-V LVCMOS T15 " "Info: Pin ADC_1_Dat\[0\] uses I/O standard 3.3-V LVCMOS at T15" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADC_1_Dat[0] } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_1_Dat\[0\]" } } } } { "Main.bdf" "" { Schematic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/Main.bdf" { { 1080 128 296 1096 "ADC_1_Dat\[7..0\]" "" } { 680 1344 1436 696 "ADC_1_Dat\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_1_Dat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/Main_02_18_2016/Main_02_18_2016/" 0 { } { { 0 { 0 ""} 0 2193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 13:32:58 2016 " "Info: Processing ended: Tue Jul 26 13:32:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Info: Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Info: Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
