<?xml version="1.0" encoding="ISO-8859-1"?>
<block heading="1" child_no="1" id="tab0.6120397308791992" name="reg_map" offset="0" output_file_name="reg_map" module_name="reg_map" reset_type="async" rtl.byte_enable="true" u_field_names="true" u_use_eeprom="true" gen_pin_complex_functions="false" lock_bitmask="true" uid="2019-08-02T14:34:08.117+05:30d13e1" keypath="reg_map" coverage="on" caddress="0" hwmapaddr="1" csize="256" address="0x000" endaddress="0xFF" size="256">
   <config>
      <blocksize>256</blocksize>
      <variants>
         <variant name="none" isselected="true">
            <doc>'none' variant states including all templates which are not assigned any 
  variant property.</doc>
         </variant>
      </variants>
      <regwidth>32</regwidth>
      <buswidth>32</buswidth>
      <addressunit>32</addressunit>
      <busdomains>
         <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="0" address="0x000" endaddress="0xFF" size="256"/>
      </busdomains>
   </config>
   <doc/>
   <section heading="1.1" child_no="1" id="tab0.9574785992410972" name="volatile" offset="0" uid="2019-08-02T14:34:08.117+05:30d13e16" keypath="reg_map.volatile,volatile" keypathdown="volatile.status_0.ee_cfg.ee_status0.ee_status1.ee_pat_test.ee_mar_test.ee_test_cfg.mux_control.test_control.asil_diag.ch1_idiff.ch1_npeak.ch1_ppeak.ch1_pk_pk.ch2_idiff.ch2_npeak.ch2_ppeak.ch2_pk_pk.unlock,status_0,ee_cfg,ee_status0,ee_status1,ee_pat_test,ee_mar_test,ee_test_cfg,mux_control,test_control,asil_diag,ch1_idiff,ch1_npeak,ch1_ppeak,ch1_pk_pk,ch2_idiff,ch2_npeak,ch2_ppeak,ch2_pk_pk,unlock" coverage="on" hwmapaddr="2" max_reg_size="32" csize="76" caddress="0" address="0x000" endaddress="0x4B" size="76">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="0" address="0x000" endaddress="0x4B" size="76"/>
         </busdomains>
      </config>
      <reg heading="1.1.1" child_no="1" id="tab0.12400173080375476" name="status_0" external="true" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" uid="2019-08-02T14:34:08.117+05:30d13e18" keypath="reg_map.volatile.status_0,volatile.status_0,status_0" coverage="on" hwmapaddr="3" csize="4" offset="0" caddress="0" address="0x000" endaddress="0x3" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="0" address="0x000" endaddress="0x3" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_178" offset="3:0" name="dsc_major" hdl_path="wrapper.u_dig_top.dsc_major_dft" uid="2019-08-02T14:34:08.117+05:30d13e23" keypath="reg_map.volatile.status_0.dsc_major,volatile.status_0.dsc_major,status_0.dsc_major,dsc_major">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nMajor Die Source Code \nThis position will be selected once the shadow registers have loaded.\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_177" offset="7:4" name="dsc_minor" hdl_path="wrapper.u_dig_top.dsc_minor_dft" uid="2019-08-02T14:34:08.117+05:30d13e32" keypath="reg_map.volatile.status_0.dsc_minor,volatile.status_0.dsc_minor,status_0.dsc_minor,dsc_minor">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nMinor Die Source Code \nThis position will be selected once the shadow registers have loaded.\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_176" offset="15:8" name="dsc_rtl" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_dsc_rtl_tieoffs.dsc_rtl" uid="2019-08-02T14:34:08.117+05:30d13e41" keypath="reg_map.volatile.status_0.dsc_rtl,volatile.status_0.dsc_rtl,status_0.dsc_rtl,dsc_rtl">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nRTL Die Source Code \nThis position will be selected once the shadow registers have loaded.\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">00000000</default>
         </field>
      </reg>
      <reg heading="1.1.2" child_no="2" id="tab0.5615173179381162" name="ee_cfg" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_cfg_" no_reg_bit_bash_test="true" no_reg_access_test="true" uid="2019-08-02T14:34:08.117+05:30d13e50" keypath="reg_map.volatile.ee_cfg,volatile.ee_cfg,ee_cfg" hwmapaddr="4" csize="4" offset="4" caddress="4" address="0x004" endaddress="0x7" size="4" default="0x00000000" sw="rw" hw="rw ro">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="4" address="0x004" endaddress="0x7" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_192" offset="0" name="ee_erase" hdl_path="ee_erase_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e55" keypath="reg_map.volatile.ee_cfg.ee_erase,volatile.ee_cfg.ee_erase,ee_cfg.ee_erase,ee_erase">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSetting this bit will perform an ERASE operation only on the EEPROM the next time an EEPROM address is written. It is self-clearing when the ERASE operation is complete.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_191" offset="1" name="ee_prog" hdl_path="ee_prog_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e64" keypath="reg_map.volatile.ee_cfg.ee_prog,volatile.ee_cfg.ee_prog,ee_cfg.ee_prog,ee_prog">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSetting this bit will perform a PROGRAM operation only on the EEPROM the next time an EEPROM address is written. ee_erase has precedence, so if it is set this bit is ignored. It is self-clearing when the PROGRAM operation is complete.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_190" offset="3:2" name="ee_block_mode" hdl_path="ee_block_mode_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e73" keypath="reg_map.volatile.ee_cfg.ee_block_mode,volatile.ee_cfg.ee_block_mode,ee_cfg.ee_block_mode,ee_block_mode">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n00: Single Word Write Access\n01: Odd Word Write Access (address ignored)\n10: Even Word Write Access (address ignored)\n11: All Word Write Access (address ignored)\nThis field only affects write operations.\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_189" offset="6:4" name="ee_vread" hdl_path="ee_vread_q" uid="2019-08-02T14:34:08.117+05:30d13e82" keypath="reg_map.volatile.ee_cfg.ee_vread,volatile.ee_cfg.ee_vread,ee_cfg.ee_vread,ee_vread">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nVREAD EEPROM setting per EEPROM V2.0 spec\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_188" offset="7" name="ee_force_sbe" hdl_path="ee_force_sbe_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e91" keypath="reg_map.volatile.ee_cfg.ee_force_sbe,volatile.ee_cfg.ee_force_sbe,ee_cfg.ee_force_sbe,ee_force_sbe">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces a single bit error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_187" offset="8" name="ee_force_dbe" hdl_path="ee_force_dbe_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e100" keypath="reg_map.volatile.ee_cfg.ee_force_dbe,volatile.ee_cfg.ee_force_dbe,ee_cfg.ee_force_dbe,ee_force_dbe">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForces a multi bit error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_186" offset="9" name="ee_dis_ecc" hdl_path="ee_dis_ecc_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e109" keypath="reg_map.volatile.ee_cfg.ee_dis_ecc,volatile.ee_cfg.ee_dis_ecc,ee_cfg.ee_dis_ecc,ee_dis_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Correct Single bit errors when they occur\n1: Do not correct single bit errors when they occur. Prevents single-bit and dual-bit error flags from being set.\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_185" offset="10" name="ee_no_ecc" hdl_path="ee_no_ecc_q" uid="2019-08-02T14:34:08.117+05:30d13e118" keypath="reg_map.volatile.ee_cfg.ee_no_ecc,volatile.ee_cfg.ee_no_ecc,ee_cfg.ee_no_ecc,ee_no_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Upper bits of EEPROM are written with calculated ECC bits. \n1: ECC is disabled. No ECC calculation or correction will occur. Upper bits of EEPROM are written with data bits from ser_data. Upper bits of read return upper bits from EEPROM. \n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_184" offset="11" name="ee_raw_ecc" hdl_path="ee_raw_ecc_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e127" keypath="reg_map.volatile.ee_cfg.ee_raw_ecc,volatile.ee_cfg.ee_raw_ecc,ee_cfg.ee_raw_ecc,ee_raw_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: ECC bits encode error information\n    ECC bit 2: 1 if single bit error, 0 if no error\n    ECC bit 3: 1 if double bit error, 0 if not error\n    All other ECC bits are always 0\n1: ECC bits return the ECC code (top bits in EEPROM) \n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_183" offset="12" name="ee_en_override" hdl_path="ee_en_override_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e137" keypath="reg_map.volatile.ee_cfg.ee_en_override,volatile.ee_cfg.ee_en_override,ee_cfg.ee_en_override,ee_en_override">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Normal operation\n1: Force ee_en output high\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_182" offset="14:13" name="ee_override" hdl_path="ee_override_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e146" keypath="reg_map.volatile.ee_cfg.ee_override,volatile.ee_cfg.ee_override,ee_cfg.ee_override,ee_override">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n00: Normal operation\n01: Force ee_rd output high\n10: Force ee_er output high\n11: Force ee_pr output high\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_181" offset="15" name="ee_force_reload" hdl_path="ee_force_reload_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e155" keypath="reg_map.volatile.ee_cfg.ee_force_reload,volatile.ee_cfg.ee_force_reload,ee_cfg.ee_force_reload,ee_force_reload">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWrite to a 1 to reload all shadow registers with EEPROM values. If the noload ids_top input or ee_noload is set the reload will not occur. This bit is self-clearing after reload is completed.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_180" offset="16" name="ee_noload" hdl_path="ee_noload_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e164" keypath="reg_map.volatile.ee_cfg.ee_noload,volatile.ee_cfg.ee_noload,ee_cfg.ee_noload,ee_noload">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWhen set shadow will not update when EEPROM is written\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_179" offset="17" name="ee_abort" hdl_path="ee_abort_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e173" keypath="reg_map.volatile.ee_cfg.ee_abort,volatile.ee_cfg.ee_abort,ee_cfg.ee_abort,ee_abort">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWhen set the EEPROM controller will abort the current action return to idle. This is only possible on designs with non-blocking EEPROM writes. Those with the define EEPROM_WRITE_BLOCKS set in ids_user_defs should not include this field. \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.1.3" child_no="3" id="tab0.5190930503852019" name="ee_status0" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_status0_" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e182" keypath="reg_map.volatile.ee_status0,volatile.ee_status0,ee_status0" hwmapaddr="5" csize="4" offset="8" caddress="8" address="0x008" endaddress="0xB" size="4" default="0x00000400" sw="rw rc ro" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="8" address="0x008" endaddress="0xB" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_198" offset="0" name="ee_dbe_flag" hdl_path="ee_dbe_flag_q" uid="2019-08-02T14:34:08.117+05:30d13e187" keypath="reg_map.volatile.ee_status0.ee_dbe_flag,volatile.ee_status0.ee_dbe_flag,ee_status0.ee_dbe_flag,ee_dbe_flag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSet if a dual bit error has occurred. This bit is clear on read.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_197" offset="1" name="ee_sbe_flag" hdl_path="ee_sbe_flag_q" uid="2019-08-02T14:34:08.117+05:30d13e196" keypath="reg_map.volatile.ee_status0.ee_sbe_flag,volatile.ee_status0.ee_sbe_flag,ee_status0.ee_sbe_flag,ee_sbe_flag">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSet if a single bit error has occurred. This bit is clear on read.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_196" offset="2" name="ee_err" hdl_path="ee_err_q" uid="2019-08-02T14:34:08.117+05:30d13e205" keypath="reg_map.volatile.ee_status0.ee_err,volatile.ee_status0.ee_err,ee_status0.ee_err,ee_err">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd">bins vals[] = {'h0}; illegal_bins err = default;</uvm> \nError flag, goes high when an error occurs during an EEPROM write\n</doc>
            <sw>rc</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_195" offset="7:3" name="ee_err_status" hdl_path="ee_err_status_q" uid="2019-08-02T14:34:08.117+05:30d13e214" keypath="reg_map.volatile.ee_status0.ee_err_status,volatile.ee_status0.ee_err_status,ee_status0.ee_err_status,ee_err_status">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nStatus of when the last EEPROM error.\nBit 4: \n0 - error occurred during erase\n1 - error occurred during program\nBit 3: \n0 - error occurred during Ramp Up\n1 - error occurred during Ramp Down\nBit 2: Program Pulse value\nBit 1: hlat value\nBit 0: llat value\n</doc>
            <sw>ro</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_194" offset="10:8" name="ee_addr" hdl_path="ee_addr_q" uid="2019-08-02T14:34:08.117+05:30d13e223" keypath="reg_map.volatile.ee_status0.ee_addr,volatile.ee_status0.ee_addr,ee_status0.ee_addr,ee_addr">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nContains the address for an EEPROM access, On a write or a read to EEPROM this register is updated with the access address. \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x4">100</default>
         </field>
         <field id="field_193" offset="16:11" name="ee_ecc" hdl_path="ee_ecc_q" uid="2019-08-02T14:34:08.117+05:30d13e232" keypath="reg_map.volatile.ee_status0.ee_ecc,volatile.ee_status0.ee_ecc,ee_status0.ee_ecc,ee_ecc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nContains the ECC for an EEPROM access. On a write this register contains the written ECC, on a read this register contains the read ECC. \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.1.4" child_no="4" id="tab0.4175692098829542" name="ee_status1" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_status1_" no_reg_bit_bash_test="true" no_reg_access_test="true" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e241" keypath="reg_map.volatile.ee_status1,volatile.ee_status1,ee_status1" hwmapaddr="6" csize="4" offset="12" caddress="12" address="0x00C" endaddress="0xF" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="12" address="0x00C" endaddress="0xF" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_199" offset="25:0" name="ee_data" hdl_path="ee_data_q" uid="2019-08-02T14:34:08.117+05:30d13e246" keypath="reg_map.volatile.ee_status1.ee_data,volatile.ee_status1.ee_data,ee_status1.ee_data,ee_data">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nContains the data for an EEPROM access. \nOn a write this register contains the written data\nOn a read this register contains the read data. \n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.5" child_no="5" id="tab0.8673232280680458" name="ee_pat_test" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_pat_test_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e255" keypath="reg_map.volatile.ee_pat_test,volatile.ee_pat_test,ee_pat_test" hwmapaddr="7" csize="4" offset="16" caddress="16" address="0x010" endaddress="0x13" size="4" default="0x00000000" sw="rw ro" hw="rw wo ro">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="16" address="0x010" endaddress="0x13" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_202" offset="0" name="pat_test_start" hdl_path="pat_test_start_q" uid="2019-08-02T14:34:08.117+05:30d13e260" keypath="reg_map.volatile.ee_pat_test.pat_test_start,volatile.ee_pat_test.pat_test_start,ee_pat_test.pat_test_start,pat_test_start">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWrite to 1 to start pattern check testing. If EE_LOOP is low, this bit will self-clear when the last address is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_201" offset="2:1" name="pat_test_status" hdl_path="pat_test_status_q" uid="2019-08-02T14:34:08.117+05:30d13e269" keypath="reg_map.volatile.ee_pat_test.pat_test_status,volatile.ee_pat_test.pat_test_status,ee_pat_test.pat_test_status,pat_test_status">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nBits are cleared after a read or reset.\n  00: Reset condition (no result from pat testing)\n  01: Pass, no failure detected during pat testing\n  10: Fail, failure detected during pat testing\n  11: Running, pat test is still running\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_200" offset="4:3" name="pat_test_pattern" hdl_path="pat_test_pattern_q" uid="2019-08-02T14:34:08.117+05:30d13e278" keypath="reg_map.volatile.ee_pat_test.pat_test_pattern,volatile.ee_pat_test.pat_test_pattern,ee_pat_test.pat_test_pattern,pat_test_pattern">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDefines the pattern that will be checked when reading the EEPROM.\n00: all zeros\n01: all ones\n10: checker-board starting with zero ("010101.")\n11: checker-board starting with one ("101010.")\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
      </reg>
      <reg heading="1.1.6" child_no="6" id="tab0.4228817891289448" name="ee_mar_test" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_mar_test_" lock="(shadow_opt_2.lock_t &amp; shadow_opt_2.lock_a &amp; shadow_opt_2.lock_c &amp; shadow_opt_2.lock_o &amp; shadow_opt_2.lock_s &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e287" keypath="reg_map.volatile.ee_mar_test,volatile.ee_mar_test,ee_mar_test" hwmapaddr="8" csize="4" offset="20" caddress="20" address="0x014" endaddress="0x17" size="4" default="0x00000000" sw="rw ro" hw="rw ro wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="20" address="0x014" endaddress="0x17" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_207" offset="0" name="margin_start" hdl_path="margin_start_q" uid="2019-08-02T14:34:08.117+05:30d13e292" keypath="reg_map.volatile.ee_mar_test.margin_start,volatile.ee_mar_test.margin_start,ee_mar_test.margin_start,margin_start">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nWrite to 1 to start margin testing. If EE_LOOP is low, this bit will self-clear when the last EEPROM address is reached. If EE_LOOP is high, this bit must be written to 0 to stop test. This bit always clears on a fail.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_206" offset="1" name="margin_no_max" hdl_path="margin_no_max_q" uid="2019-08-02T14:34:08.117+05:30d13e301" keypath="reg_map.volatile.ee_mar_test.margin_no_max,volatile.ee_mar_test.margin_no_max,ee_mar_test.margin_no_max,margin_no_max">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Max reference voltage will be used during margin testing\n1: Max voltage reference will be skipped during margin testing\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_205" offset="2" name="margin_no_min" hdl_path="margin_no_min_q" uid="2019-08-02T14:34:08.117+05:30d13e310" keypath="reg_map.volatile.ee_mar_test.margin_no_min,volatile.ee_mar_test.margin_no_min,ee_mar_test.margin_no_min,margin_no_min">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Min reference voltage will be used during margin testing\n1: Min voltage reference will be skipped during margin testing\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_204" offset="4:3" name="margin_status" hdl_path="margin_status_q" uid="2019-08-02T14:34:08.117+05:30d13e319" keypath="reg_map.volatile.ee_mar_test.margin_status,volatile.ee_mar_test.margin_status,ee_mar_test.margin_status,margin_status">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nBits are cleared after a read or reset.\n  00: Reset condition (no result from margin testing)\n  01: Pass, no failure detected during margin testing\n  10: Fail, failure detected during margin testing\n  11: Running, margin test is still running\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_203" offset="5" name="margin_min_max_fail" hdl_path="margin_min_max_fail_q" uid="2019-08-02T14:34:08.117+05:30d13e328" keypath="reg_map.volatile.ee_mar_test.margin_min_max_fail,volatile.ee_mar_test.margin_min_max_fail,ee_mar_test.margin_min_max_fail,margin_min_max_fail">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nIf margining fails, this bit indicates if the min or max reference failed.\n0: Min margining failed.\n1: Max margining failed.\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.1.7" child_no="7" id="tab0.6220189771617537" name="ee_test_cfg" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_test_cfg_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e337" keypath="reg_map.volatile.ee_test_cfg,volatile.ee_test_cfg,ee_test_cfg" hwmapaddr="9" csize="4" offset="24" caddress="24" address="0x018" endaddress="0x1B" size="4" default="0x00000000" sw="rw" hw="ro">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="24" address="0x018" endaddress="0x1B" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_210" offset="0" name="ee_loop" hdl_path="ee_loop_q" uid="2019-08-02T14:34:08.117+05:30d13e342" keypath="reg_map.volatile.ee_test_cfg.ee_loop,volatile.ee_test_cfg.ee_loop,ee_test_cfg.ee_loop,ee_loop">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Test completes at final address or fail\n1: Test loops until MARGIN_START is written low or fail. \n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_209" offset="1" name="ee_use_test_addr" hdl_path="ee_use_test_addr_q" uid="2019-08-02T14:34:08.117+05:30d13e351" keypath="reg_map.volatile.ee_test_cfg.ee_use_test_addr,volatile.ee_test_cfg.ee_use_test_addr,ee_test_cfg.ee_use_test_addr,ee_use_test_addr">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: No effect\n1: Uses EE_TST_ADDR as the start address for margin/pattern test. \nIf EE_LOOP is set, this bit is ignored and the starting address is always 0x0\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_208" offset="4:2" name="ee_test_addr" hdl_path="ee_test_addr_q" uid="2019-08-02T14:34:08.117+05:30d13e360" keypath="reg_map.volatile.ee_test_cfg.ee_test_addr,volatile.ee_test_cfg.ee_test_addr,ee_test_cfg.ee_test_addr,ee_test_addr">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nIf USE_TST_ADDR is set, then margining or check testing will start at this address. If the test fails, this will contain the failing address. \n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
      </reg>
      <reg heading="1.1.8" child_no="8" id="tab0.43607955647327157" name="mux_control" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_mux_control_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e369" keypath="reg_map.volatile.mux_control,volatile.mux_control,mux_control" hwmapaddr="10" csize="4" offset="28" caddress="28" address="0x01C" endaddress="0x1F" size="4" default="0x00000000" sw="rw" hw="ro">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="28" address="0x01C" endaddress="0x1F" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_216" offset="0" name="rma_mux1_override_en" hdl_path="rma_mux1_override_en_q" uid="2019-08-02T14:34:08.117+05:30d13e374" keypath="reg_map.volatile.mux_control.rma_mux1_override_en,volatile.mux_control.rma_mux1_override_en,mux_control.rma_mux1_override_en,rma_mux1_override_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Normal MUX operation\n1: MUX control driven directly by register values\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_215" offset="2:1" name="rma_mux1_override_dig" hdl_path="rma_mux1_override_dig_q" uid="2019-08-02T14:34:08.117+05:30d13e383" keypath="reg_map.volatile.mux_control.rma_mux1_override_dig,volatile.mux_control.rma_mux1_override_dig,mux_control.rma_mux1_override_dig,rma_mux1_override_dig">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n00: Output driven to Logic-Low\n01: If MUX disabled: Mandatory | If MUX enabled: Invalid\n10: Output driven by Analog\n11: Output driven to Logic-High\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_214" offset="8:3" name="rma_mux1_override_ctrl" hdl_path="rma_mux1_override_ctrl_q" uid="2019-08-02T14:34:08.117+05:30d13e392" keypath="reg_map.volatile.mux_control.rma_mux1_override_ctrl,volatile.mux_control.rma_mux1_override_ctrl,mux_control.rma_mux1_override_ctrl,rma_mux1_override_ctrl">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Unreferenced i.e. floating\n1: MUX driven by DAC\n2: Differential signal referenced to Mid-Scale\n4: Single Ended signal referenced to VPOS (VPOS-input)\n8: Single Ended signal referenced to VNEG (VNEG-input)\n16: No signal: Output driven to Mid-Scale\n34: Differential signal referenced to 0 V\nAll Other Values: Invalid\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
         <field id="field_213" offset="9" name="rma_mux2_override_en" hdl_path="rma_mux2_override_en_q" uid="2019-08-02T14:34:08.117+05:30d13e401" keypath="reg_map.volatile.mux_control.rma_mux2_override_en,volatile.mux_control.rma_mux2_override_en,mux_control.rma_mux2_override_en,rma_mux2_override_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Normal MUX operation\n1: MUX control driven directly by register values\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_212" offset="11:10" name="rma_mux2_override_dig" hdl_path="rma_mux2_override_dig_q" uid="2019-08-02T14:34:08.117+05:30d13e410" keypath="reg_map.volatile.mux_control.rma_mux2_override_dig,volatile.mux_control.rma_mux2_override_dig,mux_control.rma_mux2_override_dig,rma_mux2_override_dig">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n00: Output driven to Logic-Low\n01: If MUX disabled: Mandatory | If MUX enabled: Invalid\n10: Output driven by Analog\n11: Output driven to Logic-High\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_211" offset="17:12" name="rma_mux2_override_ctrl" hdl_path="rma_mux2_override_ctrl_q" uid="2019-08-02T14:34:08.117+05:30d13e419" keypath="reg_map.volatile.mux_control.rma_mux2_override_ctrl,volatile.mux_control.rma_mux2_override_ctrl,mux_control.rma_mux2_override_ctrl,rma_mux2_override_ctrl">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \n0: Unreferenced i.e. floating\n1: MUX driven by DAC\n2: Differential signal referenced to Mid-Scale\n4: Single Ended signal referenced to VPOS (VPOS-input)\n8: Single Ended signal referenced to VNEG (VNEG-input)\n16: No signal: Output driven to Mid-Scale\n34: Differential signal referenced to 0 V\nAll Other Values: Invalid\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.1.9" child_no="9" id="tab0.11861881458340606" name="test_control" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_test_control_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e428" keypath="reg_map.volatile.test_control,volatile.test_control,test_control" hwmapaddr="11" csize="4" offset="32" caddress="32" address="0x020" endaddress="0x23" size="4" default="0x00000000" sw="rw" hw="ro">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="32" address="0x020" endaddress="0x23" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_219" offset="11:0" name="rma_dac_direct" hdl_path="rma_dac_direct_q" uid="2019-08-02T14:34:08.117+05:30d13e433" keypath="reg_map.volatile.test_control.rma_dac_direct,volatile.test_control.rma_dac_direct,test_control.rma_dac_direct,rma_dac_direct">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDAC Direct\nAllows diagnostic DAC to be driven directly from a register.\nNOTE: drives both mux1 and mux2 DACS.\nNOTE: Muxes mux be set to rma_dac_direct_r position\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000000000000</default>
         </field>
         <field id="field_218" offset="12" name="rma_pulse_train_en" hdl_path="rma_pulse_train_en_q" uid="2019-08-02T14:34:08.117+05:30d13e442" keypath="reg_map.volatile.test_control.rma_pulse_train_en,volatile.test_control.rma_pulse_train_en,test_control.rma_pulse_train_en,rma_pulse_train_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nEnable Pulse Train\nSetting this bit causes the controller to continuously transmit back-to-back pulses of the type specified by rma_pulse_train_sel (see below). \nNOTE: The time interval between pulses will be the minimum as specified by the selected protocol. \nNOTE: The pulse width will obey any optional parameter (e.g. Allegro "N" vs "W" opt_fwd_width)\nNOTE: rma_force_highspeed can be enabled to get the high-speed variant of each pulse.\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_217" offset="15:13" name="rma_pulse_train_sel" hdl_path="rma_pulse_train_sel_q" uid="2019-08-02T14:34:08.117+05:30d13e451" keypath="reg_map.volatile.test_control.rma_pulse_train_sel,volatile.test_control.rma_pulse_train_sel,test_control.rma_pulse_train_sel,rma_pulse_train_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nPulse Train Select\nOptions 0-4 include the 45us off time. Options 5-7 have a 0.3us off time (1 clock cycle). Options 6-7 do not result in safe state currents, so icc_en and icc_im are set to 1 during the pulse.\n0 = Forward\n1 = Reverse\n2 = Forward (EL)\n3 = Reverse (EL)\n4 = Warning\n5 = Standstill\n6 = Critical Fail\n7 = Soft Fail\n2 = Non-Direction\n3 = Kefico Diag Flag\n4 = Critical\n5 = Soft Fail\n6 = Half Diag-Bit\n7 = RESERVED\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
      </reg>
      <reg heading="1.1.10" child_no="10" id="tab0.5810512588495069" name="asil_diag" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_asil_diag_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e460" keypath="reg_map.volatile.asil_diag,volatile.asil_diag,asil_diag" coverage="on" hwmapaddr="12" csize="4" offset="36" caddress="36" address="0x024" endaddress="0x27" size="4" default="0x00000000" sw="rw" hw="ro">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="36" address="0x024" endaddress="0x27" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_231" offset="1:0" name="force_asil_diag_fe_l" hdl_path="force_asil_diag_fe_l_q" uid="2019-08-02T14:34:08.117+05:30d13e465" keypath="reg_map.volatile.asil_diag.force_asil_diag_fe_l,volatile.asil_diag.force_asil_diag_fe_l,asil_diag.force_asil_diag_fe_l,force_asil_diag_fe_l">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce front-end error left\nThis option is OR'd with the force_asil_diag_fe_l, which is why there is no output coupling (see bug 7657)\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_230" offset="3:2" name="force_asil_diag_fe_r" hdl_path="force_asil_diag_fe_r_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e474" keypath="reg_map.volatile.asil_diag.force_asil_diag_fe_r,volatile.asil_diag.force_asil_diag_fe_r,asil_diag.force_asil_diag_fe_r,force_asil_diag_fe_r">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce front-end error right\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_229" offset="5:4" name="force_asil_diag_sdm1" hdl_path="force_asil_diag_sdm1_q" uid="2019-08-02T14:34:08.117+05:30d13e483" keypath="reg_map.volatile.asil_diag.force_asil_diag_sdm1,volatile.asil_diag.force_asil_diag_sdm1,asil_diag.force_asil_diag_sdm1,force_asil_diag_sdm1">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce filter saturation left error\n0x = Force disabled\n10 = Override SDM input with zeros\n11 = Override SDM input with ones\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_228" offset="7:6" name="force_asil_diag_sdm2" hdl_path="force_asil_diag_sdm2_q" uid="2019-08-02T14:34:08.117+05:30d13e492" keypath="reg_map.volatile.asil_diag.force_asil_diag_sdm2,volatile.asil_diag.force_asil_diag_sdm2,asil_diag.force_asil_diag_sdm2,force_asil_diag_sdm2">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce filter saturation right error\n0x = Force disabled\n10 = Override SDM input with zeros\n11 = Override SDM input with ones\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_227" offset="8" name="force_asil_diag_vreg" hdl_path="force_asil_diag_vreg_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e501" keypath="reg_map.volatile.asil_diag.force_asil_diag_vreg,volatile.asil_diag.force_asil_diag_vreg,asil_diag.force_asil_diag_vreg,force_asil_diag_vreg">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce analog voltage regulator error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_226" offset="9" name="force_asil_diag_vregd" hdl_path="force_asil_diag_vregd_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e510" keypath="reg_map.volatile.asil_diag.force_asil_diag_vregd,volatile.asil_diag.force_asil_diag_vregd,asil_diag.force_asil_diag_vregd,force_asil_diag_vregd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce digital voltage regulator error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_225" offset="10" name="force_asil_diag_ibias" hdl_path="force_asil_diag_ibias_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e519" keypath="reg_map.volatile.asil_diag.force_asil_diag_ibias,volatile.asil_diag.force_asil_diag_ibias,asil_diag.force_asil_diag_ibias,force_asil_diag_ibias">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce IBIAS error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_224" offset="11" name="force_asil_diag_im" hdl_path="force_asil_diag_im_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e528" keypath="reg_map.volatile.asil_diag.force_asil_diag_im,volatile.asil_diag.force_asil_diag_im,asil_diag.force_asil_diag_im,force_asil_diag_im">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce ICC 14 mA Comparator Error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_223" offset="12" name="force_asil_diag_hdrive" hdl_path="force_asil_diag_hdrive_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e537" keypath="reg_map.volatile.asil_diag.force_asil_diag_hdrive,volatile.asil_diag.force_asil_diag_hdrive,asil_diag.force_asil_diag_hdrive,force_asil_diag_hdrive">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce HDRIVE drive error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_222" offset="13" name="force_asil_diag_ob" hdl_path="force_asil_diag_ob_q" uid="2019-08-02T14:34:08.117+05:30d13e547" keypath="reg_map.volatile.asil_diag.force_asil_diag_ob,volatile.asil_diag.force_asil_diag_ob,asil_diag.force_asil_diag_ob,force_asil_diag_ob">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce Output Block error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_221" offset="14" name="force_asil_diag_overfreq" hdl_path="force_asil_diag_overfreq_q" uid="2019-08-02T14:34:08.117+05:30d13e556" keypath="reg_map.volatile.asil_diag.force_asil_diag_overfreq,volatile.asil_diag.force_asil_diag_overfreq,asil_diag.force_asil_diag_overfreq,force_asil_diag_overfreq">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce overfrequency error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_220" offset="15" name="force_asil_diag_collision" hdl_path="force_asil_diag_collision_q" uid="2019-08-02T14:34:08.117+05:30d13e565" keypath="reg_map.volatile.asil_diag.force_asil_diag_collision,volatile.asil_diag.force_asil_diag_collision,asil_diag.force_asil_diag_collision,force_asil_diag_collision">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce pulse collision error\n</doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.1.11" child_no="11" id="tab0.8468526249855505" name="ch1_idiff" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e575" keypath="reg_map.volatile.ch1_idiff,volatile.ch1_idiff,ch1_idiff" coverage="on" hwmapaddr="13" csize="4" offset="40" caddress="40" address="0x028" endaddress="0x2B" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="40" address="0x028" endaddress="0x2B" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_232" offset="15:0" name="ch1_idiff" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_sdm_filter.idiff" uid="2019-08-02T14:34:08.117+05:30d13e580" keypath="reg_map.volatile.ch1_idiff.ch1_idiff,volatile.ch1_idiff.ch1_idiff,ch1_idiff.ch1_idiff,ch1_idiff">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 1 I-Diff\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.12" child_no="12" id="tab0.839960804698225" name="ch1_npeak" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e589" keypath="reg_map.volatile.ch1_npeak,volatile.ch1_npeak,ch1_npeak" coverage="on" hwmapaddr="14" csize="4" offset="44" caddress="44" address="0x02C" endaddress="0x2F" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="44" address="0x02C" endaddress="0x2F" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_233" offset="15:0" name="ch1_npeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_peak_tracking.npeak" uid="2019-08-02T14:34:08.117+05:30d13e594" keypath="reg_map.volatile.ch1_npeak.ch1_npeak,volatile.ch1_npeak.ch1_npeak,ch1_npeak.ch1_npeak,ch1_npeak">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 1 N-Peak\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.13" child_no="13" id="tab0.748373009732938" name="ch1_ppeak" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e603" keypath="reg_map.volatile.ch1_ppeak,volatile.ch1_ppeak,ch1_ppeak" coverage="on" hwmapaddr="15" csize="4" offset="48" caddress="48" address="0x030" endaddress="0x33" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="48" address="0x030" endaddress="0x33" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_234" offset="15:0" name="ch1_ppeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_peak_tracking.ppeak" uid="2019-08-02T14:34:08.117+05:30d13e608" keypath="reg_map.volatile.ch1_ppeak.ch1_ppeak,volatile.ch1_ppeak.ch1_ppeak,ch1_ppeak.ch1_ppeak,ch1_ppeak">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 1 P-Peak\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.14" child_no="14" id="tab0.47053807536217807" name="ch1_pk_pk" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e617" keypath="reg_map.volatile.ch1_pk_pk,volatile.ch1_pk_pk,ch1_pk_pk" coverage="on" hwmapaddr="16" csize="4" offset="52" caddress="52" address="0x034" endaddress="0x37" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="52" address="0x034" endaddress="0x37" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_235" offset="15:0" name="ch1_pk_pk" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_peak_tracking.pk_pk_r" uid="2019-08-02T14:34:08.117+05:30d13e622" keypath="reg_map.volatile.ch1_pk_pk.ch1_pk_pk,volatile.ch1_pk_pk.ch1_pk_pk,ch1_pk_pk.ch1_pk_pk,ch1_pk_pk">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 1 Peak-to-Peak\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.15" child_no="15" id="tab0.1999944018669565" name="ch2_idiff" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e631" keypath="reg_map.volatile.ch2_idiff,volatile.ch2_idiff,ch2_idiff" coverage="on" hwmapaddr="17" csize="4" offset="56" caddress="56" address="0x038" endaddress="0x3B" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="56" address="0x038" endaddress="0x3B" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_236" offset="15:0" name="ch2_idiff" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_sdm_filter.idiff" uid="2019-08-02T14:34:08.117+05:30d13e636" keypath="reg_map.volatile.ch2_idiff.ch2_idiff,volatile.ch2_idiff.ch2_idiff,ch2_idiff.ch2_idiff,ch2_idiff">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 2 I-Diff\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.16" child_no="16" id="tab0.03280545904530319" name="ch2_npeak" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e645" keypath="reg_map.volatile.ch2_npeak,volatile.ch2_npeak,ch2_npeak" coverage="on" hwmapaddr="18" csize="4" offset="60" caddress="60" address="0x03C" endaddress="0x3F" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="60" address="0x03C" endaddress="0x3F" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_237" offset="15:0" name="ch2_npeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_peak_tracking.npeak" uid="2019-08-02T14:34:08.117+05:30d13e650" keypath="reg_map.volatile.ch2_npeak.ch2_npeak,volatile.ch2_npeak.ch2_npeak,ch2_npeak.ch2_npeak,ch2_npeak">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 2 N-Peak\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.17" child_no="17" id="tab0.5926964087590245" name="ch2_ppeak" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e659" keypath="reg_map.volatile.ch2_ppeak,volatile.ch2_ppeak,ch2_ppeak" coverage="on" hwmapaddr="19" csize="4" offset="64" caddress="64" address="0x040" endaddress="0x43" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="64" address="0x040" endaddress="0x43" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_238" offset="15:0" name="ch2_ppeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_peak_tracking.ppeak" uid="2019-08-02T14:34:08.117+05:30d13e664" keypath="reg_map.volatile.ch2_ppeak.ch2_ppeak,volatile.ch2_ppeak.ch2_ppeak,ch2_ppeak.ch2_ppeak,ch2_ppeak">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 2 P-Peak\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.18" child_no="18" id="tab0.06039701048372237" name="ch2_pk_pk" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e673" keypath="reg_map.volatile.ch2_pk_pk,volatile.ch2_pk_pk,ch2_pk_pk" coverage="on" hwmapaddr="20" csize="4" offset="68" caddress="68" address="0x044" endaddress="0x47" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="68" address="0x044" endaddress="0x47" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_239" offset="15:0" name="ch2_pk_pk" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_peak_tracking.pk_pk_r" uid="2019-08-02T14:34:08.117+05:30d13e678" keypath="reg_map.volatile.ch2_pk_pk.ch2_pk_pk,volatile.ch2_pk_pk.ch2_pk_pk,ch2_pk_pk.ch2_pk_pk,ch2_pk_pk">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nChannel 2 Peak-to-Peak\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0000000000000000</default>
         </field>
      </reg>
      <reg heading="1.1.19" child_no="19" id="tab0.6665475349551139" name="unlock" external="true" no_reg_hw_reset_test="true" uid="2019-08-02T14:34:08.117+05:30d13e687" keypath="reg_map.volatile.unlock,volatile.unlock,unlock" coverage="on" hwmapaddr="21" csize="4" offset="72" caddress="72" address="0x048" endaddress="0x4B" size="4" default="0x00000000" sw="ro" hw="wo">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="72" address="0x048" endaddress="0x4B" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_240" offset="0" name="unlock" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.unlock" uid="2019-08-02T14:34:08.117+05:30d13e692" keypath="reg_map.volatile.unlock.unlock,volatile.unlock.unlock,unlock.unlock,unlock">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd"/> \nUnlock\n</doc>
            <sw>ro</sw>
            <hw>wo</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
   </section>
   <emptyspace heading="1.2" child_no="2" address="0x4C" endaddress="0x7F">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="32" address="0x4C" endaddress="0x7F"/>
         </busdomains>
      </config>
   </emptyspace>
   <section heading="1.2" child_no="3" id="tab0.8311883400515125" name="shadow" offset="128" uid="2019-08-02T14:34:08.117+05:30d13e701" keypath="reg_map.shadow,shadow" keypathdown="shadow.shadow_trim_0.shadow_opt_0.shadow_opt_1.shadow_opt_2,shadow_trim_0,shadow_opt_0,shadow_opt_1,shadow_opt_2" coverage="on" hwmapaddr="22" max_reg_size="32" csize="16" caddress="128" address="0x080" endaddress="0x8F" size="16">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="128" address="0x080" endaddress="0x8F" size="16"/>
         </busdomains>
      </config>
      <reg heading="1.2.1" child_no="1" id="tab0.6917127425432982" name="shadow_trim_0" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.shadow_shadow_trim_0_" u_shadow_address="0x34" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e703" keypath="reg_map.shadow.shadow_trim_0,shadow.shadow_trim_0,shadow_trim_0" coverage="on" hwmapaddr="23" csize="4" offset="0" caddress="0" address="0x080" endaddress="0x83" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="0" address="0x080" endaddress="0x83" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_247" offset="4:0" name="trim_osc" registered="false" hdl_path="trim_osc_in" uid="2019-08-02T14:34:08.117+05:30d13e708" keypath="reg_map.shadow.shadow_trim_0.trim_osc,shadow.shadow_trim_0.trim_osc,shadow_trim_0.trim_osc,trim_osc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_246" offset="9:5" name="trim_icc_low" hdl_path="trim_icc_low_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e717" keypath="reg_map.shadow.shadow_trim_0.trim_icc_low,shadow.shadow_trim_0.trim_icc_low,shadow_trim_0.trim_icc_low,trim_icc_low">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_245" offset="13:10" name="trim_icc_high" hdl_path="trim_icc_high_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e726" keypath="reg_map.shadow.shadow_trim_0.trim_icc_high,shadow.shadow_trim_0.trim_icc_high,shadow_trim_0.trim_icc_high,trim_icc_high">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_244" offset="18:14" name="trim_sens" hdl_path="trim_sens_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e735" keypath="reg_map.shadow.shadow_trim_0.trim_sens,shadow.shadow_trim_0.trim_sens,shadow_trim_0.trim_sens,trim_sens">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_243" offset="22:19" name="trim_mag_tc" hdl_path="trim_mag_tc_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e744" keypath="reg_map.shadow.shadow_trim_0.trim_mag_tc,shadow.shadow_trim_0.trim_mag_tc,shadow_trim_0.trim_mag_tc,trim_mag_tc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_242" offset="24:23" name="trim_icc_tc" hdl_path="trim_icc_tc_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e753" keypath="reg_map.shadow.shadow_trim_0.trim_icc_tc,shadow.shadow_trim_0.trim_icc_tc,shadow_trim_0.trim_icc_tc,trim_icc_tc">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_241" offset="25" name="ibias_diag_analog_en" hdl_path="ibias_diag_analog_en_q" output_coupling="true" uid="2019-08-02T14:34:08.117+05:30d13e762" keypath="reg_map.shadow.shadow_trim_0.ibias_diag_analog_en,shadow.shadow_trim_0.ibias_diag_analog_en,shadow_trim_0.ibias_diag_analog_en,ibias_diag_analog_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.2.2" child_no="2" id="tab0.8758933406662022" name="shadow_opt_0" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.shadow_shadow_opt_0_" u_shadow_address="0x35" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e771" keypath="reg_map.shadow.shadow_opt_0,shadow.shadow_opt_0,shadow_opt_0" coverage="on" hwmapaddr="24" csize="4" offset="4" caddress="4" address="0x084" endaddress="0x87" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="4" address="0x084" endaddress="0x87" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_254" offset="0" name="opt_sag_timer_disable" hdl_path="opt_sag_timer_disable_q" uid="2019-08-02T14:34:08.117+05:30d13e776" keypath="reg_map.shadow.shadow_opt_0.opt_sag_timer_disable,shadow.shadow_opt_0.opt_sag_timer_disable,shadow_opt_0.opt_sag_timer_disable,opt_sag_timer_disable">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_253" offset="1" name="opt_sag_timer_run_disable" hdl_path="opt_sag_timer_run_disable_q" uid="2019-08-02T14:34:08.117+05:30d13e785" keypath="reg_map.shadow.shadow_opt_0.opt_sag_timer_run_disable,shadow.shadow_opt_0.opt_sag_timer_run_disable,shadow_opt_0.opt_sag_timer_run_disable,opt_sag_timer_run_disable">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_252" offset="3:2" name="rma_out_mode_default" hdl_path="rma_out_mode_default_q" uid="2019-08-02T14:34:08.117+05:30d13e794" keypath="reg_map.shadow.shadow_opt_0.rma_out_mode_default,shadow.shadow_opt_0.rma_out_mode_default,shadow_opt_0.rma_out_mode_default,rma_out_mode_default">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_251" offset="4" name="rma_mux_to_outpin" hdl_path="rma_mux_to_outpin_q" uid="2019-08-02T14:34:08.117+05:30d13e803" keypath="reg_map.shadow.shadow_opt_0.rma_mux_to_outpin,shadow.shadow_opt_0.rma_mux_to_outpin,shadow_opt_0.rma_mux_to_outpin,rma_mux_to_outpin">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_250" offset="11:5" name="rma_mux1_default" hdl_path="rma_mux1_default_q" uid="2019-08-02T14:34:08.117+05:30d13e812" keypath="reg_map.shadow.shadow_opt_0.rma_mux1_default,shadow.shadow_opt_0.rma_mux1_default,shadow_opt_0.rma_mux1_default,rma_mux1_default">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000000</default>
         </field>
         <field id="field_249" offset="18:12" name="rma_mux1_twowire_default" hdl_path="rma_mux1_twowire_default_q" uid="2019-08-02T14:34:08.117+05:30d13e821" keypath="reg_map.shadow.shadow_opt_0.rma_mux1_twowire_default,shadow.shadow_opt_0.rma_mux1_twowire_default,shadow_opt_0.rma_mux1_twowire_default,rma_mux1_twowire_default">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000000</default>
         </field>
         <field id="field_248" offset="25:19" name="rma_mux2_position" hdl_path="rma_mux2_position_q" uid="2019-08-02T14:34:08.117+05:30d13e830" keypath="reg_map.shadow.shadow_opt_0.rma_mux2_position,shadow.shadow_opt_0.rma_mux2_position,shadow_opt_0.rma_mux2_position,rma_mux2_position">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000000</default>
         </field>
      </reg>
      <reg heading="1.2.3" child_no="3" id="tab0.4914253284665979" name="shadow_opt_1" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.shadow_shadow_opt_1_" u_shadow_address="0x36" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e839" keypath="reg_map.shadow.shadow_opt_1,shadow.shadow_opt_1,shadow_opt_1" coverage="on" hwmapaddr="25" csize="4" offset="8" caddress="8" address="0x088" endaddress="0x8B" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="8" address="0x088" endaddress="0x8B" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_274" offset="3:0" name="opt_lockout_sel" hdl_path="opt_lockout_sel_q" uid="2019-08-02T14:34:08.117+05:30d13e844" keypath="reg_map.shadow.shadow_opt_1.opt_lockout_sel,shadow.shadow_opt_1.opt_lockout_sel,shadow_opt_1.opt_lockout_sel,opt_lockout_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_273" offset="6:4" name="opt_lockout_hyst_sel" hdl_path="opt_lockout_hyst_sel_q" uid="2019-08-02T14:34:08.117+05:30d13e853" keypath="reg_map.shadow.shadow_opt_1.opt_lockout_hyst_sel,shadow.shadow_opt_1.opt_lockout_hyst_sel,shadow_opt_1.opt_lockout_hyst_sel,opt_lockout_hyst_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_272" offset="8:7" name="opt_warn_level_sel" hdl_path="opt_warn_level_sel_q" uid="2019-08-02T14:34:08.117+05:30d13e862" keypath="reg_map.shadow.shadow_opt_1.opt_warn_level_sel,shadow.shadow_opt_1.opt_warn_level_sel,shadow_opt_1.opt_warn_level_sel,opt_warn_level_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_271" offset="9" name="opt_warn_run_en" hdl_path="opt_warn_run_en_q" uid="2019-08-02T14:34:08.117+05:30d13e871" keypath="reg_map.shadow.shadow_opt_1.opt_warn_run_en,shadow.shadow_opt_1.opt_warn_run_en,shadow_opt_1.opt_warn_run_en,opt_warn_run_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_270" offset="10" name="opt_warn_cal_en" hdl_path="opt_warn_cal_en_q" uid="2019-08-02T14:34:08.117+05:30d13e880" keypath="reg_map.shadow.shadow_opt_1.opt_warn_cal_en,shadow.shadow_opt_1.opt_warn_cal_en,shadow_opt_1.opt_warn_cal_en,opt_warn_cal_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_269" offset="11" name="opt_el_en" hdl_path="opt_el_en_q" uid="2019-08-02T14:34:08.117+05:30d13e889" keypath="reg_map.shadow.shadow_opt_1.opt_el_en,shadow.shadow_opt_1.opt_el_en,shadow_opt_1.opt_el_en,opt_el_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_268" offset="12" name="opt_fwd_width" hdl_path="opt_fwd_width_q" uid="2019-08-02T14:34:08.117+05:30d13e898" keypath="reg_map.shadow.shadow_opt_1.opt_fwd_width,shadow.shadow_opt_1.opt_fwd_width,shadow_opt_1.opt_fwd_width,opt_fwd_width">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_267" offset="13" name="opt_dir_sel" hdl_path="opt_dir_sel_q" uid="2019-08-02T14:34:08.117+05:30d13e907" keypath="reg_map.shadow.shadow_opt_1.opt_dir_sel,shadow.shadow_opt_1.opt_dir_sel,shadow_opt_1.opt_dir_sel,opt_dir_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_266" offset="14" name="opt_ch_wd_dis" hdl_path="opt_ch_wd_dis_q" uid="2019-08-02T14:34:08.117+05:30d13e916" keypath="reg_map.shadow.shadow_opt_1.opt_ch_wd_dis,shadow.shadow_opt_1.opt_ch_wd_dis,shadow_opt_1.opt_ch_wd_dis,opt_ch_wd_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_265" offset="15" name="opt_standstill_en" hdl_path="opt_standstill_en_q" uid="2019-08-02T14:34:08.117+05:30d13e926" keypath="reg_map.shadow.shadow_opt_1.opt_standstill_en,shadow.shadow_opt_1.opt_standstill_en,shadow_opt_1.opt_standstill_en,opt_standstill_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_264" offset="16" name="opt_pk_update_sel" hdl_path="opt_pk_update_sel_q" uid="2019-08-02T14:34:08.117+05:30d13e935" keypath="reg_map.shadow.shadow_opt_1.opt_pk_update_sel,shadow.shadow_opt_1.opt_pk_update_sel,shadow_opt_1.opt_pk_update_sel,opt_pk_update_sel">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_263" offset="17" name="asil_fe_diag_en" hdl_path="asil_fe_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e944" keypath="reg_map.shadow.shadow_opt_1.asil_fe_diag_en,shadow.shadow_opt_1.asil_fe_diag_en,shadow_opt_1.asil_fe_diag_en,asil_fe_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_262" offset="18" name="asil_vreg_diag_en" hdl_path="asil_vreg_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e953" keypath="reg_map.shadow.shadow_opt_1.asil_vreg_diag_en,shadow.shadow_opt_1.asil_vreg_diag_en,shadow_opt_1.asil_vreg_diag_en,asil_vreg_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_261" offset="19" name="asil_ibias_diag_en" hdl_path="asil_ibias_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e962" keypath="reg_map.shadow.shadow_opt_1.asil_ibias_diag_en,shadow.shadow_opt_1.asil_ibias_diag_en,shadow_opt_1.asil_ibias_diag_en,asil_ibias_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_260" offset="20" name="asil_hdrive_diag_en" hdl_path="asil_hdrive_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e971" keypath="reg_map.shadow.shadow_opt_1.asil_hdrive_diag_en,shadow.shadow_opt_1.asil_hdrive_diag_en,shadow_opt_1.asil_hdrive_diag_en,asil_hdrive_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_259" offset="21" name="asil_ob_diag_en" hdl_path="asil_ob_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e980" keypath="reg_map.shadow.shadow_opt_1.asil_ob_diag_en,shadow.shadow_opt_1.asil_ob_diag_en,shadow_opt_1.asil_ob_diag_en,asil_ob_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_258" offset="22" name="asil_overfreq_diag_en" hdl_path="asil_overfreq_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e989" keypath="reg_map.shadow.shadow_opt_1.asil_overfreq_diag_en,shadow.shadow_opt_1.asil_overfreq_diag_en,shadow_opt_1.asil_overfreq_diag_en,asil_overfreq_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_257" offset="23" name="asil_sat_diag_en" hdl_path="asil_sat_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e998" keypath="reg_map.shadow.shadow_opt_1.asil_sat_diag_en,shadow.shadow_opt_1.asil_sat_diag_en,shadow_opt_1.asil_sat_diag_en,asil_sat_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_256" offset="24" name="asil_collision_diag_en" hdl_path="asil_collision_diag_en_q" uid="2019-08-02T14:34:08.117+05:30d13e1007" keypath="reg_map.shadow.shadow_opt_1.asil_collision_diag_en,shadow.shadow_opt_1.asil_collision_diag_en,shadow_opt_1.asil_collision_diag_en,asil_collision_diag_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_255" offset="25" name="asil_en" hdl_path="asil_en_q" uid="2019-08-02T14:34:08.117+05:30d13e1016" keypath="reg_map.shadow.shadow_opt_1.asil_en,shadow.shadow_opt_1.asil_en,shadow_opt_1.asil_en,asil_en">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nASIL Global Enable\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
      <reg heading="1.2.4" child_no="4" id="tab0.011320108905010673" name="shadow_opt_2" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top." u_shadow_address="0x37" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)" no_reg_bit_bash_test="true" uid="2019-08-02T14:34:08.117+05:30d13e1025" keypath="reg_map.shadow.shadow_opt_2,shadow.shadow_opt_2,shadow_opt_2" coverage="on" hwmapaddr="26" csize="4" offset="12" caddress="12" address="0x08C" endaddress="0x8F" size="4" default="0x00000000" sw="rw w1" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="12" address="0x08C" endaddress="0x8F" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_287" offset="0" name="lock_bd" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_lock_bd_q" uid="2019-08-02T14:34:08.117+05:30d13e1030" keypath="reg_map.shadow.shadow_opt_2.lock_bd,shadow.shadow_opt_2.lock_bd,shadow_opt_2.lock_bd,lock_bd">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_286" offset="1" name="lock_t" hdl_path="lock_t_in" registered="false" lock1="shadow_opt_2.lock_t &amp; !unlock.unlock" uid="2019-08-02T14:34:08.117+05:30d13e1039" keypath="reg_map.shadow.shadow_opt_2.lock_t,shadow.shadow_opt_2.lock_t,shadow_opt_2.lock_t,lock_t">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>w1</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_285" offset="2" name="lock_a" hdl_path="lock_a_in" registered="false" lock1="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1048" keypath="reg_map.shadow.shadow_opt_2.lock_a,shadow.shadow_opt_2.lock_a,shadow_opt_2.lock_a,lock_a">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>w1</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_284" offset="3" name="lock_c" hdl_path="lock_c_in" registered="false" lock1="shadow_opt_2.lock_c" uid="2019-08-02T14:34:08.117+05:30d13e1057" keypath="reg_map.shadow.shadow_opt_2.lock_c,shadow.shadow_opt_2.lock_c,shadow_opt_2.lock_c,lock_c">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>w1</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_283" offset="4" name="lock_o" hdl_path="lock_o_in" registered="false" lock1="shadow_opt_2.lock_o" uid="2019-08-02T14:34:08.117+05:30d13e1066" keypath="reg_map.shadow.shadow_opt_2.lock_o,shadow.shadow_opt_2.lock_o,shadow_opt_2.lock_o,lock_o">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>w1</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_282" offset="5" name="lock_s" hdl_path="lock_s_in" registered="false" lock1="shadow_opt_2.lock_s" uid="2019-08-02T14:34:08.117+05:30d13e1075" keypath="reg_map.shadow.shadow_opt_2.lock_s,shadow.shadow_opt_2.lock_s,shadow_opt_2.lock_s,lock_s">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>w1</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_281" offset="6" name="out_2wire" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_out_2wire_in" registered="false" uid="2019-08-02T14:34:08.117+05:30d13e1084" keypath="reg_map.shadow.shadow_opt_2.out_2wire,shadow.shadow_opt_2.out_2wire,shadow_opt_2.out_2wire,out_2wire">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_280" offset="8:7" name="opt_thresh_monitor_cnt" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_thresh_monitor_cnt_q" uid="2019-08-02T14:34:08.117+05:30d13e1093" keypath="reg_map.shadow.shadow_opt_2.opt_thresh_monitor_cnt,shadow.shadow_opt_2.opt_thresh_monitor_cnt,shadow_opt_2.opt_thresh_monitor_cnt,opt_thresh_monitor_cnt">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_279" offset="9" name="opt_thresh_monitor_dis" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_thresh_monitor_dis_q" uid="2019-08-02T14:34:08.117+05:30d13e1102" keypath="reg_map.shadow.shadow_opt_2.opt_thresh_monitor_dis,shadow.shadow_opt_2.opt_thresh_monitor_dis,shadow_opt_2.opt_thresh_monitor_dis,opt_thresh_monitor_dis">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_278" offset="12:10" name="opt_lockout_startup_standstill_lor" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_lockout_startup_standstill_lor_q" uid="2019-08-02T14:34:08.117+05:30d13e1112" keypath="reg_map.shadow.shadow_opt_2.opt_lockout_startup_standstill_lor,shadow.shadow_opt_2.opt_lockout_startup_standstill_lor,shadow_opt_2.opt_lockout_startup_standstill_lor,opt_lockout_startup_standstill_lor">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_277" offset="13" name="opt_force_asil_diag_sample" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_force_asil_diag_sample_q" uid="2019-08-02T14:34:08.117+05:30d13e1121" keypath="reg_map.shadow.shadow_opt_2.opt_force_asil_diag_sample,shadow.shadow_opt_2.opt_force_asil_diag_sample,shadow_opt_2.opt_force_asil_diag_sample,opt_force_asil_diag_sample">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_276" offset="14" name="rma_spare_0" output_coupling="true" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_rma_spare_0_q" uid="2019-08-02T14:34:08.117+05:30d13e1130" keypath="reg_map.shadow.shadow_opt_2.rma_spare_0,shadow.shadow_opt_2.rma_spare_0,shadow_opt_2.rma_spare_0,rma_spare_0">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_275" offset="15" name="rma_spare_1" output_coupling="true" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_rma_spare_1_q" uid="2019-08-02T14:34:08.117+05:30d13e1139" keypath="reg_map.shadow.shadow_opt_2.rma_spare_1,shadow.shadow_opt_2.rma_spare_1,shadow_opt_2.rma_spare_1,rma_spare_1">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSee EEPROM Section\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
      </reg>
   </section>
   <emptyspace heading="1.4" child_no="4" address="0x90" endaddress="0xBF">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="32" address="0x90" endaddress="0xBF"/>
         </busdomains>
      </config>
   </emptyspace>
   <section heading="1.3" child_no="5" id="tab0.7814579891158668" name="eeprom" offset="192" external="true" no_reg_hw_reset_test="true" wr_rd_valids="true" uid="2019-08-02T14:34:08.117+05:30d13e1148" keypath="reg_map.eeprom,eeprom" keypathdown="eeprom.factory_0.factory_1.factory_2.factory_3.trim_0.opt_0.opt_1.opt_2,factory_0,factory_1,factory_2,factory_3,trim_0,opt_0,opt_1,opt_2" coverage="on" hwmapaddr="27" max_reg_size="32" csize="32" caddress="192" address="0x0C0" endaddress="0xDF" size="32">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="192" address="0x0C0" endaddress="0xDF" size="32"/>
         </busdomains>
      </config>
      <doc>\n</doc>
      <reg heading="1.3.1" child_no="1" id="tab0.5147203122563572" name="factory_0" hdl_path="u_eeprom_top.eeprom_array.mem[0]" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1152" keypath="reg_map.eeprom.factory_0,eeprom.factory_0,factory_0" coverage="on" hwmapaddr="28" csize="4" offset="0" caddress="0" address="0x0C0" endaddress="0xC3" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="0" address="0x0C0" endaddress="0xC3" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_289" offset="25:0" name="factory_0" uid="2019-08-02T14:34:08.117+05:30d13e1157" keypath="reg_map.eeprom.factory_0.factory_0,eeprom.factory_0.factory_0,factory_0.factory_0,factory_0" hdl_path="_factory_0_q" abs_hdl_path="reg_map.eeprom_factory_0_factory_0_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>reserved for factory production use</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000000000000000000</default>
         </field>
         <field id="field_288" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1166" keypath="reg_map.eeprom.factory_0.ecc,eeprom.factory_0.ecc,factory_0.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_factory_0_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.3.2" child_no="2" id="tab0.310358020690252" name="factory_1" hdl_path="u_eeprom_top.eeprom_array.mem[1]" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1173" keypath="reg_map.eeprom.factory_1,eeprom.factory_1,factory_1" coverage="on" hwmapaddr="29" csize="4" offset="4" caddress="4" address="0x0C4" endaddress="0xC7" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="4" address="0x0C4" endaddress="0xC7" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_291" offset="25:0" name="factory_1" uid="2019-08-02T14:34:08.117+05:30d13e1178" keypath="reg_map.eeprom.factory_1.factory_1,eeprom.factory_1.factory_1,factory_1.factory_1,factory_1" hdl_path="_factory_1_q" abs_hdl_path="reg_map.eeprom_factory_1_factory_1_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>reserved for factory production use</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000000000000000000</default>
         </field>
         <field id="field_290" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1187" keypath="reg_map.eeprom.factory_1.ecc,eeprom.factory_1.ecc,factory_1.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_factory_1_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.3.3" child_no="3" id="tab0.13690355618123495" name="factory_2" hdl_path="u_eeprom_top.eeprom_array.mem[2]" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1194" keypath="reg_map.eeprom.factory_2,eeprom.factory_2,factory_2" coverage="on" hwmapaddr="30" csize="4" offset="8" caddress="8" address="0x0C8" endaddress="0xCB" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="8" address="0x0C8" endaddress="0xCB" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_293" offset="25:0" name="factory_2" uid="2019-08-02T14:34:08.117+05:30d13e1199" keypath="reg_map.eeprom.factory_2.factory_2,eeprom.factory_2.factory_2,factory_2.factory_2,factory_2" hdl_path="_factory_2_q" abs_hdl_path="reg_map.eeprom_factory_2_factory_2_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>reserved for factory production use</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000000000000000000</default>
         </field>
         <field id="field_292" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1208" keypath="reg_map.eeprom.factory_2.ecc,eeprom.factory_2.ecc,factory_2.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_factory_2_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.3.4" child_no="4" id="tab0.1240975495479606" name="factory_3" hdl_path="u_eeprom_top.eeprom_array.mem[3]" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1215" keypath="reg_map.eeprom.factory_3,eeprom.factory_3,factory_3" coverage="on" hwmapaddr="31" csize="4" offset="12" caddress="12" address="0x0CC" endaddress="0xCF" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="12" address="0x0CC" endaddress="0xCF" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_295" offset="25:0" name="factory_3" uid="2019-08-02T14:34:08.117+05:30d13e1220" keypath="reg_map.eeprom.factory_3.factory_3,eeprom.factory_3.factory_3,factory_3.factory_3,factory_3" hdl_path="_factory_3_q" abs_hdl_path="reg_map.eeprom_factory_3_factory_3_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>reserved for factory production use</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000000000000000000000000</default>
         </field>
         <field id="field_294" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1229" keypath="reg_map.eeprom.factory_3.ecc,eeprom.factory_3.ecc,factory_3.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_factory_3_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.3.5" child_no="5" id="tab0.07259081337757944" name="trim_0" hdl_path="u_eeprom_top.eeprom_array.mem[4]" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1236" keypath="reg_map.eeprom.trim_0,eeprom.trim_0,trim_0" coverage="on" hwmapaddr="32" csize="4" offset="16" caddress="16" address="0x0D0" endaddress="0xD3" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="16" address="0x0D0" endaddress="0xD3" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_303" offset="4:0" name="trim_osc" uid="2019-08-02T14:34:08.117+05:30d13e1241" keypath="reg_map.eeprom.trim_0.trim_osc,eeprom.trim_0.trim_osc,trim_0.trim_osc,trim_osc" hdl_path="_trim_osc_q" abs_hdl_path="reg_map.eeprom_trim_0_trim_osc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Oscillator Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_302" offset="9:5" name="trim_icc_low" uid="2019-08-02T14:34:08.117+05:30d13e1250" keypath="reg_map.eeprom.trim_0.trim_icc_low,eeprom.trim_0.trim_icc_low,trim_0.trim_icc_low,trim_icc_low" hdl_path="_trim_icc_low_q" abs_hdl_path="reg_map.eeprom_trim_0_trim_icc_low_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ICC Low Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_301" offset="13:10" name="trim_icc_high" uid="2019-08-02T14:34:08.117+05:30d13e1259" keypath="reg_map.eeprom.trim_0.trim_icc_high,eeprom.trim_0.trim_icc_high,trim_0.trim_icc_high,trim_icc_high" hdl_path="_trim_icc_high_q" abs_hdl_path="reg_map.eeprom_trim_0_trim_icc_high_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ICC High Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_300" offset="18:14" name="trim_sens" uid="2019-08-02T14:34:08.117+05:30d13e1268" keypath="reg_map.eeprom.trim_0.trim_sens,eeprom.trim_0.trim_sens,trim_0.trim_sens,trim_sens" hdl_path="_trim_sens_q" abs_hdl_path="reg_map.eeprom_trim_0_trim_sens_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Sensitivity Trim</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00000</default>
         </field>
         <field id="field_299" offset="22:19" name="trim_mag_tc" uid="2019-08-02T14:34:08.117+05:30d13e1277" keypath="reg_map.eeprom.trim_0.trim_mag_tc,eeprom.trim_0.trim_mag_tc,trim_0.trim_mag_tc,trim_mag_tc" hdl_path="_trim_mag_tc_q" abs_hdl_path="reg_map.eeprom_trim_0_trim_mag_tc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Magnetic Temperature Compensation</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_298" offset="24:23" name="trim_icc_tc" uid="2019-08-02T14:34:08.117+05:30d13e1286" keypath="reg_map.eeprom.trim_0.trim_icc_tc,eeprom.trim_0.trim_icc_tc,trim_0.trim_icc_tc,trim_icc_tc" hdl_path="_trim_icc_tc_q" abs_hdl_path="reg_map.eeprom_trim_0_trim_icc_tc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ICC Temperature Compensation</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_297" offset="25" name="ibias_diag_analog_en" uid="2019-08-02T14:34:08.117+05:30d13e1295" keypath="reg_map.eeprom.trim_0.ibias_diag_analog_en,eeprom.trim_0.ibias_diag_analog_en,trim_0.ibias_diag_analog_en,ibias_diag_analog_en" hdl_path="_ibias_diag_analog_en_q" abs_hdl_path="reg_map.eeprom_trim_0_ibias_diag_analog_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Enables Ibias diagnostic in analog\n0 = Ibias diagnostic ingored in analog\n       1 = ibias diagnostic causes immediate 3.5mA safe state.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_296" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1304" keypath="reg_map.eeprom.trim_0.ecc,eeprom.trim_0.ecc,trim_0.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_trim_0_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.3.6" child_no="6" id="tab0.3970885260266621" name="opt_0" hdl_path="u_eeprom_top.eeprom_array.mem[5]" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1311" keypath="reg_map.eeprom.opt_0,eeprom.opt_0,opt_0" coverage="on" hwmapaddr="33" csize="4" offset="20" caddress="20" address="0x0D4" endaddress="0xD7" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="20" address="0x0D4" endaddress="0xD7" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_311" offset="0" name="opt_sag_timer_disable" uid="2019-08-02T14:34:08.117+05:30d13e1316" keypath="reg_map.eeprom.opt_0.opt_sag_timer_disable,eeprom.opt_0.opt_sag_timer_disable,opt_0.opt_sag_timer_disable,opt_sag_timer_disable" hdl_path="_opt_sag_timer_disable_q" abs_hdl_path="reg_map.eeprom_opt_0_opt_sag_timer_disable_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>SAG Timer Watchdog Disable\nResets the controller after 0.5 s if there is no activity on the output.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_310" offset="1" name="opt_sag_timer_run_disable" uid="2019-08-02T14:34:08.117+05:30d13e1325" keypath="reg_map.eeprom.opt_0.opt_sag_timer_run_disable,eeprom.opt_0.opt_sag_timer_run_disable,opt_0.opt_sag_timer_run_disable,opt_sag_timer_run_disable" hdl_path="_opt_sag_timer_run_disable_q" abs_hdl_path="reg_map.eeprom_opt_0_opt_sag_timer_run_disable_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>SAG Timer Watchdog in Running Mode Disable\nDisables the SAG Timer Watchdog in Running Mode</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_309" offset="3:2" name="rma_out_mode_default" uid="2019-08-02T14:34:08.117+05:30d13e1334" keypath="reg_map.eeprom.opt_0.rma_out_mode_default,eeprom.opt_0.rma_out_mode_default,opt_0.rma_out_mode_default,rma_out_mode_default" hdl_path="_rma_out_mode_default_q" abs_hdl_path="reg_map.eeprom_opt_0_rma_out_mode_default_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Default Output Mode at Power-up\nNOTE: Overridden by out_2wire when out_2wire is set to 'one'\n00 = switching enabled, mux enabled\n01 = switching disabled, mux enabled\n1x = switching disabled, mux disabled</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_308" offset="4" name="rma_mux_to_outpin" uid="2019-08-02T14:34:08.117+05:30d13e1343" keypath="reg_map.eeprom.opt_0.rma_mux_to_outpin,eeprom.opt_0.rma_mux_to_outpin,opt_0.rma_mux_to_outpin,rma_mux_to_outpin" hdl_path="_rma_mux_to_outpin_q" abs_hdl_path="reg_map.eeprom_opt_0_rma_mux_to_outpin_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Routes mux output signal to output pin\n0: mux signal only to mux pad\n1: mux signal routed to output pin</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_307" offset="11:5" name="rma_mux1_default" uid="2019-08-02T14:34:08.117+05:30d13e1352" keypath="reg_map.eeprom.opt_0.rma_mux1_default,eeprom.opt_0.rma_mux1_default,opt_0.rma_mux1_default,rma_mux1_default" hdl_path="_rma_mux1_default_q" abs_hdl_path="reg_map.eeprom_opt_0_rma_mux1_default_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Default MUX Position at Power-up for Mux1\nThis position will be selected once the shadow registers have loaded.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000000</default>
         </field>
         <field id="field_306" offset="18:12" name="rma_mux1_twowire_default" uid="2019-08-02T14:34:08.117+05:30d13e1361" keypath="reg_map.eeprom.opt_0.rma_mux1_twowire_default,eeprom.opt_0.rma_mux1_twowire_default,opt_0.rma_mux1_twowire_default,rma_mux1_twowire_default" hdl_path="_rma_mux1_twowire_default_q" abs_hdl_path="reg_map.eeprom_opt_0_rma_mux1_twowire_default_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Default MUX Position at Power-up for Mux1 Two-Wire\nThis position will be selected once the shadow registers have loaded.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000000</default>
         </field>
         <field id="field_305" offset="25:19" name="rma_mux2_position" uid="2019-08-02T14:34:08.117+05:30d13e1370" keypath="reg_map.eeprom.opt_0.rma_mux2_position,eeprom.opt_0.rma_mux2_position,opt_0.rma_mux2_position,rma_mux2_position" hdl_path="_rma_mux2_position_q" abs_hdl_path="reg_map.eeprom_opt_0_rma_mux2_position_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>MUX Position for Mux2\nThe secondary MUX (Mux2) does not respond to DMA commands. The position is exclusively selected via the shadow for this EEPROM field.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000000</default>
         </field>
         <field id="field_304" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1379" keypath="reg_map.eeprom.opt_0.ecc,eeprom.opt_0.ecc,opt_0.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_opt_0_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.3.7" child_no="7" id="tab0.5134648743748814" name="opt_1" hdl_path="u_eeprom_top.eeprom_array.mem[6]" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1386" keypath="reg_map.eeprom.opt_1,eeprom.opt_1,opt_1" coverage="on" hwmapaddr="34" csize="4" offset="24" caddress="24" address="0x0D8" endaddress="0xDB" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="24" address="0x0D8" endaddress="0xDB" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_332" offset="3:0" name="opt_lockout_sel" uid="2019-08-02T14:34:08.117+05:30d13e1391" keypath="reg_map.eeprom.opt_1.opt_lockout_sel,eeprom.opt_1.opt_lockout_sel,opt_1.opt_lockout_sel,opt_lockout_sel" hdl_path="_opt_lockout_sel_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_lockout_sel_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Lockout Level Select\nGauss level at which lockout is enabled. \nLockout is enabled at the lockout level minus the lockout hysteresis (see opt_lockout_hyst_sel below). \nLockout is disable at the lockout level plus the lockout hysteresis (see opt_lockout_hyst_sel below)\n\nSteps: (10 - 40 G in 2 G steps)\n0 = 10 G\n1 = 12 G\n.\n14 = 38 G\n15 = 0 G (NOTE: This position effectively disables lockout)</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000</default>
         </field>
         <field id="field_331" offset="6:4" name="opt_lockout_hyst_sel" uid="2019-08-02T14:34:08.117+05:30d13e1400" keypath="reg_map.eeprom.opt_1.opt_lockout_hyst_sel,eeprom.opt_1.opt_lockout_hyst_sel,opt_1.opt_lockout_hyst_sel,opt_lockout_hyst_sel" hdl_path="_opt_lockout_hyst_sel_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_lockout_hyst_sel_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Lockout Hysteresis Select\nHysteresis range around the lockout level (see opt_lockout_sel above)\n\nSteps:\n0 = ?2 G\n1 = ?4 G\n2 = ?6 G\n3 = ?8 G\n4 = ?10 G\n5 = ?12 G\n6 = ?14 G\n7 = ?0 G (NOTE: This position effectively disabled lockout hysteresis)</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_330" offset="8:7" name="opt_warn_level_sel" uid="2019-08-02T14:34:08.117+05:30d13e1409" keypath="reg_map.eeprom.opt_1.opt_warn_level_sel,eeprom.opt_1.opt_warn_level_sel,opt_1.opt_warn_level_sel,opt_warn_level_sel" hdl_path="_opt_warn_level_sel_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_warn_level_sel_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Warning Level Select\n0 = 1.5 x Lockout Release\n1 = 2.0 x Lockout Release\n2 = 27.5 G\n3 = RESERVED</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_329" offset="9" name="opt_warn_run_en" uid="2019-08-02T14:34:08.117+05:30d13e1418" keypath="reg_map.eeprom.opt_1.opt_warn_run_en,eeprom.opt_1.opt_warn_run_en,opt_1.opt_warn_run_en,opt_warn_run_en" hdl_path="_opt_warn_run_en_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_warn_run_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Low-Field Warning Enable\n0 = low-field warning disabled\n1 = low-field warning enabled (5x Lockout Release)</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_328" offset="10" name="opt_warn_cal_en" uid="2019-08-02T14:34:08.117+05:30d13e1427" keypath="reg_map.eeprom.opt_1.opt_warn_cal_en,eeprom.opt_1.opt_warn_cal_en,opt_1.opt_warn_cal_en,opt_warn_cal_en" hdl_path="_opt_warn_cal_en_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_warn_cal_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Startup Warning Enable\n0 = startup warning pulse disable\n1 = startup warning pulse enable</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_327" offset="11" name="opt_el_en" uid="2019-08-02T14:34:08.117+05:30d13e1436" keypath="reg_map.eeprom.opt_1.opt_el_en,eeprom.opt_1.opt_el_en,opt_1.opt_el_en,opt_el_en" hdl_path="_opt_el_en_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_el_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>EL Pulse Enable\n0 = EL pulses disabled\n1 = EL pulses enabled</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_326" offset="12" name="opt_fwd_width" uid="2019-08-02T14:34:08.117+05:30d13e1445" keypath="reg_map.eeprom.opt_1.opt_fwd_width,eeprom.opt_1.opt_fwd_width,opt_1.opt_fwd_width,opt_fwd_width" hdl_path="_opt_fwd_width_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_fwd_width_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Direction Select\n0 = 90 ?s\n1 = 45 ?s</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_325" offset="13" name="opt_dir_sel" uid="2019-08-02T14:34:08.117+05:30d13e1454" keypath="reg_map.eeprom.opt_1.opt_dir_sel,eeprom.opt_1.opt_dir_sel,opt_1.opt_dir_sel,opt_dir_sel" hdl_path="_opt_dir_sel_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_dir_sel_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Direction Select\nConfigures the direction by swapping the two channels internally\n0 = Forward: pin 2 1\n1 = Forward: pin 1 2\n0 = Channel 1 = Left Channel, Channel 2 = Right Channel\n1 = Channel 1 = Right Channel, Channel 2 = Left Channel\n\nIn both configurations: \nFWD = Channel 1 lags Channel 2\nREV = Channel 1 leads Cannel 2</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_324" offset="14" name="opt_ch_wd_dis" uid="2019-08-02T14:34:08.117+05:30d13e1463" keypath="reg_map.eeprom.opt_1.opt_ch_wd_dis,eeprom.opt_1.opt_ch_wd_dis,opt_1.opt_ch_wd_dis,opt_ch_wd_dis" hdl_path="_opt_ch_wd_dis_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_ch_wd_dis_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Channel Watchdog Disable\n0 = channel watchdog enable\n1 = channel watchdog disable</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_323" offset="15" name="opt_standstill_en" uid="2019-08-02T14:34:08.117+05:30d13e1473" keypath="reg_map.eeprom.opt_1.opt_standstill_en,eeprom.opt_1.opt_standstill_en,opt_1.opt_standstill_en,opt_standstill_en" hdl_path="_opt_standstill_en_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_standstill_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Standstill Pulse Enable\n0 = standstill pulses disabled\n1 = standstill pulses enabled</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_322" offset="16" name="opt_pk_update_sel" uid="2019-08-02T14:34:08.117+05:30d13e1482" keypath="reg_map.eeprom.opt_1.opt_pk_update_sel,eeprom.opt_1.opt_pk_update_sel,opt_1.opt_pk_update_sel,opt_pk_update_sel" hdl_path="_opt_pk_update_sel_q" abs_hdl_path="reg_map.eeprom_opt_1_opt_pk_update_sel_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>Inward Update Select for Running Mode\n0 = bounded\n       1= aggressive</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_321" offset="17" name="asil_fe_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1491" keypath="reg_map.eeprom.opt_1.asil_fe_diag_en,eeprom.opt_1.asil_fe_diag_en,opt_1.asil_fe_diag_en,asil_fe_diag_en" hdl_path="_asil_fe_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_fe_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Front End Diagnostics\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_320" offset="18" name="asil_vreg_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1500" keypath="reg_map.eeprom.opt_1.asil_vreg_diag_en,eeprom.opt_1.asil_vreg_diag_en,opt_1.asil_vreg_diag_en,asil_vreg_diag_en" hdl_path="_asil_vreg_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_vreg_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Voltage Regulator Diagnostic\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_319" offset="19" name="asil_ibias_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1509" keypath="reg_map.eeprom.opt_1.asil_ibias_diag_en,eeprom.opt_1.asil_ibias_diag_en,opt_1.asil_ibias_diag_en,asil_ibias_diag_en" hdl_path="_asil_ibias_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_ibias_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Bias Current Diagnostic\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_318" offset="20" name="asil_hdrive_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1518" keypath="reg_map.eeprom.opt_1.asil_hdrive_diag_en,eeprom.opt_1.asil_hdrive_diag_en,opt_1.asil_hdrive_diag_en,asil_hdrive_diag_en" hdl_path="_asil_hdrive_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_hdrive_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Hall Drive Diagnostic\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_317" offset="21" name="asil_ob_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1527" keypath="reg_map.eeprom.opt_1.asil_ob_diag_en,eeprom.opt_1.asil_ob_diag_en,opt_1.asil_ob_diag_en,asil_ob_diag_en" hdl_path="_asil_ob_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_ob_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Output Block Diagnostic Right\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_316" offset="22" name="asil_overfreq_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1536" keypath="reg_map.eeprom.opt_1.asil_overfreq_diag_en,eeprom.opt_1.asil_overfreq_diag_en,opt_1.asil_overfreq_diag_en,asil_overfreq_diag_en" hdl_path="_asil_overfreq_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_overfreq_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Over Frequency Diagnostic\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_315" offset="23" name="asil_sat_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1545" keypath="reg_map.eeprom.opt_1.asil_sat_diag_en,eeprom.opt_1.asil_sat_diag_en,opt_1.asil_sat_diag_en,asil_sat_diag_en" hdl_path="_asil_sat_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_sat_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Filter Saturation Diagnostic\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_314" offset="24" name="asil_collision_diag_en" uid="2019-08-02T14:34:08.117+05:30d13e1554" keypath="reg_map.eeprom.opt_1.asil_collision_diag_en,eeprom.opt_1.asil_collision_diag_en,opt_1.asil_collision_diag_en,asil_collision_diag_en" hdl_path="_asil_collision_diag_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_collision_diag_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Diagnostic Enable \nEnables Pulse Collsion Diagnostic\nNOTE: If the global ASIL enable bit is not set, this bit will have no effect.</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_313" offset="25" name="asil_en" uid="2019-08-02T14:34:08.117+05:30d13e1563" keypath="reg_map.eeprom.opt_1.asil_en,eeprom.opt_1.asil_en,opt_1.asil_en,asil_en" hdl_path="_asil_en_q" abs_hdl_path="reg_map.eeprom_opt_1_asil_en_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>ASIL Global Enable\nPrevents device from going into safe-state</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_312" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1573" keypath="reg_map.eeprom.opt_1.ecc,eeprom.opt_1.ecc,opt_1.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_opt_1_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
      <reg heading="1.3.8" child_no="8" id="tab0.5719788299627334" name="opt_2" hdl_path="u_eeprom_top.eeprom_array.mem[7]" uid="2019-08-02T14:34:08.117+05:30d13e1580" keypath="reg_map.eeprom.opt_2,eeprom.opt_2,opt_2" coverage="on" hwmapaddr="35" csize="4" offset="28" caddress="28" address="0x0DC" endaddress="0xDF" size="4" default="0x00000000" sw="rw" hw="rw">
         <config>
            <regwidth>32</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="CUSTOM" addressUnit="32" offset="28" address="0x0DC" endaddress="0xDF" size="4"/>
            </busdomains>
         </config>
         <doc/>
         <field id="field_347" offset="0" name="lock_bd" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1585" keypath="reg_map.eeprom.opt_2.lock_bd,eeprom.opt_2.lock_bd,opt_2.lock_bd,lock_bd" hdl_path="_lock_bd_q" abs_hdl_path="reg_map.eeprom_opt_2_lock_bd_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nLock Backdoor Unlock \n - Disables the backdoor unlock (makes all locks final)\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_346" offset="1" name="lock_t" lock="shadow_opt_2.lock_t &amp; (shadow_opt_2.lock_bd | !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e1594" keypath="reg_map.eeprom.opt_2.lock_t,eeprom.opt_2.lock_t,opt_2.lock_t,lock_t" hdl_path="_lock_t_q" abs_hdl_path="reg_map.eeprom_opt_2_lock_t_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nLock Test Modes\n - Disables access to the Allegro Test Modes and registers\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_345" offset="2" name="lock_a" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1603" keypath="reg_map.eeprom.opt_2.lock_a,eeprom.opt_2.lock_a,opt_2.lock_a,lock_a" hdl_path="_lock_a_q" abs_hdl_path="reg_map.eeprom_opt_2_lock_a_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nAllegro EEPROM Lock\n - Locks access to: \nAllegro factory traceability registers\nAllegro factory trim registers\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_344" offset="3" name="lock_c" lock="shadow_opt_2.lock_c" uid="2019-08-02T14:34:08.117+05:30d13e1612" keypath="reg_map.eeprom.opt_2.lock_c,eeprom.opt_2.lock_c,opt_2.lock_c,lock_c" hdl_path="_lock_c_q" abs_hdl_path="reg_map.eeprom_opt_2_lock_c_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nCustomer EEPROM Lock\n - Locks access to the customer portion of the EEPROM\nNote: Does not include the other customer accessible lock bits or the customer scratch register.\nNOTE: This lock is not used on this device.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_343" offset="4" name="lock_o" lock="shadow_opt_2.lock_o" uid="2019-08-02T14:34:08.117+05:30d13e1621" keypath="reg_map.eeprom.opt_2.lock_o,eeprom.opt_2.lock_o,opt_2.lock_o,lock_o" hdl_path="_lock_o_q" abs_hdl_path="reg_map.eeprom_opt_2_lock_o_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nLock OEM End-of-Line Target Profiling Test Mode Access\nNOTE: This lock is not used on this device.\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_342" offset="5" name="lock_s" lock="shadow_opt_2.lock_s" uid="2019-08-02T14:34:08.117+05:30d13e1630" keypath="reg_map.eeprom.opt_2.lock_s,eeprom.opt_2.lock_s,opt_2.lock_s,lock_s" hdl_path="_lock_s_q" abs_hdl_path="reg_map.eeprom_opt_2_lock_s_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nCustomer EEPROM Scratch Area Lock\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_341" offset="6" name="out_2wire" lock="shadow_opt_2.lock_a &amp; (shadow_opt_2.lock_bd | !unlock.unlock)" uid="2019-08-02T14:34:08.117+05:30d13e1639" keypath="reg_map.eeprom.opt_2.out_2wire,eeprom.opt_2.out_2wire,opt_2.out_2wire,out_2wire" hdl_path="_out_2wire_q" abs_hdl_path="reg_map.eeprom_opt_2_out_2wire_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSets the Default Output Mode\n0 = output determined by "outmode":\n(ee_out_mode_default at power-up, otherwise tm_outmode)\n1 = operational output ("mission-mode")\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_340" offset="8:7" name="opt_thresh_monitor_cnt" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1648" keypath="reg_map.eeprom.opt_2.opt_thresh_monitor_cnt,eeprom.opt_2.opt_thresh_monitor_cnt,opt_2.opt_thresh_monitor_cnt,opt_thresh_monitor_cnt" hdl_path="_opt_thresh_monitor_cnt_q" abs_hdl_path="reg_map.eeprom_opt_2_opt_thresh_monitor_cnt_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nThreshold Monitor Count\nnumber of threshold monitor transitions, without threshold transitions, that will result in a soft reset\n\nSteps:\n0 = 2 counts (DON'T USE THIS SETTING!)\n1 = 4 counts\n2 = 8 counts\n3 = 15 counts\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">00</default>
         </field>
         <field id="field_339" offset="9" name="opt_thresh_monitor_dis" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1657" keypath="reg_map.eeprom.opt_2.opt_thresh_monitor_dis,eeprom.opt_2.opt_thresh_monitor_dis,opt_2.opt_thresh_monitor_dis,opt_thresh_monitor_dis" hdl_path="_opt_thresh_monitor_dis_q" abs_hdl_path="reg_map.eeprom_opt_2_opt_thresh_monitor_dis_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nThreshold Monitor Disable\ndisables the threshold monitor\n0 = enabled\n1 = disabled\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_338" offset="12:10" name="opt_lockout_startup_standstill_lor" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1667" keypath="reg_map.eeprom.opt_2.opt_lockout_startup_standstill_lor,eeprom.opt_2.opt_lockout_startup_standstill_lor,opt_2.opt_lockout_startup_standstill_lor,opt_lockout_startup_standstill_lor" hdl_path="_opt_lockout_startup_standstill_lor_q" abs_hdl_path="reg_map.eeprom_opt_2_opt_lockout_startup_standstill_lor_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nDenso LOR Option\n0 = 1x the configured LOR (effectively disables the feature)\n1 = 2x the configured LOR\n2 = 4x the configured LOR\n3 = 6x the configured LOR\n4 = 8x the configured LOR\n5 = 10x the configured LOR\n6 = 12x the configured LOR\n7 = 14x the configured LOR\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000</default>
         </field>
         <field id="field_337" offset="13" name="opt_force_asil_diag_sample" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1676" keypath="reg_map.eeprom.opt_2.opt_force_asil_diag_sample,eeprom.opt_2.opt_force_asil_diag_sample,opt_2.opt_force_asil_diag_sample,opt_force_asil_diag_sample" hdl_path="_opt_force_asil_diag_sample_q" abs_hdl_path="reg_map.eeprom_opt_2_opt_force_asil_diag_sample_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nForce ASIL Diag for Samples\ncauses front end fault (left channel)\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_336" offset="14" name="rma_spare_0" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1685" keypath="reg_map.eeprom.opt_2.rma_spare_0,eeprom.opt_2.rma_spare_0,opt_2.rma_spare_0,rma_spare_0" hdl_path="_rma_spare_0_q" abs_hdl_path="reg_map.eeprom_opt_2_rma_spare_0_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSpare Allegro Trim Bit\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_335" offset="15" name="rma_spare_1" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1694" keypath="reg_map.eeprom.opt_2.rma_spare_1,eeprom.opt_2.rma_spare_1,opt_2.rma_spare_1,rma_spare_1" hdl_path="_rma_spare_1_q" abs_hdl_path="reg_map.eeprom_opt_2_rma_spare_1_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nSpare Allegro Trim Bit\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0</default>
         </field>
         <field id="field_334" offset="25:16" name="unused_0" lock="shadow_opt_2.lock_a" uid="2019-08-02T14:34:08.117+05:30d13e1703" keypath="reg_map.eeprom.opt_2.unused_0,eeprom.opt_2.unused_0,opt_2.unused_0,unused_0" hdl_path="_unused_0_q" abs_hdl_path="reg_map.eeprom_opt_2_unused_0_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm> \nUnused\n</doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">0000000000</default>
         </field>
         <field id="field_333" offset="31:26" name="ecc" uid="2019-08-02T14:34:08.117+05:30d13e1712" keypath="reg_map.eeprom.opt_2.ecc,eeprom.opt_2.ecc,opt_2.ecc,ecc" hdl_path="_ecc_q" abs_hdl_path="reg_map.eeprom_opt_2_ecc_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>rw</hw>
            <default unresolvedDef="0x0">000000</default>
         </field>
      </reg>
   </section>
   <emptyspace heading="1.6" child_no="6" address="0xE0" endaddress="0xFF">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="CUSTOM" addressUnit="32" address="0xE0" endaddress="0xFF"/>
         </busdomains>
      </config>
   </emptyspace>
</block>