#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 19 15:06:20 2023
# Process ID: 16020
# Current directory: C:/Users/mafassi/Desktop/new08/Microblaze5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1564 C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/new08/Microblaze5/vivado.log
# Journal file: C:/Users/mafassi/Desktop/new08/Microblaze5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1115.527 ; gain = 0.000
create_peripheral Laudren.local user uart_axifull 1.0 -dir C:/Users/mafassi/Desktop/new08/Microblaze5/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
add_peripheral_interface S01_AXI -interface_mode slave -axi_type full [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
set_property VALUE 1024 [ipx::get_bus_parameters WIZ_MEMORY_SIZE -of_objects [ipx::get_bus_interfaces S01_AXI -of_objects [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
write_peripheral [ipx::find_open_core Laudren.local:user:uart_axifull:1.0]
set_property  ip_repo_paths  {C:/Users/mafassi/Desktop/new08/Microblaze5/../ip_repo/uart_axifull_1.0 C:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0 C:/Users/mafassi/Downloads/fifo_ip} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
ipx::edit_ip_in_project -upgrade true -name edit_uart_axifull_v1_0 -directory C:/Users/mafassi/Desktop/new08/Microblaze5/../ip_repo c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close [ open C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd w ]
add_files C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml
update_compile_order -fileset sources_1
ipx::open_ipxact_file {c:\Users\mafassi\Desktop\new08\ip_repo\uart_axifull_1.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_tx.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S01_AXI': References existing memory map 'S01_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'
current_project Microblaze5
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <design_1> from block design file <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.406 ; gain = 92.625
startgroup
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {6 1711 920} [get_bd_cells uart_axifull_0]
current_project edit_uart_axifull_v1_0
current_project Microblaze5
delete_bd_objs [get_bd_cells uart_axifull_0]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {6 1644 1111} [get_bd_cells uart_axifull_0]
delete_bd_objs [get_bd_cells uart_axifull_0]
current_project edit_uart_axifull_v1_0
ipgui::add_param -name {c_baudrate} -component [ipx::current_core] -display_name {C Baudrate} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'
startgroup
current_project Microblaze5
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {7 1858 972} [get_bd_cells uart_axifull_0]
delete_bd_objs [get_bd_cells uart_axifull_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv Laudren.local:user:uart_axifull:1.0 uart_axifull_0
endgroup
set_property location {7 1848 1052} [get_bd_cells uart_axifull_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins uart_axifull_0/S00_AXI]
connect_bd_net [get_bd_pins uart_axifull_0/s00_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins uart_axifull_0/s00_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
disconnect_bd_net /microblaze_0_Clk [get_bd_pins axi_uartlite_0/s_axi_aclk]
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins axi_uartlite_0/s_axi_aresetn]
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports usb_uart_0]
set_property location {6 1755 938} [get_bd_cells uart_axifull_0]
startgroup
make_bd_pins_external  [get_bd_pins uart_axifull_0/tx_o]
endgroup
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/uart_axifull_0/s01_axi_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins uart_axifull_0/s01_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins uart_axifull_0/s01_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </uart_axifull_0/S00_AXI/S00_AXI_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1430.414 ; gain = 37.914
assign_bd_address
Slave segment '/uart_axifull_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A1_0000 [ 64K ]>.
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1599.734 ; gain = 146.723
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_1_synth_1 design_1_uart_axifull_0_3_synth_1 -jobs 10
[Mon Jun 19 15:46:01 2023] Launched design_1_xbar_1_synth_1, design_1_uart_axifull_0_3_synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
[Mon Jun 19 15:48:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Mon Jun 19 15:49:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Jun 19 15:57:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1833.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2578.414 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 2578.414 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/mafassi/Desktop/new08/Microblaze5/SDK/blowbox_v19_bootloader/Debug/blowbox_v19_bootloader.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2578.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2709.523 ; gain = 1084.219
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_custom_uart.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_custom_uart.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_custom_uart.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
current_project edit_uart_axifull_v1_0
close_project
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {4 1170 737} [get_bd_cells microblaze_0_axi_periph]
set_property location {4 1145 638} [get_bd_cells microblaze_0_axi_periph]
set_property location {4 1172 937} [get_bd_cells microblaze_0]
set_property location {5 1509 510} [get_bd_cells uart_axifull_0]
set_property location {5 1602 779} [get_bd_cells microblaze_0_local_memory]
set_property location {3 473 827} [get_bd_cells rst_clk_wiz_1_100M]
set_property location {2 225 656} [get_bd_cells clk_wiz_1]
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {4 1540 913} [get_bd_cells microblaze_0_local_memory]
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5.5 1951 809} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
startgroup
make_bd_pins_external  [get_bd_cells axi_uartlite_0]
make_bd_intf_pins_external  [get_bd_cells axi_uartlite_0]
endgroup
delete_bd_objs [get_bd_nets axi_uartlite_0_interrupt] [get_bd_ports interrupt_0]
validate_bd_design
CRITICAL WARNING: [BD 41-1363] The clock pins '/microblaze_0_axi_periph/M02_ACLK' (interface '/microblaze_0_axi_periph/M02_AXI') and '/axi_uartlite_0/s_axi_aclk' (interface '/axi_uartlite_0/S_AXI') must be connected to the same source 
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_uartlite_0/S_AXI(100000000) and /microblaze_0_axi_periph/xbar/M02_AXI(50000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_uartlite_0/S_AXI(design_1_s_axi_aclk_0) and /microblaze_0_axi_periph/xbar/M02_AXI(/clk_wiz_1_clk_out1)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2935.719 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets s_axi_aclk_0_1] [get_bd_ports s_axi_aclk_0]
delete_bd_objs [get_bd_nets s_axi_aresetn_0_1] [get_bd_ports s_axi_aresetn_0]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2935.719 ; gain = 0.000
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_s00_mmu_0_synth_1 design_1_axi_uartlite_0_0_synth_1 -jobs 10
[Tue Jun 20 14:42:08 2023] Launched design_1_s00_mmu_0_synth_1, design_1_axi_uartlite_0_0_synth_1...
Run output will be captured here:
design_1_s00_mmu_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
[Tue Jun 20 14:43:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1

launch_runs synth_1 -jobs 10
[Tue Jun 20 14:43:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Tue Jun 20 14:44:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jun 20 14:51:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_new_customUART_design.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_new_customUART_design.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_new_customUART_design.xsa
make_wrapper -files [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
[Tue Jun 20 15:05:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3.dcp' for cell 'design_1_i/uart_axifull_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_s00_mmu_0/design_1_s00_mmu_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 3024.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
Finished Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/mafassi/Desktop/new08/Microblaze5/SDK/blowbox_v19_bootloader/Debug/blowbox_v19_bootloader.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3132.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3132.270 ; gain = 111.895
place_ports UART_0_rxd AB20
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_rxd]]
save_constraints
launch_runs impl_1 -jobs 10
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.145 . Memory (MB): peak = 3149.125 ; gain = 11.309
[Tue Jun 20 15:10:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jun 20 15:12:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_customUART.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_customUART.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_customUART.xsa
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
endgroup
set_property location {5.5 1926 780} [get_bd_cells axi_uart16550_0]
connect_bd_intf_net [get_bd_intf_ports UART_0] [get_bd_intf_pins axi_uart16550_0/UART]
connect_bd_intf_net [get_bd_intf_pins axi_uart16550_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
connect_bd_net [get_bd_pins axi_uart16550_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_uart16550_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uart16550_0/S_AXI/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.148 ; gain = 0.816
assign_bd_address -target_address_space /microblaze_0/Data [get_bd_addr_segs axi_uart16550_0/S_AXI/Reg] -force
Slave segment '/axi_uart16550_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x44A2_0000 [ 64K ]>.
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_uart16550_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
[Tue Jun 20 15:22:22 2023] Launched design_1_xbar_1_synth_1, design_1_axi_uart16550_0_0_synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
design_1_axi_uart16550_0_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_axi_uart16550_0_0_synth_1/runme.log
[Tue Jun 20 15:22:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3281.461 ; gain = 1.312
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jun 20 15:23:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 3303.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 3303.984 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 3303.984 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/mafassi/Desktop/new08/Microblaze5/SDK/blowbox_v19_bootloader/Debug/blowbox_v19_bootloader.elf 
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.984 ; gain = 22.523
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jun 20 15:27:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_rtsn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_rxrdyn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_txrdyn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_ri]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_out2n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_out1n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_dtrn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_dsrn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_ddis]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_dcdn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_ctsn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART_0_baudoutn]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jun 20 15:29:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
close_design
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 3385.680 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 3385.680 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/mafassi/Desktop/new08/Microblaze5/SDK/blowbox_v19_bootloader/Debug/blowbox_v19_bootloader.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  SRLC16E => SRL16E: 1 instance 

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jun 20 15:31:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {5 1955 778} [get_bd_cells axi_uart16550_0]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_uart16550_0_UART] [get_bd_cells axi_uart16550_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5 2007 739} [get_bd_cells axi_uartlite_0]
connect_bd_intf_net [get_bd_intf_ports UART_0] [get_bd_intf_pins axi_uartlite_0/UART]
connect_bd_intf_net [get_bd_intf_pins axi_uartlite_0/S_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.680 ; gain = 0.000
assign_bd_address -target_address_space /microblaze_0/Data [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.680 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_uartlite_0_0, cache-ID = 4cfe9e62b22b768f; cache size = 162.076 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_1_synth_1 -jobs 10
[Tue Jun 20 15:34:26 2023] Launched design_1_xbar_1_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1

launch_runs synth_1 -jobs 10
[Tue Jun 20 15:34:54 2023] Launched design_1_xbar_1_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
[Tue Jun 20 15:34:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Tue Jun 20 15:36:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jun 20 15:38:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
close_hw_manager
close_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axifull_0_3 from uart_axifull_v1.0 1.0 to uart_axifull_v1.0 1.0
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/new08/Microblaze5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.680 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
[Tue Jun 20 17:02:19 2023] Launched design_1_uart_axifull_0_3_synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 10
[Tue Jun 20 17:02:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Tue Jun 20 17:03:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jun 20 17:05:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART2.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART2.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_New_design_customUART2.xsa
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd w ]
add_files -fileset sim_1 C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_axifull_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_axifull_v1_0_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] uart_axifull_v1_0_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_file [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd]
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd]
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top uart_tx [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled true [get_files  {c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd}]
set_property top uart_axifull_v1_0 [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/tb_file.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mafassi/Desktop/new08/ip_repo/edit_uart_axifull_v1_0.sim/testbench.vhd w ]
add_files -fileset sim_1 C:/Users/mafassi/Desktop/new08/ip_repo/edit_uart_axifull_v1_0.sim/testbench.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_file_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_file_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] testbench_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../../ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] testbench_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd]
set_property is_enabled false [get_files  {c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/mafassi/desktop/new08/microblaze5/microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] testbench_vhdl.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.tmp/uart_axifull_v1_0_project/uart_axifull_v1_0_project.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled true [get_files  {c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S00_AXI.vhd c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0/hdl/uart_axifull_v1_0_S01_AXI.vhd}]
set_property is_enabled false [get_files  C:/Users/mafassi/Desktop/new08/ip_repo/edit_uart_axifull_v1_0.sim/testbench.vhd]
close_project
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (50 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (50 MHz)} Master {/microblaze_0 (Periph)} Slave {/uart_axifull_0/S01_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins uart_axifull_0/S01_AXI]
Slave segment '/uart_axifull_0/S01_AXI/S01_AXI_mem' is being assigned into address space '/microblaze_0/Data' at <0x7600_0000 [ 64K ]>.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/uart_axifull_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mafassi/Desktop/new08/ip_repo/my_custom_UART_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mafassi/Downloads/fifo_ip'.
report_ip_status -name ip_status
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
Upgrading 'C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_axifull_0_3 from uart_axifull_v1.0 1.0 to uart_axifull_v1.0 1.0
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mafassi/Desktop/new08/Microblaze5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_axifull_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3385.680 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_xbar_1_synth_1 design_1_uart_axifull_0_3_synth_1 design_1_auto_pc_0_synth_1 -jobs 10
[Wed Jun 21 11:35:38 2023] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_xbar_1_synth_1, design_1_uart_axifull_0_3_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_xbar_1_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_xbar_1_synth_1 design_1_uart_axifull_0_3_synth_1 design_1_auto_pc_0_synth_1 -jobs 10
[Wed Jun 21 11:36:12 2023] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_xbar_1_synth_1, design_1_uart_axifull_0_3_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_xbar_1_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
design_1_uart_axifull_0_3_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_uart_axifull_0_3_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design
Command: synth_design
Starting synth_design
Using part: xc7a200tsbg484-1
Top: design_1_wrapper
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2345' bound to instance 'design_1_i' of component 'design_1' [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:80]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2375]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2884]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2927]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2952]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_clk_wiz_1_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2960]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2973]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3059]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1541]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:269]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:370]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:370]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:491]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:665]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:491]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1334]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (6#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1334]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_1' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2223]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (7#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1541]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:755]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:969]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1023]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1051]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:1133]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (8#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:755]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3253]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (9#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (10#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:60]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3263]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_uart_axifull_0_3' declared at 'C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:5' bound to instance 'uart_axifull_0' of component 'design_1_uart_axifull_0_3' [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:3276]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_axifull_0_3' [C:/Users/mafassi/Desktop/new08/Microblaze5/.Xil/Vivado-16020-SIREN-801/realtime/design_1_uart_axifull_0_3_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 'design_1' (11#1) [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd:2375]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (12#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:111]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io2_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:118]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_io3_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:125]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'qspi_flash_ss_iobuf' of component 'IOBUF' [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (13#1) [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_in_context.xdc] for cell 'design_1_i/uart_axifull_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3_in_context.xdc] for cell 'design_1_i/uart_axifull_0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_0_rtsn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'UART_0_rxrdyn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'UART_0_txrdyn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'UART_0_ri'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'UART_0_out2n'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'UART_0_out1n'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'UART_0_dtrn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'UART_0_dsrn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'UART_0_ddis'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'UART_0_dcdn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'UART_0_ctsn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'UART_0_baudoutn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:28]
Finished Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/uart_axifull_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_1                  |         1|
|2     |design_1_auto_pc_0               |         1|
|3     |design_1_axi_quad_spi_0_0        |         1|
|4     |design_1_axi_uartlite_0_0        |         1|
|5     |design_1_clk_wiz_1_0             |         1|
|6     |design_1_mdm_1_0                 |         1|
|7     |design_1_microblaze_0_0          |         1|
|8     |design_1_microblaze_0_axi_intc_0 |         1|
|9     |design_1_rst_clk_wiz_1_100M_0    |         1|
|10    |design_1_uart_axifull_0_3        |         1|
|11    |design_1_dlmb_bram_if_cntlr_0    |         1|
|12    |design_1_dlmb_v10_0              |         1|
|13    |design_1_ilmb_bram_if_cntlr_0    |         1|
|14    |design_1_ilmb_v10_0              |         1|
|15    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_auto_pc_0_bbox               |     1|
|2     |design_1_axi_quad_spi_0_0_bbox        |     1|
|3     |design_1_axi_uartlite_0_0_bbox        |     1|
|4     |design_1_clk_wiz_1_0_bbox             |     1|
|5     |design_1_dlmb_bram_if_cntlr_0_bbox    |     1|
|6     |design_1_dlmb_v10_0_bbox              |     1|
|7     |design_1_ilmb_bram_if_cntlr_0_bbox    |     1|
|8     |design_1_ilmb_v10_0_bbox              |     1|
|9     |design_1_lmb_bram_0_bbox              |     1|
|10    |design_1_mdm_1_0_bbox                 |     1|
|11    |design_1_microblaze_0_0_bbox          |     1|
|12    |design_1_microblaze_0_axi_intc_0_bbox |     1|
|13    |design_1_rst_clk_wiz_1_100M_0_bbox    |     1|
|14    |design_1_uart_axifull_0_3_bbox        |     1|
|15    |design_1_xbar_1_bbox                  |     1|
|16    |IBUF                                  |     2|
|17    |IOBUF                                 |     5|
|18    |OBUF                                  |     3|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3385.680 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3.dcp' for cell 'design_1_i/uart_axifull_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_0_rtsn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_rxrdyn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_txrdyn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_ri'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_out2n'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_out1n'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_dtrn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_dsrn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_ddis'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_dcdn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_ctsn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_baudoutn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/mafassi/Desktop/new08/Microblaze5/SDK/blowbox_v19_bootloader/Debug/blowbox_v19_bootloader.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 33 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
design_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Jun 21 11:40:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Jun 21 11:40:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_uart_axifull_0_3/design_1_uart_axifull_0_3.dcp' for cell 'design_1_i/uart_axifull_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 3385.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART_0_rtsn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_rxrdyn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_txrdyn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_ri'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_out2n'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_out1n'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_dtrn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_dsrn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_ddis'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_dcdn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_ctsn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_0_baudoutn'. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/constrs_1/new/si21225.xdc]
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/mafassi/Desktop/new08/Microblaze5/SDK/blowbox_v19_bootloader/Debug/blowbox_v19_bootloader.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3407.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3407.383 ; gain = 21.703
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 3407.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 3447.789 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 3447.789 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/Users/mafassi/Desktop/new08/Microblaze5/SDK/blowbox_v19_bootloader/Debug/blowbox_v19_bootloader.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3447.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  SRLC16E => SRL16E: 1 instance 

open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Jun 21 11:55:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_doubleAXI.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_doubleAXI.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_doubleAXI.xsa
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property offset 0x76000000 [get_bd_addr_segs {microblaze_0/Data/SEG_uart_axifull_0_S01_AXI_mem}]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT2_JITTER {130.958}] [get_bd_cells clk_wiz_1]
endgroup
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3606.703 ; gain = 0.523
startgroup
set_property -dict [list CONFIG.c_baudrate {900000}] [get_bd_cells uart_axifull_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property -dict [list CONFIG.c_baudrate {115200}] [get_bd_cells uart_axifull_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3607.781 ; gain = 1.078
reset_run design_1_clk_wiz_1_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_dlmb_v10_0_synth_1
reset_run design_1_ilmb_v10_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
reset_run design_1_microblaze_0_axi_intc_0_synth_1
reset_run design_1_rst_clk_wiz_1_100M_0_synth_1
reset_run design_1_xbar_1_synth_1
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_uartlite_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_clk_wiz_1_0, cache-ID = 35cbccaf348e34f6; cache size = 164.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = 69db25d30f80d763; cache size = 164.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_bram_if_cntlr_0, cache-ID = 19acb853e4d3d963; cache size = 164.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = 69db25d30f80d763; cache size = 164.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = d7fd891989c8a4dc; cache size = 164.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_axi_intc_0, cache-ID = a7384a5d7ac9550e; cache size = 164.756 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_0, cache-ID = a67d9859309cb839; cache size = 164.756 MB.
[Wed Jun 21 14:02:01 2023] Launched design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_xbar_1_synth_1, design_1_axi_uartlite_0_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_xbar_1_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_xbar_1_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_auto_pc_0_synth_1/runme.log
[Wed Jun 21 14:02:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3608.078 ; gain = 0.297
launch_runs impl_1 -jobs 10
[Wed Jun 21 14:03:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Jun 21 14:07:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa
open_bd_design {C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 64K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
generate_target all [get_files  C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3639.723 ; gain = 7.422
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = ffd3a59f566a4ac6; cache size = 165.994 MB.
export_ip_user_files -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_lmb_bram_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 -jobs 10
[Wed Jun 21 14:39:40 2023] Launched design_1_lmb_bram_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1...
Run output will be captured here:
design_1_lmb_bram_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files -ipstatic_source_dir C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
[Wed Jun 21 14:41:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Jun 21 14:42:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Jun 21 14:45:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz.xsa
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz2.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz2.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART_100MHz2.xsa
set_property range 256K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 256K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out2] [get_bd_ports clk_out2_0]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {false} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.MMCM_CLKOUT1_DIVIDE {1} CONFIG.NUM_OUT_CLKS {1} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_1]
endgroup
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 4 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 3 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 0 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3697.504 ; gain = 14.289
reset_run design_1_lmb_bram_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_axi_uartlite_0_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
save_bd_design
Wrote  : <C:\Users\mafassi\Desktop\new08\Microblaze5\Microblaze5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_xbar_1' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_1_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
Exporting to file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_uartlite_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_dlmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_ilmb_v10_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_lmb_bram_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_microblaze_0_axi_intc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9219ef47b717ed60; cache size = 167.276 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_uartlite_0_0, cache-ID = 4cfe9e62b22b768f; cache size = 167.276 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_clk_wiz_1_100M_0, cache-ID = ae95c4b3037c0c82; cache size = 167.276 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_1, cache-ID = 7593dd93de14423f; cache size = 167.276 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = 7eb665eabceb2e20; cache size = 167.276 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_ilmb_v10_0, cache-ID = 7eb665eabceb2e20; cache size = 167.276 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_0, cache-ID = a79a71cad66518a3; cache size = 167.276 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_microblaze_0_axi_intc_0, cache-ID = b81b512949dd12ac; cache size = 167.276 MB.
[Wed Jun 21 15:10:25 2023] Launched design_1_lmb_bram_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_clk_wiz_1_0_synth_1...
Run output will be captured here:
design_1_lmb_bram_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_clk_wiz_1_0_synth_1: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/design_1_clk_wiz_1_0_synth_1/runme.log
[Wed Jun 21 15:10:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3697.504 ; gain = 0.000
launch_runs impl_1 -jobs 10
[Wed Jun 21 15:16:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Jun 21 15:20:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/mafassi/Desktop/new08/Microblaze5/Microblaze5.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART3.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART3.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/mafassi/Desktop/new08/Microblaze5/XSA_design_CustomUART3.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 15:44:10 2023...
