
ubuntu-preinstalled/rdma:     file format elf32-littlearm


Disassembly of section .init:

00001dbc <.init>:
    1dbc:	push	{r3, lr}
    1dc0:	bl	2684 <__assert_fail@plt+0x2c4>
    1dc4:	pop	{r3, pc}

Disassembly of section .plt:

00001dc8 <calloc@plt-0x14>:
    1dc8:	push	{lr}		; (str lr, [sp, #-4]!)
    1dcc:	ldr	lr, [pc, #4]	; 1dd8 <calloc@plt-0x4>
    1dd0:	add	lr, pc, lr
    1dd4:	ldr	pc, [lr, #8]!
    1dd8:	andeq	r0, r2, ip, lsl #31

00001ddc <calloc@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #32, 20	; 0x20000
    1de4:	ldr	pc, [ip, #3980]!	; 0xf8c

00001de8 <strstr@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #32, 20	; 0x20000
    1df0:	ldr	pc, [ip, #3972]!	; 0xf84

00001df4 <mnl_nlmsg_put_header@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #32, 20	; 0x20000
    1dfc:	ldr	pc, [ip, #3964]!	; 0xf7c

00001e00 <__getdelim@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #32, 20	; 0x20000
    1e08:	ldr	pc, [ip, #3956]!	; 0xf74

00001e0c <strcmp@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #32, 20	; 0x20000
    1e14:	ldr	pc, [ip, #3948]!	; 0xf6c

00001e18 <__cxa_finalize@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #32, 20	; 0x20000
    1e20:	ldr	pc, [ip, #3940]!	; 0xf64

00001e24 <strtol@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #32, 20	; 0x20000
    1e2c:	ldr	pc, [ip, #3932]!	; 0xf5c

00001e30 <basename@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #32, 20	; 0x20000
    1e38:	ldr	pc, [ip, #3924]!	; 0xf54

00001e3c <setsockopt@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #32, 20	; 0x20000
    1e44:	ldr	pc, [ip, #3916]!	; 0xf4c

00001e48 <strcspn@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #32, 20	; 0x20000
    1e50:	ldr	pc, [ip, #3908]!	; 0xf44

00001e54 <__isoc99_fscanf@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #32, 20	; 0x20000
    1e5c:	ldr	pc, [ip, #3900]!	; 0xf3c

00001e60 <fflush@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #32, 20	; 0x20000
    1e68:	ldr	pc, [ip, #3892]!	; 0xf34

00001e6c <if_indextoname@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #32, 20	; 0x20000
    1e74:	ldr	pc, [ip, #3884]!	; 0xf2c

00001e78 <getuid@plt>:
    1e78:	add	ip, pc, #0, 12
    1e7c:	add	ip, ip, #32, 20	; 0x20000
    1e80:	ldr	pc, [ip, #3876]!	; 0xf24

00001e84 <mnl_socket_sendto@plt>:
    1e84:	add	ip, pc, #0, 12
    1e88:	add	ip, ip, #32, 20	; 0x20000
    1e8c:	ldr	pc, [ip, #3868]!	; 0xf1c

00001e90 <strchrnul@plt>:
    1e90:	add	ip, pc, #0, 12
    1e94:	add	ip, ip, #32, 20	; 0x20000
    1e98:	ldr	pc, [ip, #3860]!	; 0xf14

00001e9c <free@plt>:
    1e9c:			; <UNDEFINED> instruction: 0xe7fd4778
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #32, 20	; 0x20000
    1ea8:	ldr	pc, [ip, #3848]!	; 0xf08

00001eac <fgets@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #32, 20	; 0x20000
    1eb4:	ldr	pc, [ip, #3840]!	; 0xf00

00001eb8 <ferror@plt>:
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #32, 20	; 0x20000
    1ec0:	ldr	pc, [ip, #3832]!	; 0xef8

00001ec4 <inet_pton@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #32, 20	; 0x20000
    1ecc:	ldr	pc, [ip, #3824]!	; 0xef0

00001ed0 <memcpy@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #32, 20	; 0x20000
    1ed8:	ldr	pc, [ip, #3816]!	; 0xee8

00001edc <time@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #32, 20	; 0x20000
    1ee4:	ldr	pc, [ip, #3808]!	; 0xee0

00001ee8 <sendmsg@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #32, 20	; 0x20000
    1ef0:	ldr	pc, [ip, #3800]!	; 0xed8

00001ef4 <ftell@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #32, 20	; 0x20000
    1efc:	ldr	pc, [ip, #3792]!	; 0xed0

00001f00 <memcmp@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #32, 20	; 0x20000
    1f08:	ldr	pc, [ip, #3784]!	; 0xec8

00001f0c <mnl_attr_parse@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #32, 20	; 0x20000
    1f14:	ldr	pc, [ip, #3776]!	; 0xec0

00001f18 <gethostbyaddr@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #32, 20	; 0x20000
    1f20:	ldr	pc, [ip, #3768]!	; 0xeb8

00001f24 <strdup@plt>:
    1f24:	add	ip, pc, #0, 12
    1f28:	add	ip, ip, #32, 20	; 0x20000
    1f2c:	ldr	pc, [ip, #3760]!	; 0xeb0

00001f30 <__stack_chk_fail@plt>:
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #32, 20	; 0x20000
    1f38:	ldr	pc, [ip, #3752]!	; 0xea8

00001f3c <mnl_attr_get_u64@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #32, 20	; 0x20000
    1f44:	ldr	pc, [ip, #3744]!	; 0xea0

00001f48 <mnl_attr_put_u32@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #32, 20	; 0x20000
    1f50:	ldr	pc, [ip, #3736]!	; 0xe98

00001f54 <sysconf@plt>:
    1f54:			; <UNDEFINED> instruction: 0xe7fd4778
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #32, 20	; 0x20000
    1f60:	ldr	pc, [ip, #3724]!	; 0xe8c

00001f64 <realloc@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #32, 20	; 0x20000
    1f6c:	ldr	pc, [ip, #3716]!	; 0xe84

00001f70 <mnl_socket_bind@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #32, 20	; 0x20000
    1f78:	ldr	pc, [ip, #3708]!	; 0xe7c

00001f7c <strcasecmp@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #32, 20	; 0x20000
    1f84:	ldr	pc, [ip, #3700]!	; 0xe74

00001f88 <geteuid@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #32, 20	; 0x20000
    1f90:	ldr	pc, [ip, #3692]!	; 0xe6c

00001f94 <perror@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #32, 20	; 0x20000
    1f9c:	ldr	pc, [ip, #3684]!	; 0xe64

00001fa0 <mnl_socket_open@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #32, 20	; 0x20000
    1fa8:	ldr	pc, [ip, #3676]!	; 0xe5c

00001fac <__memcpy_chk@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #32, 20	; 0x20000
    1fb4:	ldr	pc, [ip, #3668]!	; 0xe54

00001fb8 <sethostent@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #32, 20	; 0x20000
    1fc0:	ldr	pc, [ip, #3660]!	; 0xe4c

00001fc4 <fwrite@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #32, 20	; 0x20000
    1fcc:	ldr	pc, [ip, #3652]!	; 0xe44

00001fd0 <strcat@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #32, 20	; 0x20000
    1fd8:	ldr	pc, [ip, #3644]!	; 0xe3c

00001fdc <asctime@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #32, 20	; 0x20000
    1fe4:	ldr	pc, [ip, #3636]!	; 0xe34

00001fe8 <strtoll@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #32, 20	; 0x20000
    1ff0:	ldr	pc, [ip, #3628]!	; 0xe2c

00001ff4 <gettimeofday@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #32, 20	; 0x20000
    1ffc:	ldr	pc, [ip, #3620]!	; 0xe24

00002000 <fread@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #32, 20	; 0x20000
    2008:	ldr	pc, [ip, #3612]!	; 0xe1c

0000200c <cap_get_flag@plt>:
    200c:	add	ip, pc, #0, 12
    2010:	add	ip, ip, #32, 20	; 0x20000
    2014:	ldr	pc, [ip, #3604]!	; 0xe14

00002018 <open64@plt>:
    2018:	add	ip, pc, #0, 12
    201c:	add	ip, ip, #32, 20	; 0x20000
    2020:	ldr	pc, [ip, #3596]!	; 0xe0c

00002024 <__asprintf_chk@plt>:
    2024:	add	ip, pc, #0, 12
    2028:	add	ip, ip, #32, 20	; 0x20000
    202c:	ldr	pc, [ip, #3588]!	; 0xe04

00002030 <getenv@plt>:
    2030:	add	ip, pc, #0, 12
    2034:	add	ip, ip, #32, 20	; 0x20000
    2038:	ldr	pc, [ip, #3580]!	; 0xdfc

0000203c <mnl_attr_next@plt>:
    203c:	add	ip, pc, #0, 12
    2040:	add	ip, ip, #32, 20	; 0x20000
    2044:	ldr	pc, [ip, #3572]!	; 0xdf4

00002048 <cap_set_proc@plt>:
    2048:	add	ip, pc, #0, 12
    204c:	add	ip, ip, #32, 20	; 0x20000
    2050:	ldr	pc, [ip, #3564]!	; 0xdec

00002054 <malloc@plt>:
    2054:	add	ip, pc, #0, 12
    2058:	add	ip, ip, #32, 20	; 0x20000
    205c:	ldr	pc, [ip, #3556]!	; 0xde4

00002060 <__libc_start_main@plt>:
    2060:	add	ip, pc, #0, 12
    2064:	add	ip, ip, #32, 20	; 0x20000
    2068:	ldr	pc, [ip, #3548]!	; 0xddc

0000206c <strerror@plt>:
    206c:	add	ip, pc, #0, 12
    2070:	add	ip, ip, #32, 20	; 0x20000
    2074:	ldr	pc, [ip, #3540]!	; 0xdd4

00002078 <strftime@plt>:
    2078:	add	ip, pc, #0, 12
    207c:	add	ip, ip, #32, 20	; 0x20000
    2080:	ldr	pc, [ip, #3532]!	; 0xdcc

00002084 <__vfprintf_chk@plt>:
    2084:	add	ip, pc, #0, 12
    2088:	add	ip, ip, #32, 20	; 0x20000
    208c:	ldr	pc, [ip, #3524]!	; 0xdc4

00002090 <localtime@plt>:
    2090:	add	ip, pc, #0, 12
    2094:	add	ip, ip, #32, 20	; 0x20000
    2098:	ldr	pc, [ip, #3516]!	; 0xdbc

0000209c <__ctype_tolower_loc@plt>:
    209c:	add	ip, pc, #0, 12
    20a0:	add	ip, ip, #32, 20	; 0x20000
    20a4:	ldr	pc, [ip, #3508]!	; 0xdb4

000020a8 <__gmon_start__@plt>:
    20a8:	add	ip, pc, #0, 12
    20ac:	add	ip, ip, #32, 20	; 0x20000
    20b0:	ldr	pc, [ip, #3500]!	; 0xdac

000020b4 <freopen64@plt>:
    20b4:	add	ip, pc, #0, 12
    20b8:	add	ip, ip, #32, 20	; 0x20000
    20bc:	ldr	pc, [ip, #3492]!	; 0xda4

000020c0 <mnl_cb_run@plt>:
    20c0:	add	ip, pc, #0, 12
    20c4:	add	ip, ip, #32, 20	; 0x20000
    20c8:	ldr	pc, [ip, #3484]!	; 0xd9c

000020cc <getopt_long@plt>:
    20cc:	add	ip, pc, #0, 12
    20d0:	add	ip, ip, #32, 20	; 0x20000
    20d4:	ldr	pc, [ip, #3476]!	; 0xd94

000020d8 <__ctype_b_loc@plt>:
    20d8:	add	ip, pc, #0, 12
    20dc:	add	ip, ip, #32, 20	; 0x20000
    20e0:	ldr	pc, [ip, #3468]!	; 0xd8c

000020e4 <exit@plt>:
    20e4:	add	ip, pc, #0, 12
    20e8:	add	ip, ip, #32, 20	; 0x20000
    20ec:	ldr	pc, [ip, #3460]!	; 0xd84

000020f0 <feof@plt>:
    20f0:	add	ip, pc, #0, 12
    20f4:	add	ip, ip, #32, 20	; 0x20000
    20f8:	ldr	pc, [ip, #3452]!	; 0xd7c

000020fc <strtoul@plt>:
    20fc:	add	ip, pc, #0, 12
    2100:	add	ip, ip, #32, 20	; 0x20000
    2104:	ldr	pc, [ip, #3444]!	; 0xd74

00002108 <strlen@plt>:
    2108:	add	ip, pc, #0, 12
    210c:	add	ip, ip, #32, 20	; 0x20000
    2110:	ldr	pc, [ip, #3436]!	; 0xd6c

00002114 <mnl_attr_put_u8@plt>:
    2114:	add	ip, pc, #0, 12
    2118:	add	ip, ip, #32, 20	; 0x20000
    211c:	ldr	pc, [ip, #3428]!	; 0xd64

00002120 <strchr@plt>:
    2120:	add	ip, pc, #0, 12
    2124:	add	ip, ip, #32, 20	; 0x20000
    2128:	ldr	pc, [ip, #3420]!	; 0xd5c

0000212c <mnl_socket_get_portid@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #32, 20	; 0x20000
    2134:	ldr	pc, [ip, #3412]!	; 0xd54

00002138 <__errno_location@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #32, 20	; 0x20000
    2140:	ldr	pc, [ip, #3404]!	; 0xd4c

00002144 <cap_get_proc@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #32, 20	; 0x20000
    214c:	ldr	pc, [ip, #3396]!	; 0xd44

00002150 <__strcat_chk@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #32, 20	; 0x20000
    2158:	ldr	pc, [ip, #3388]!	; 0xd3c

0000215c <__sprintf_chk@plt>:
    215c:	add	ip, pc, #0, 12
    2160:	add	ip, ip, #32, 20	; 0x20000
    2164:	ldr	pc, [ip, #3380]!	; 0xd34

00002168 <snprintf@plt>:
    2168:	add	ip, pc, #0, 12
    216c:	add	ip, ip, #32, 20	; 0x20000
    2170:	ldr	pc, [ip, #3372]!	; 0xd2c

00002174 <__isoc99_sscanf@plt>:
    2174:	add	ip, pc, #0, 12
    2178:	add	ip, ip, #32, 20	; 0x20000
    217c:	ldr	pc, [ip, #3364]!	; 0xd24

00002180 <bind@plt>:
    2180:	add	ip, pc, #0, 12
    2184:	add	ip, ip, #32, 20	; 0x20000
    2188:	ldr	pc, [ip, #3356]!	; 0xd1c

0000218c <memset@plt>:
    218c:	add	ip, pc, #0, 12
    2190:	add	ip, ip, #32, 20	; 0x20000
    2194:	ldr	pc, [ip, #3348]!	; 0xd14

00002198 <putchar@plt>:
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #32, 20	; 0x20000
    21a0:	ldr	pc, [ip, #3340]!	; 0xd0c

000021a4 <strncpy@plt>:
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #32, 20	; 0x20000
    21ac:	ldr	pc, [ip, #3332]!	; 0xd04

000021b0 <strtoull@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #32, 20	; 0x20000
    21b8:	ldr	pc, [ip, #3324]!	; 0xcfc

000021bc <mnl_attr_validate@plt>:
    21bc:	add	ip, pc, #0, 12
    21c0:	add	ip, ip, #32, 20	; 0x20000
    21c4:	ldr	pc, [ip, #3316]!	; 0xcf4

000021c8 <__printf_chk@plt>:
    21c8:			; <UNDEFINED> instruction: 0xe7fd4778
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #32, 20	; 0x20000
    21d4:	ldr	pc, [ip, #3304]!	; 0xce8

000021d8 <strtod@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #32, 20	; 0x20000
    21e0:	ldr	pc, [ip, #3296]!	; 0xce0

000021e4 <fileno@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #32, 20	; 0x20000
    21ec:	ldr	pc, [ip, #3288]!	; 0xcd8

000021f0 <__fprintf_chk@plt>:
    21f0:	add	ip, pc, #0, 12
    21f4:	add	ip, ip, #32, 20	; 0x20000
    21f8:	ldr	pc, [ip, #3280]!	; 0xcd0

000021fc <mnl_attr_get_str@plt>:
    21fc:	add	ip, pc, #0, 12
    2200:	add	ip, ip, #32, 20	; 0x20000
    2204:	ldr	pc, [ip, #3272]!	; 0xcc8

00002208 <mnl_attr_type_valid@plt>:
    2208:	add	ip, pc, #0, 12
    220c:	add	ip, ip, #32, 20	; 0x20000
    2210:	ldr	pc, [ip, #3264]!	; 0xcc0

00002214 <fclose@plt>:
    2214:	add	ip, pc, #0, 12
    2218:	add	ip, ip, #32, 20	; 0x20000
    221c:	ldr	pc, [ip, #3256]!	; 0xcb8

00002220 <mnl_attr_get_type@plt>:
    2220:	add	ip, pc, #0, 12
    2224:	add	ip, ip, #32, 20	; 0x20000
    2228:	ldr	pc, [ip, #3248]!	; 0xcb0

0000222c <mnl_nlmsg_get_payload_len@plt>:
    222c:	add	ip, pc, #0, 12
    2230:	add	ip, ip, #32, 20	; 0x20000
    2234:	ldr	pc, [ip, #3240]!	; 0xca8

00002238 <__fread_chk@plt>:
    2238:	add	ip, pc, #0, 12
    223c:	add	ip, ip, #32, 20	; 0x20000
    2240:	ldr	pc, [ip, #3232]!	; 0xca0

00002244 <strtok@plt>:
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #32, 20	; 0x20000
    224c:	ldr	pc, [ip, #3224]!	; 0xc98

00002250 <mnl_attr_get_payload@plt>:
    2250:	add	ip, pc, #0, 12
    2254:	add	ip, ip, #32, 20	; 0x20000
    2258:	ldr	pc, [ip, #3216]!	; 0xc90

0000225c <mnl_attr_parse_nested@plt>:
    225c:	add	ip, pc, #0, 12
    2260:	add	ip, ip, #32, 20	; 0x20000
    2264:	ldr	pc, [ip, #3208]!	; 0xc88

00002268 <mnl_socket_recvfrom@plt>:
    2268:	add	ip, pc, #0, 12
    226c:	add	ip, ip, #32, 20	; 0x20000
    2270:	ldr	pc, [ip, #3200]!	; 0xc80

00002274 <strrchr@plt>:
    2274:	add	ip, pc, #0, 12
    2278:	add	ip, ip, #32, 20	; 0x20000
    227c:	ldr	pc, [ip, #3192]!	; 0xc78

00002280 <mnl_socket_close@plt>:
    2280:	add	ip, pc, #0, 12
    2284:	add	ip, ip, #32, 20	; 0x20000
    2288:	ldr	pc, [ip, #3184]!	; 0xc70

0000228c <cap_clear@plt>:
    228c:	add	ip, pc, #0, 12
    2290:	add	ip, ip, #32, 20	; 0x20000
    2294:	ldr	pc, [ip, #3176]!	; 0xc68

00002298 <fputc@plt>:
    2298:			; <UNDEFINED> instruction: 0xe7fd4778
    229c:	add	ip, pc, #0, 12
    22a0:	add	ip, ip, #32, 20	; 0x20000
    22a4:	ldr	pc, [ip, #3164]!	; 0xc5c

000022a8 <mnl_nlmsg_get_payload@plt>:
    22a8:	add	ip, pc, #0, 12
    22ac:	add	ip, ip, #32, 20	; 0x20000
    22b0:	ldr	pc, [ip, #3156]!	; 0xc54

000022b4 <cap_free@plt>:
    22b4:	add	ip, pc, #0, 12
    22b8:	add	ip, ip, #32, 20	; 0x20000
    22bc:	ldr	pc, [ip, #3148]!	; 0xc4c

000022c0 <mnl_attr_get_u32@plt>:
    22c0:	add	ip, pc, #0, 12
    22c4:	add	ip, ip, #32, 20	; 0x20000
    22c8:	ldr	pc, [ip, #3140]!	; 0xc44

000022cc <putc@plt>:
    22cc:			; <UNDEFINED> instruction: 0xe7fd4778
    22d0:	add	ip, pc, #0, 12
    22d4:	add	ip, ip, #32, 20	; 0x20000
    22d8:	ldr	pc, [ip, #3128]!	; 0xc38

000022dc <getsockname@plt>:
    22dc:	add	ip, pc, #0, 12
    22e0:	add	ip, ip, #32, 20	; 0x20000
    22e4:	ldr	pc, [ip, #3120]!	; 0xc30

000022e8 <recvmsg@plt>:
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #32, 20	; 0x20000
    22f0:	ldr	pc, [ip, #3112]!	; 0xc28

000022f4 <fopen64@plt>:
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #32, 20	; 0x20000
    22fc:	ldr	pc, [ip, #3104]!	; 0xc20

00002300 <inet_ntop@plt>:
    2300:			; <UNDEFINED> instruction: 0xe7fd4778
    2304:	add	ip, pc, #0, 12
    2308:	add	ip, ip, #32, 20	; 0x20000
    230c:	ldr	pc, [ip, #3092]!	; 0xc14

00002310 <socket@plt>:
    2310:	add	ip, pc, #0, 12
    2314:	add	ip, ip, #32, 20	; 0x20000
    2318:	ldr	pc, [ip, #3084]!	; 0xc0c

0000231c <mnl_attr_ok@plt>:
    231c:	add	ip, pc, #0, 12
    2320:	add	ip, ip, #32, 20	; 0x20000
    2324:	ldr	pc, [ip, #3076]!	; 0xc04

00002328 <mnl_attr_get_u8@plt>:
    2328:	add	ip, pc, #0, 12
    232c:	add	ip, ip, #32, 20	; 0x20000
    2330:	ldr	pc, [ip, #3068]!	; 0xbfc

00002334 <if_nametoindex@plt>:
    2334:	add	ip, pc, #0, 12
    2338:	add	ip, ip, #32, 20	; 0x20000
    233c:	ldr	pc, [ip, #3060]!	; 0xbf4

00002340 <isatty@plt>:
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #32, 20	; 0x20000
    2348:	ldr	pc, [ip, #3052]!	; 0xbec

0000234c <strncmp@plt>:
    234c:			; <UNDEFINED> instruction: 0xe7fd4778
    2350:	add	ip, pc, #0, 12
    2354:	add	ip, ip, #32, 20	; 0x20000
    2358:	ldr	pc, [ip, #3040]!	; 0xbe0

0000235c <abort@plt>:
    235c:	add	ip, pc, #0, 12
    2360:	add	ip, ip, #32, 20	; 0x20000
    2364:	ldr	pc, [ip, #3032]!	; 0xbd8

00002368 <mnl_attr_get_payload_len@plt>:
    2368:	add	ip, pc, #0, 12
    236c:	add	ip, ip, #32, 20	; 0x20000
    2370:	ldr	pc, [ip, #3024]!	; 0xbd0

00002374 <recv@plt>:
    2374:	add	ip, pc, #0, 12
    2378:	add	ip, ip, #32, 20	; 0x20000
    237c:	ldr	pc, [ip, #3016]!	; 0xbc8

00002380 <close@plt>:
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #32, 20	; 0x20000
    2388:	ldr	pc, [ip, #3008]!	; 0xbc0

0000238c <send@plt>:
    238c:			; <UNDEFINED> instruction: 0xe7fd4778
    2390:	add	ip, pc, #0, 12
    2394:	add	ip, ip, #32, 20	; 0x20000
    2398:	ldr	pc, [ip, #2996]!	; 0xbb4

0000239c <mnl_attr_put_strz@plt>:
    239c:	add	ip, pc, #0, 12
    23a0:	add	ip, ip, #32, 20	; 0x20000
    23a4:	ldr	pc, [ip, #2988]!	; 0xbac

000023a8 <__snprintf_chk@plt>:
    23a8:	add	ip, pc, #0, 12
    23ac:	add	ip, ip, #32, 20	; 0x20000
    23b0:	ldr	pc, [ip, #2980]!	; 0xba4

000023b4 <strspn@plt>:
    23b4:	add	ip, pc, #0, 12
    23b8:	add	ip, ip, #32, 20	; 0x20000
    23bc:	ldr	pc, [ip, #2972]!	; 0xb9c

000023c0 <__assert_fail@plt>:
    23c0:	add	ip, pc, #0, 12
    23c4:	add	ip, ip, #32, 20	; 0x20000
    23c8:	ldr	pc, [ip, #2964]!	; 0xb94

Disassembly of section .text:

000023d0 <.text>:
    23d0:	svcmi	0x00f0e92d
    23d4:	stcmi	0, cr11, [r6], {159}	; 0x9f
    23d8:	bleq	a3e814 <__assert_fail@plt+0xa3c454>
    23dc:	subcs	r4, ip, #136192	; 0x21400
    23e0:			; <UNDEFINED> instruction: 0x460d447c
    23e4:	tstcs	r0, r6, lsl #12
    23e8:	ldrbmi	r5, [r8], -r3, ror #17
    23ec:	andhi	pc, r8, #14614528	; 0xdf0000
    23f0:	ldmdavs	fp, {sl, sp}
    23f4:			; <UNDEFINED> instruction: 0xf04f931d
    23f8:			; <UNDEFINED> instruction: 0xf7ff0300
    23fc:	stmdavs	r8!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    2400:			; <UNDEFINED> instruction: 0xf7ff46a1
    2404:	blmi	1f7d864 <__assert_fail@plt+0x1f7b4a4>
    2408:			; <UNDEFINED> instruction: 0x46a24a7d
    240c:	ldrbtmi	r4, [r8], #1147	; 0x47b
    2410:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2414:	strls	r4, [r7], #-1029	; 0xfffffbfb
    2418:	strtmi	r4, [r9], -r7, lsl #12
    241c:			; <UNDEFINED> instruction: 0xf8cd4630
    2420:	stmib	sp, {sp, pc}^
    2424:			; <UNDEFINED> instruction: 0xf7ff2303
    2428:	ldmib	sp, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
    242c:	stmdacs	r0, {r0, r1, r8, r9, sp}
    2430:	addhi	pc, r3, r0, asr #5
    2434:	ldmdacs	r6!, {r1, r3, r4, r5, fp, ip, sp}
    2438:	ldm	pc, {r0, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    243c:	ldrbvs	pc, [r5], #-0	; <UNPREDICTABLE>
    2440:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2444:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2448:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    244c:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2450:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2454:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2458:	strbvs	r6, [fp], #-1124	; 0xfffffb9c
    245c:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2460:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2464:	strbvs	r6, [r5], #-1124	; 0xfffffb9c
    2468:	ldrvs	r6, [pc], #-1087	; 2470 <__assert_fail@plt+0xb0>
    246c:	ldrvs	r6, [ip], #-1063	; 0xfffffbd9
    2470:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    2474:			; <UNDEFINED> instruction: 0xf04f0021
    2478:	strb	r0, [lr, r1, lsl #18]
    247c:	strb	r2, [ip, r1, lsl #8]
    2480:	andcs	r4, r1, r0, ror #18
    2484:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    2488:	strb	r6, [r6, r8]
    248c:			; <UNDEFINED> instruction: 0x463b485e
    2490:	tstcs	r1, lr, asr sl
    2494:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2498:	smlsdxls	r0, sl, r4, r4
    249c:			; <UNDEFINED> instruction: 0xf7ff6800
    24a0:	andcs	lr, r0, r8, lsr #29
    24a4:	blmi	14d4e14 <__assert_fail@plt+0x14d2a54>
    24a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24ac:	blls	75c51c <__assert_fail@plt+0x75a15c>
    24b0:			; <UNDEFINED> instruction: 0xf040405a
    24b4:	mulslt	pc, sl, r0	; <UNPREDICTABLE>
    24b8:	svchi	0x00f0e8bd
    24bc:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
    24c0:	stmdbls	r5, {r3, r4, r5, ip, lr, pc}
    24c4:	str	r9, [r8, r7, lsl #2]!
    24c8:			; <UNDEFINED> instruction: 0xf8584952
    24cc:	stmdavs	r9, {r0, ip}
    24d0:	str	r9, [r2, r6, lsl #2]!
    24d4:			; <UNDEFINED> instruction: 0x463a4b50
    24d8:	andcs	r4, r1, r0, asr r9
    24dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    24e0:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
    24e4:	ldrb	r2, [sp, r0]
    24e8:	tstcs	r1, sp, asr #16
    24ec:	bmi	1395228 <__assert_fail@plt+0x1392e68>
    24f0:	andmi	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    24f4:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    24f8:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
    24fc:			; <UNDEFINED> instruction: 0xf7ff6800
    2500:	andcs	lr, r1, r8, ror lr
    2504:	blmi	11fc444 <__assert_fail@plt+0x11fa084>
    2508:	stmdami	r8, {r4, r9, sp}^
    250c:			; <UNDEFINED> instruction: 0xf8582101
    2510:	ldrbtmi	r3, [r8], #-3
    2514:			; <UNDEFINED> instruction: 0xf7ff681b
    2518:	ldmdami	fp!, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    251c:	ldrtmi	r4, [fp], -r4, asr #20
    2520:			; <UNDEFINED> instruction: 0xf8582101
    2524:	ldrbtmi	r0, [sl], #-0
    2528:	stmdavs	r0, {r8, r9, sl, ip, pc}
    252c:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2530:	ldr	r2, [r7, r1]!
    2534:	tstls	r5, r1, lsl #2
    2538:	stmdbls	r5, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    253c:	bmi	f4a5bc <__assert_fail@plt+0xf481fc>
    2540:			; <UNDEFINED> instruction: 0xf8584b30
    2544:			; <UNDEFINED> instruction: 0xf88d2002
    2548:	stmdbls	r7, {r2, r4, r5, ip}
    254c:	subsls	pc, r8, sp, asr #17
    2550:	ldrdls	pc, [r0], -r2
    2554:	eorsne	pc, r5, sp, lsl #17
    2558:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    255c:	ldmdavs	sl, {r2, r3, r8, r9, sl, ip, pc}
    2560:	stmib	sp, {r1, r2, r3, r8, r9, fp, sp, pc}^
    2564:	blge	64f1a4 <__assert_fail@plt+0x64cde4>
    2568:	tstcc	r9, #3358720	; 0x334000
    256c:			; <UNDEFINED> instruction: 0xf7ff9217
    2570:			; <UNDEFINED> instruction: 0xf5b0ecf4
    2574:	blle	ada17c <__assert_fail@plt+0xad7dbc>
    2578:	andpl	pc, r0, pc, asr #8
    257c:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    2580:	streq	pc, [fp, -pc, rrx]
    2584:	mvnlt	r9, r4, lsl r0
    2588:	vpmax.s8	d26, d0, d9
    258c:	tstcs	r1, r5, lsl #6
    2590:			; <UNDEFINED> instruction: 0xf0004658
    2594:	ldrbmi	pc, [r8], -sp, asr #27	; <UNPREDICTABLE>
    2598:	ldc2l	0, cr15, [lr]
    259c:	stmiblt	r0, {r0, r1, r2, r9, sl, lr}
    25a0:	ldrbmi	r4, [sl], -r5, lsr #18
    25a4:	ldrbmi	r9, [r8], -r9, lsl #22
    25a8:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    25ac:	cdp2	0, 1, cr15, cr12, cr0, {0}
    25b0:	ldmdblt	r0!, {r0, r1, r2, r9, sl, lr}
    25b4:	cmnlt	r9, r6, lsl #18
    25b8:	ldrbmi	r4, [r8], -r2, lsr #12
    25bc:			; <UNDEFINED> instruction: 0xf958f000
    25c0:	ldrbmi	r4, [r8], -r7, lsl #12
    25c4:	ldc2l	0, cr15, [lr]
    25c8:	svclt	0x00181e38
    25cc:	strb	r2, [r9, -r1]!
    25d0:			; <UNDEFINED> instruction: 0xf7ff201e
    25d4:	ldrb	lr, [r1, r2, asr #25]
    25d8:	addeq	lr, r9, #5120	; 0x1400
    25dc:	smlatbeq	r9, r6, fp, lr
    25e0:			; <UNDEFINED> instruction: 0xf0004658
    25e4:	strmi	pc, [r7], -fp, asr #17
    25e8:			; <UNDEFINED> instruction: 0xf7ffe7eb
    25ec:	svclt	0x0000eca2
    25f0:	andeq	r0, r2, r0, lsl #19
    25f4:	andeq	r0, r0, r4, lsl r2
    25f8:	andeq	r0, r2, r2, asr r9
    25fc:	andeq	pc, r1, r4, lsl #7
    2600:	andeq	ip, r0, r8, asr #4
    2604:	andeq	r0, r0, r0, lsl #5
    2608:	andeq	r0, r0, r0, ror r2
    260c:	andeq	ip, r0, r4, lsl r0
    2610:			; <UNDEFINED> instruction: 0x000208b8
    2614:	muleq	r0, r4, r2
    2618:			; <UNDEFINED> instruction: 0x0000c1b8
    261c:	andeq	ip, r0, r6, lsr #2
    2620:	andeq	r0, r0, r8, lsr #4
    2624:	andeq	r0, r0, ip, lsr #4
    2628:	andeq	ip, r0, r8, lsr #2
    262c:	andeq	ip, r0, r2, lsr r1
    2630:	andeq	fp, r0, r6, lsl #31
    2634:	andeq	r0, r0, r0, lsr #4
    2638:	strdeq	r0, [r0], -ip
    263c:	bleq	3e780 <__assert_fail@plt+0x3c3c0>
    2640:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2644:	strbtmi	fp, [sl], -r2, lsl #24
    2648:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    264c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2650:	ldrmi	sl, [sl], #776	; 0x308
    2654:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2658:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    265c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2660:			; <UNDEFINED> instruction: 0xf85a4b06
    2664:	stmdami	r6, {r0, r1, ip, sp}
    2668:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    266c:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    2670:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
    2674:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    2678:	andeq	r0, r0, r0, lsl #4
    267c:	andeq	r0, r0, r0, ror #4
    2680:	andeq	r0, r0, r4, ror r2
    2684:	ldr	r3, [pc, #20]	; 26a0 <__assert_fail@plt+0x2e0>
    2688:	ldr	r2, [pc, #20]	; 26a4 <__assert_fail@plt+0x2e4>
    268c:	add	r3, pc, r3
    2690:	ldr	r2, [r3, r2]
    2694:	cmp	r2, #0
    2698:	bxeq	lr
    269c:	b	20a8 <__gmon_start__@plt>
    26a0:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    26a4:	andeq	r0, r0, r4, asr #4
    26a8:	blmi	1d46c8 <__assert_fail@plt+0x1d2308>
    26ac:	bmi	1d3894 <__assert_fail@plt+0x1d14d4>
    26b0:	addmi	r4, r3, #2063597568	; 0x7b000000
    26b4:	andle	r4, r3, sl, ror r4
    26b8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26bc:	ldrmi	fp, [r8, -r3, lsl #2]
    26c0:	svclt	0x00004770
    26c4:	andeq	r0, r2, r0, ror #18
    26c8:	andeq	r0, r2, ip, asr r9
    26cc:	andeq	r0, r2, ip, lsr #13
    26d0:	andeq	r0, r0, r8, lsl #4
    26d4:	stmdbmi	r9, {r3, fp, lr}
    26d8:	bmi	2538c0 <__assert_fail@plt+0x251500>
    26dc:	bne	2538c8 <__assert_fail@plt+0x251508>
    26e0:	svceq	0x00cb447a
    26e4:			; <UNDEFINED> instruction: 0x01a1eb03
    26e8:	andle	r1, r3, r9, asr #32
    26ec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26f0:	ldrmi	fp, [r8, -r3, lsl #2]
    26f4:	svclt	0x00004770
    26f8:	andeq	r0, r2, r4, lsr r9
    26fc:	andeq	r0, r2, r0, lsr r9
    2700:	andeq	r0, r2, r0, lsl #13
    2704:	muleq	r0, r0, r2
    2708:	blmi	2afb30 <__assert_fail@plt+0x2ad770>
    270c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2710:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2714:	blmi	270cc8 <__assert_fail@plt+0x26e908>
    2718:	ldrdlt	r5, [r3, -r3]!
    271c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2720:			; <UNDEFINED> instruction: 0xf7ff6818
    2724:			; <UNDEFINED> instruction: 0xf7ffeb7a
    2728:	blmi	1c262c <__assert_fail@plt+0x1c026c>
    272c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2730:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2734:	strdeq	r0, [r2], -lr
    2738:	andeq	r0, r2, r0, asr r6
    273c:	andeq	r0, r0, r4, lsl #4
    2740:	andeq	r0, r2, r2, ror #17
    2744:	ldrdeq	r0, [r2], -lr
    2748:	svclt	0x0000e7c4
    274c:	tstcs	r1, r8, lsl #20
    2750:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    2754:	addlt	r4, r2, r7, lsl #24
    2758:	ldrmi	r6, [r0], -r3, lsl #17
    275c:	stmdbpl	r0, {r1, r2, r9, fp, lr}
    2760:	movwls	r4, #1146	; 0x47a
    2764:			; <UNDEFINED> instruction: 0xf7ff6800
    2768:	andcs	lr, r0, r4, asr #26
    276c:	ldclt	0, cr11, [r0, #-8]
    2770:	andeq	r0, r2, lr, lsl #12
    2774:	andeq	r0, r0, r0, ror r2
    2778:	andeq	fp, r0, ip, asr #26
    277c:	mvnsmi	lr, sp, lsr #18
    2780:	ssatmi	r4, #17, r6, lsl #12
    2784:	blmi	a96030 <__assert_fail@plt+0xa93c70>
    2788:	ldrbtmi	fp, [lr], #-146	; 0xffffff6e
    278c:	strmi	sl, [r4], -r1, lsl #26
    2790:	ldmpl	r3!, {r0, r1, r2, r3, r9, sl, lr}^
    2794:	subcs	r4, r0, #40, 12	; 0x2800000
    2798:	ldmdavs	fp, {r8, sp}
    279c:			; <UNDEFINED> instruction: 0xf04f9311
    27a0:			; <UNDEFINED> instruction: 0xf7ff0300
    27a4:	blmi	8fdb7c <__assert_fail@plt+0x8fb7bc>
    27a8:	bmi	8d4054 <__assert_fail@plt+0x8d1c94>
    27ac:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    27b0:			; <UNDEFINED> instruction: 0xf8df4d22
    27b4:			; <UNDEFINED> instruction: 0xf8dfe08c
    27b8:	ldrbtmi	ip, [sp], #-140	; 0xffffff74
    27bc:	strls	r4, [r2, #-1278]	; 0xfffffb02
    27c0:	str	lr, [r3, #-2509]	; 0xfffff633
    27c4:			; <UNDEFINED> instruction: 0xf8cd44fc
    27c8:	ldmpl	sl, {r2, r4, lr, pc}
    27cc:			; <UNDEFINED> instruction: 0x46164d1e
    27d0:	ldrbtmi	r4, [sp], #-2590	; 0xfffff5e2
    27d4:	strvs	lr, [r6, #-2509]	; 0xfffff633
    27d8:	ldmpl	sl, {r0, r2, r3, r4, r8, sl, fp, lr}
    27dc:			; <UNDEFINED> instruction: 0x4616447d
    27e0:	stmib	sp, {r2, r3, r4, r9, fp, lr}^
    27e4:	cfldr32mi	mvfx6, [ip, #-32]	; 0xffffffe0
    27e8:	ldrbtmi	r5, [sp], #-2202	; 0xfffff766
    27ec:	bmi	6d404c <__assert_fail@plt+0x6d1c8c>
    27f0:	strvs	lr, [sl, #-2509]	; 0xfffff633
    27f4:	ldmpl	sl, {r1, r3, r4, r8, sl, fp, lr}
    27f8:			; <UNDEFINED> instruction: 0x4616447d
    27fc:	stmib	sp, {r0, r3, r4, r9, fp, lr}^
    2800:	ldmpl	fp, {r2, r3, r8, sl, sp, lr}
    2804:	stmib	r4, {r3, r4, r9, fp, lr}^
    2808:	ldrbtmi	r7, [sl], #-2048	; 0xfffff800
    280c:			; <UNDEFINED> instruction: 0xf000930e
    2810:	bmi	5c193c <__assert_fail@plt+0x5bf57c>
    2814:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    2818:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    281c:	subsmi	r9, sl, r1, lsl fp
    2820:	andslt	sp, r2, r2, lsl #2
    2824:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2828:	bl	fe0c082c <__assert_fail@plt+0xfe0be46c>
    282c:	ldrdeq	r0, [r2], -r6
    2830:	andeq	r0, r0, r4, lsl r2
    2834:			; <UNDEFINED> instruction: 0x000205b2
    2838:	andeq	r0, r0, r8, ror #4
    283c:			; <UNDEFINED> instruction: 0xffffff8f
    2840:	ldrdeq	fp, [r0], -r4
    2844:	ldrdeq	fp, [r0], -r4
    2848:	andeq	lr, r0, lr
    284c:	andeq	r0, r0, r8, lsr r2
    2850:	andeq	fp, r0, r0, asr #27
    2854:	andeq	r0, r0, ip, lsl #4
    2858:			; <UNDEFINED> instruction: 0x0000bdbe
    285c:	andeq	r0, r0, ip, lsr r2
    2860:			; <UNDEFINED> instruction: 0x0000bdb8
    2864:	muleq	r0, r8, r2
    2868:			; <UNDEFINED> instruction: 0x0000bdb2
    286c:	andeq	r0, r2, sl, asr #10
    2870:	svcmi	0x00f0e92d
    2874:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    2878:	strmi	r8, [sl], r2, lsl #22
    287c:			; <UNDEFINED> instruction: 0xf8df4b45
    2880:			; <UNDEFINED> instruction: 0xf6adb118
    2884:	ldrbtmi	r0, [fp], #3372	; 0xd2c
    2888:	svcge	0x0008ac07
    288c:	bmi	10e70a4 <__assert_fail@plt+0x10e4ce4>
    2890:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2894:			; <UNDEFINED> instruction: 0xf8cd681b
    2898:			; <UNDEFINED> instruction: 0xf04f3824
    289c:	movwcs	r0, #768	; 0x300
    28a0:	eorsvs	r6, fp, r3, lsr #32
    28a4:	stmdavc	fp, {r0, r3, r5, r8, r9, ip, sp, pc}
    28a8:	andsle	r2, pc, sp, lsr #22
    28ac:			; <UNDEFINED> instruction: 0x46504b3c
    28b0:			; <UNDEFINED> instruction: 0xf85b493c
    28b4:	ldrbtmi	r8, [r9], #-3
    28b8:	ldrdcs	pc, [r0], -r8
    28bc:	bl	ffec08c0 <__assert_fail@plt+0xffebe500>
    28c0:	blmi	e71008 <__assert_fail@plt+0xe6ec48>
    28c4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    28c8:			; <UNDEFINED> instruction: 0xf7ff681d
    28cc:			; <UNDEFINED> instruction: 0x4604ec36
    28d0:			; <UNDEFINED> instruction: 0xf7ff6800
    28d4:	ldrbmi	lr, [r3], -ip, asr #23
    28d8:	strmi	r2, [r2], -r1, lsl #2
    28dc:	bmi	ce70e4 <__assert_fail@plt+0xce4d24>
    28e0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    28e4:	stc	7, cr15, [r4], {255}	; 0xff
    28e8:	sub	r6, r1, r5, lsr #16
    28ec:	blcs	20a20 <__assert_fail@plt+0x1e660>
    28f0:	blmi	af7068 <__assert_fail@plt+0xaf4ca8>
    28f4:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    28f8:	andcs	r4, r0, #46080	; 0xb400
    28fc:	vmlage.f16	s8, s18, s27	; <UNPREDICTABLE>
    2900:	ldrbtmi	r4, [r9], #-1557	; 0xfffff9eb
    2904:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2908:	bne	43e130 <__assert_fail@plt+0x43bd70>
    290c:	andsvs	r9, sl, r5, lsl #6
    2910:	ldrdcs	pc, [r0], -r8
    2914:			; <UNDEFINED> instruction: 0x46204639
    2918:	blx	bbe93e <__assert_fail@plt+0xbbc57e>
    291c:	eorle	r3, r4, r1
    2920:	vst2.8	{d22-d23}, [pc :128], r0
    2924:	ldrtmi	r7, [r1], -r0, lsl #4
    2928:	blx	ff5be94e <__assert_fail@plt+0xff5bc58e>
    292c:	rscle	r2, pc, r0, lsl #16
    2930:	ldrtmi	r4, [r2], -r1, lsl #12
    2934:			; <UNDEFINED> instruction: 0xf7ff4648
    2938:	strmi	pc, [r5], -r1, lsr #30
    293c:	rscle	r2, r7, r0, lsl #16
    2940:	ldrbmi	r9, [r3], -r5, lsl #20
    2944:	tstcs	r1, r8, lsl r8
    2948:	andls	r6, r3, #1179648	; 0x120000
    294c:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
    2950:	bcs	43e1b8 <__assert_fail@plt+0x43bdf8>
    2954:	stmdals	r3, {r1, ip, pc}
    2958:	stmdals	r2, {ip, pc}
    295c:	andls	r6, r2, r0, lsl #16
    2960:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    2964:	blcs	2957c <__assert_fail@plt+0x271bc>
    2968:	stmdavs	r0!, {r1, r4, r6, r7, r8, ip, lr, pc}
    296c:	b	fe640970 <__assert_fail@plt+0xfe63e5b0>
    2970:	blmi	2151bc <__assert_fail@plt+0x212dfc>
    2974:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2978:			; <UNDEFINED> instruction: 0xf8dd681a
    297c:	subsmi	r3, sl, r4, lsr #16
    2980:	strtmi	sp, [r8], -r6, lsl #2
    2984:	stceq	6, cr15, [ip, #-52]!	; 0xffffffcc
    2988:	blhi	bdc84 <__assert_fail@plt+0xbb8c4>
    298c:	svchi	0x00f0e8bd
    2990:	b	ff3c0994 <__assert_fail@plt+0xff3be5d4>
    2994:	andeq	r0, r0, r4, lsl r2
    2998:	ldrdeq	r0, [r2], -sl
    299c:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    29a0:	andeq	r0, r0, ip, asr r2
    29a4:	andeq	ip, r0, lr, asr #3
    29a8:	andeq	r0, r0, ip, lsr #4
    29ac:	andeq	fp, r0, r2, ror #25
    29b0:	andeq	r0, r0, ip, lsl r2
    29b4:	andeq	fp, r0, sl, ror #25
    29b8:	andeq	r0, r2, ip, ror #7
    29bc:	ldrbmi	r2, [r0, -r1]!
    29c0:			; <UNDEFINED> instruction: 0x460eb570
    29c4:			; <UNDEFINED> instruction: 0x46042154
    29c8:	ldc	7, cr15, [lr], {255}	; 0xff
    29cc:	svclt	0x00b82800
    29d0:	blle	44a9dc <__assert_fail@plt+0x44861c>
    29d4:			; <UNDEFINED> instruction: 0xf7ff4620
    29d8:	blmi	23da70 <__assert_fail@plt+0x23b6b0>
    29dc:			; <UNDEFINED> instruction: 0x4605447b
    29e0:			; <UNDEFINED> instruction: 0xf8534620
    29e4:			; <UNDEFINED> instruction: 0xf7ff1025
    29e8:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    29ec:			; <UNDEFINED> instruction: 0xf846bfa6
    29f0:	andcs	r4, r1, r5, lsr #32
    29f4:	rscscc	pc, pc, pc, asr #32
    29f8:	svclt	0x0000bd70
    29fc:	andeq	fp, r0, r8, lsr #30
    2a00:	addlt	fp, r2, r0, lsl r5
    2a04:	strmi	r4, [ip], -r3, lsl #12
    2a08:	tstls	r0, r2, lsl #12
    2a0c:	tstcs	r6, r4
    2a10:	ldc2l	0, cr15, [sl, #32]!
    2a14:	andcs	r4, r0, #5120	; 0x1400
    2a18:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    2a1c:	strls	r2, [r0], #-1
    2a20:	ldc2l	0, cr15, [r2, #32]!
    2a24:	andlt	r2, r2, r0
    2a28:	svclt	0x0000bd10
    2a2c:	andeq	sp, r0, sl, lsl r5
    2a30:	ldrbmi	r6, [r0, -r0, lsl #16]!
    2a34:	tstlt	r3, r3, lsl #16
    2a38:	ldmdavs	r8, {r0, r1, r6, fp, sp, lr}
    2a3c:			; <UNDEFINED> instruction: 0x46184770
    2a40:	svclt	0x00004770
    2a44:			; <UNDEFINED> instruction: 0x460cb570
    2a48:			; <UNDEFINED> instruction: 0xf7ff4606
    2a4c:			; <UNDEFINED> instruction: 0x4605eb5e
    2a50:			; <UNDEFINED> instruction: 0xf7ff4620
    2a54:	addmi	lr, r5, #92160	; 0x16800
    2a58:	strtmi	sp, [sl], -r6, lsl #16
    2a5c:	ldrtmi	r4, [r0], -r1, lsr #12
    2a60:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2a64:	ldcllt	7, cr15, [r2], #-1020	; 0xfffffc04
    2a68:	rscscc	pc, pc, pc, asr #32
    2a6c:	svclt	0x0000bd70
    2a70:			; <UNDEFINED> instruction: 0xb1236803
    2a74:	blcc	5cb84 <__assert_fail@plt+0x5a7c4>
    2a78:	andcc	r6, r4, #3
    2a7c:	ldrbmi	r6, [r0, -r2, asr #32]!
    2a80:	blx	fec1ca88 <__assert_fail@plt+0xfec1a6c8>
    2a84:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2a88:	svclt	0x00004770
    2a8c:	svccs	0x003cf850
    2a90:	andsle	r4, r4, r2, lsl #5
    2a94:			; <UNDEFINED> instruction: 0x460cb510
    2a98:	ldmdavs	r2, {r1, sp, lr, pc}
    2a9c:	andle	r4, ip, r2, lsl #5
    2aa0:			; <UNDEFINED> instruction: 0xf0137c13
    2aa4:	rscsle	r0, r8, r1, lsl #6
    2aa8:	ldrdcs	r6, [r0, -r0]
    2aac:			; <UNDEFINED> instruction: 0xf7ff220a
    2ab0:			; <UNDEFINED> instruction: 0x4603e9ba
    2ab4:	eorvs	r2, r3, r1
    2ab8:			; <UNDEFINED> instruction: 0x4618bd10
    2abc:	andcs	fp, r0, r0, lsl sp
    2ac0:	svclt	0x00004770
    2ac4:	blmi	fe0154c8 <__assert_fail@plt+0xfe013108>
    2ac8:	push	{r1, r3, r4, r5, r6, sl, lr}
    2acc:	strdlt	r4, [pc], r0
    2ad0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ad4:			; <UNDEFINED> instruction: 0xf04f930d
    2ad8:	blmi	1f036e0 <__assert_fail@plt+0x1f01320>
    2adc:	ldrbtmi	r9, [fp], #-261	; 0xfffffefb
    2ae0:	stmdbcs	r0, {r0, r1, r2, r8, r9, ip, pc}
    2ae4:	adchi	pc, sl, r0
    2ae8:	strmi	r6, [r6], -r7, lsl #16
    2aec:			; <UNDEFINED> instruction: 0xf0002f00
    2af0:	svccs	0x000180a5
    2af4:	sbcshi	pc, r5, r0
    2af8:	smuadeq	r1, r7, r0
    2afc:	sbchi	pc, r4, r0, asr #32
    2b00:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
    2b04:	blge	267724 <__assert_fail@plt+0x265364>
    2b08:	movwvc	lr, #14797	; 0x39cd
    2b0c:	ldmdavs	r5!, {r1, r2, r8, r9, fp, ip, pc}^
    2b10:	blgt	3e9b28 <__assert_fail@plt+0x3e7768>
    2b14:			; <UNDEFINED> instruction: 0x0c07eb05
    2b18:	andhi	pc, r7, r5, asr r8	; <UNPREDICTABLE>
    2b1c:	ldrdge	pc, [r4], -ip
    2b20:	tstcs	r4, r7, lsl #8
    2b24:	eorvc	r2, r3, r1
    2b28:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b2c:	stmdacs	r0, {r2, r9, sl, lr}
    2b30:	adchi	pc, r7, r0
    2b34:			; <UNDEFINED> instruction: 0xf5039b05
    2b38:	ldrmi	r7, [r9], r0, lsl #22
    2b3c:	strbmi	lr, [r0], -r7
    2b40:			; <UNDEFINED> instruction: 0xff80f7ff
    2b44:			; <UNDEFINED> instruction: 0xf109b310
    2b48:	strbmi	r0, [fp, #2312]	; 0x908
    2b4c:			; <UNDEFINED> instruction: 0xf8d9d003
    2b50:	stmdbcs	r0, {ip}
    2b54:	stflsd	f5, [r7, #-972]	; 0xfffffc34
    2b58:	ldmdami	lr, {r0, r1, r6, r9, sl, lr}^
    2b5c:	bmi	178af68 <__assert_fail@plt+0x1788ba8>
    2b60:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    2b64:			; <UNDEFINED> instruction: 0xf7ff6800
    2b68:	strtmi	lr, [r0], -r4, asr #22
    2b6c:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b70:	andseq	pc, r5, pc, rrx
    2b74:	blmi	15154e0 <__assert_fail@plt+0x1513120>
    2b78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b7c:	blls	35cbec <__assert_fail@plt+0x35a82c>
    2b80:			; <UNDEFINED> instruction: 0xf040405a
    2b84:	mullt	pc, ip, r0	; <UNPREDICTABLE>
    2b88:	svchi	0x00f0e8bd
    2b8c:	mulcs	r4, r9, r8
    2b90:	ldrbeq	r4, [r3, r5, lsl #12]
    2b94:	stmdbls	r4, {r0, r3, r8, sl, ip, lr, pc}
    2b98:			; <UNDEFINED> instruction: 0xf7ff4650
    2b9c:	strmi	lr, [r3], ip, lsl #24
    2ba0:			; <UNDEFINED> instruction: 0xf7ff4650
    2ba4:	strmi	lr, [r3, #2738]	; 0xab2
    2ba8:	strbmi	sp, [r0], -sl, asr #2
    2bac:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bb0:	ldrbmi	r4, [r0], -r0, lsl #13
    2bb4:	andhi	pc, r8, r4, asr #17
    2bb8:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bbc:	rscvs	r4, r0, r2, lsl #13
    2bc0:	svceq	0x0000f1b8
    2bc4:	stmdacs	r0, {r2, r4, r6, ip, lr, pc}
    2bc8:			; <UNDEFINED> instruction: 0xf7ffd052
    2bcc:			; <UNDEFINED> instruction: 0x2100eab6
    2bd0:	strmi	r2, [r0], sl, lsl #4
    2bd4:			; <UNDEFINED> instruction: 0xf8c84650
    2bd8:	stmdbge	r8, {ip}
    2bdc:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2be0:	mulcc	r4, r9, r8
    2be4:	strle	r0, [r6, #-1946]	; 0xfffff866
    2be8:	ldrdcc	pc, [r0], -r8
    2bec:	blls	231060 <__assert_fail@plt+0x22eca0>
    2bf0:	blcs	20c64 <__assert_fail@plt+0x1e8a4>
    2bf4:			; <UNDEFINED> instruction: 0x46a0d036
    2bf8:			; <UNDEFINED> instruction: 0xf7ffe007
    2bfc:	vstmdbpl	r2!, {s29-s108}
    2c00:			; <UNDEFINED> instruction: 0xf8536803
    2c04:	strbpl	r3, [r3, #-34]!	; 0xffffffde
    2c08:			; <UNDEFINED> instruction: 0xf8d83501
    2c0c:	strtmi	r4, [r0], -ip
    2c10:	b	1ec0c14 <__assert_fail@plt+0x1ebe854>
    2c14:	mvnsle	r4, #1342177288	; 0x50000008
    2c18:			; <UNDEFINED> instruction: 0xf1069a03
    2c1c:	ldfvss	f0, [r3], #-240	; 0xffffff10
    2c20:	andcc	r3, r2, #8, 14	; 0x200000
    2c24:			; <UNDEFINED> instruction: 0xf8c69203
    2c28:	ldrmi	r8, [r0], -r0, asr #32
    2c2c:	stmib	r8, {r1, r4, r5, fp, sp, lr}^
    2c30:	addsmi	r1, r0, #0, 6
    2c34:	andhi	pc, r0, r3, asr #17
    2c38:	svcge	0x0068f47f
    2c3c:	ldr	r2, [r9, r0]
    2c40:	strbmi	r9, [r3], -r7, lsl #26
    2c44:	tstcs	r1, r3, lsr #16
    2c48:	stmdapl	r8!, {r0, r2, r5, r9, fp, lr}
    2c4c:	cfstrsls	mvf4, [r4, #-488]	; 0xfffffe18
    2c50:	stmdavs	r0, {r8, sl, ip, pc}
    2c54:	b	ff340c58 <__assert_fail@plt+0xff33e898>
    2c58:			; <UNDEFINED> instruction: 0xf7ff4620
    2c5c:			; <UNDEFINED> instruction: 0xf06fe922
    2c60:	usada8	r7, r5, r0, r0
    2c64:	strtmi	r7, [r0], r3, lsr #24
    2c68:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    2c6c:	strb	r7, [ip, r3, lsr #8]
    2c70:			; <UNDEFINED> instruction: 0xf7ff4650
    2c74:			; <UNDEFINED> instruction: 0x4640e916
    2c78:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c7c:			; <UNDEFINED> instruction: 0xf7ff4620
    2c80:			; <UNDEFINED> instruction: 0xf06fe910
    2c84:	ldrb	r0, [r5, -fp]!
    2c88:	eorcs	r9, r4, #1792	; 0x700
    2c8c:	tstcs	r1, r1, lsl fp
    2c90:	stmiapl	r3!, {r2, r4, fp, lr}^
    2c94:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2c98:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c9c:	andseq	pc, r5, pc, rrx
    2ca0:	stmdavs	r4, {r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    2ca4:	blmi	2d4590 <__assert_fail@plt+0x2d21d0>
    2ca8:	bmi	3e8ccc <__assert_fail@plt+0x3e690c>
    2cac:	ldrbtmi	r5, [sl], #-2240	; 0xfffff740
    2cb0:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    2cb4:	b	fe740cb8 <__assert_fail@plt+0xfe73e8f8>
    2cb8:	andseq	pc, r5, pc, rrx
    2cbc:			; <UNDEFINED> instruction: 0xf7ffe75a
    2cc0:	svclt	0x0000e938
    2cc4:	muleq	r2, r8, r2
    2cc8:	andeq	r0, r0, r4, lsl r2
    2ccc:	andeq	r0, r2, r2, lsl #5
    2cd0:	andeq	fp, r0, lr, lsr ip
    2cd4:	andeq	r0, r0, ip, lsr #4
    2cd8:			; <UNDEFINED> instruction: 0x0000bbbe
    2cdc:	andeq	r0, r2, r8, ror #3
    2ce0:	andeq	fp, r0, ip, lsr #21
    2ce4:	andeq	fp, r0, ip, lsr sl
    2ce8:	andeq	fp, r0, lr, ror #19
    2cec:	mvnsmi	lr, #737280	; 0xb4000
    2cf0:	ldmdbmi	r2!, {r0, r3, r7, r9, sl, lr}
    2cf4:	bmi	c94558 <__assert_fail@plt+0xc92198>
    2cf8:	ldrbtmi	fp, [r9], #-133	; 0xffffff7b
    2cfc:			; <UNDEFINED> instruction: 0xf8584680
    2d00:	stmpl	sl, {r2, r3, r4, r5, r8, r9, sl, fp, lr}
    2d04:	andls	r6, r3, #1179648	; 0x120000
    2d08:	andeq	pc, r0, #79	; 0x4f
    2d0c:	ands	fp, ip, fp, asr #18
    2d10:	strbmi	r6, [r9], -r6, ror #17
    2d14:	strls	r6, [r2], -r0, lsr #17
    2d18:	mrc2	7, 4, pc, cr4, cr15, {7}
    2d1c:	biclt	r4, r8, r5, lsl #12
    2d20:	strbmi	r6, [r4, #-2084]	; 0xfffff7dc
    2d24:	strdcs	sp, [r0], -r4
    2d28:	blmi	9555c8 <__assert_fail@plt+0x953208>
    2d2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d30:	blls	dcda0 <__assert_fail@plt+0xda9e0>
    2d34:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    2d38:	pop	{r0, r2, ip, sp, pc}
    2d3c:	stmiavs	r0!, {r4, r5, r6, r7, r8, r9, pc}
    2d40:			; <UNDEFINED> instruction: 0xf7ff4649
    2d44:	tstlt	r8, pc, ror lr	; <UNPREDICTABLE>
    2d48:	strbmi	r6, [r4, #-2084]	; 0xfffff7dc
    2d4c:			; <UNDEFINED> instruction: 0xe7ead1f7
    2d50:	strb	r2, [r9, r1]!
    2d54:	andls	r7, r1, #3276800	; 0x320000
    2d58:	rscsle	r2, r9, r0, lsl #20
    2d5c:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d60:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    2d64:	strtmi	r9, [ip], -r1, lsl #20
    2d68:	strtmi	r4, [r8], -r0, lsl #13
    2d6c:	bcs	b7ad98 <__assert_fail@plt+0xb789d8>
    2d70:	streq	pc, [r1], -r6, lsl #2
    2d74:	svclt	0x00049602
    2d78:	strcs	r4, [r1], #-1541	; 0xfffff9fb
    2d7c:	bcs	20e4c <__assert_fail@plt+0x1ea8c>
    2d80:			; <UNDEFINED> instruction: 0xf8d8d0e6
    2d84:			; <UNDEFINED> instruction: 0xf8333000
    2d88:	ldreq	r3, [fp, #-18]	; 0xffffffee
    2d8c:	ldrtmi	sp, [r0], -pc, ror #11
    2d90:	strbmi	r2, [r9], -sl, lsl #4
    2d94:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d98:	sbcle	r4, r4, r7, lsl #5
    2d9c:	svclt	0x009442af
    2da0:			; <UNDEFINED> instruction: 0xf0042400
    2da4:	addmi	r0, r7, #16777216	; 0x1000000
    2da8:	strcs	fp, [r0], #-3884	; 0xfffff0d4
    2dac:	streq	pc, [r1], #-4
    2db0:			; <UNDEFINED> instruction: 0xd1b82c00
    2db4:	strb	r9, [r1, r2, lsl #28]!
    2db8:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dbc:	andeq	r0, r2, r6, rrx
    2dc0:	andeq	r0, r0, r4, lsl r2
    2dc4:	andeq	r0, r2, r4, lsr r0
    2dc8:	mvnsmi	lr, #737280	; 0xb4000
    2dcc:			; <UNDEFINED> instruction: 0xf8df4604
    2dd0:	strmi	r9, [r8], r4, asr #1
    2dd4:			; <UNDEFINED> instruction: 0xf8544617
    2dd8:	ldrbtmi	r6, [r9], #3900	; 0xf3c
    2ddc:	eorsle	r2, r9, r0, lsl #22
    2de0:			; <UNDEFINED> instruction: 0xd10342b4
    2de4:	ldmdavs	r6!, {r1, r2, r3, r5, sp, lr, pc}
    2de8:	strhtle	r4, [fp], -r4
    2dec:			; <UNDEFINED> instruction: 0x464168b0
    2df0:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    2df4:	mvnsle	r2, r0, lsl #16
    2df8:			; <UNDEFINED> instruction: 0xf7ff68f0
    2dfc:			; <UNDEFINED> instruction: 0x4605e894
    2e00:	eorsle	r2, sl, r0, lsl #16
    2e04:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    2e08:	b	740e0c <__assert_fail@plt+0x73ea4c>
    2e0c:			; <UNDEFINED> instruction: 0xb1b84604
    2e10:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    2e14:			; <UNDEFINED> instruction: 0x462044f8
    2e18:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e1c:	ldrtmi	r4, [r8], -r6, lsl #12
    2e20:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e24:	addmi	r4, r6, #59768832	; 0x3900000
    2e28:	tstle	r2, r0, lsr #12
    2e2c:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e30:			; <UNDEFINED> instruction: 0x4641b1f0
    2e34:			; <UNDEFINED> instruction: 0xf7ff2000
    2e38:	strmi	lr, [r4], -r6, lsl #20
    2e3c:	mvnle	r2, r0, lsl #16
    2e40:	and	r2, r1, r1, lsl #8
    2e44:	strtmi	r2, [ip], -r0, lsl #10
    2e48:			; <UNDEFINED> instruction: 0xf7ff4628
    2e4c:	strtmi	lr, [r0], -sl, lsr #16
    2e50:	mvnshi	lr, #12386304	; 0xbd0000
    2e54:			; <UNDEFINED> instruction: 0xd00d42b4
    2e58:	and	r4, r2, r5, lsr r6
    2e5c:	adcmi	r6, r5, #2949120	; 0x2d0000
    2e60:	stmiavs	r8!, {r2, r6, r7, ip, lr, pc}
    2e64:			; <UNDEFINED> instruction: 0xf7ff4641
    2e68:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    2e6c:			; <UNDEFINED> instruction: 0xe7bdd1f6
    2e70:	strb	r4, [r9, r4, lsl #12]!
    2e74:			; <UNDEFINED> instruction: 0x461c461d
    2e78:	blmi	27ce18 <__assert_fail@plt+0x27aa58>
    2e7c:	stmdami	r9, {r0, r8, sp}
    2e80:			; <UNDEFINED> instruction: 0x460c2238
    2e84:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2e88:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2e8c:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e90:	svclt	0x0000e7dd
    2e94:	andeq	pc, r1, r6, lsl #31
    2e98:	andeq	fp, r0, r6, lsl #19
    2e9c:	andeq	fp, r0, r8, ror r9
    2ea0:	andeq	r0, r0, ip, lsr #4
    2ea4:	andeq	fp, r0, r8, asr #17
    2ea8:			; <UNDEFINED> instruction: 0x460db538
    2eac:			; <UNDEFINED> instruction: 0x46042155
    2eb0:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eb4:	blle	40cebc <__assert_fail@plt+0x40aafc>
    2eb8:			; <UNDEFINED> instruction: 0xf7ff4620
    2ebc:	blmi	23d58c <__assert_fail@plt+0x23b1cc>
    2ec0:			; <UNDEFINED> instruction: 0x4602447b
    2ec4:			; <UNDEFINED> instruction: 0xf8534620
    2ec8:	strtmi	r4, [r1], -r2, lsr #32
    2ecc:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed0:	blle	8ced8 <__assert_fail@plt+0x8ab18>
    2ed4:	eorvs	r2, ip, r1
    2ed8:			; <UNDEFINED> instruction: 0xf04fbd38
    2edc:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    2ee0:	andeq	fp, r0, r4, asr #20
    2ee4:	ldrshlt	fp, [r7], #80	; 0x50
    2ee8:	strmi	r4, [r5], -pc, lsr #30
    2eec:	strbtmi	r4, [ip], -pc, lsr #22
    2ef0:	vst3.16	{d20-d22}, [pc :256]
    2ef4:	strmi	r7, [lr], -sl, lsr #5
    2ef8:	ldmpl	fp!, {r5, r9, sl, lr}^
    2efc:	ldmdavs	fp, {r8, sp}
    2f00:			; <UNDEFINED> instruction: 0xf04f9355
    2f04:			; <UNDEFINED> instruction: 0xf7ff0300
    2f08:	bmi	a7d418 <__assert_fail@plt+0xa7b058>
    2f0c:	strtmi	r4, [r8], -r3, lsr #12
    2f10:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    2f14:	svc	0x00faf7fe
    2f18:	blmi	99d1a0 <__assert_fail@plt+0x99ade0>
    2f1c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    2f20:	stmdavs	r2!, {r0, r1, r2, r4, r5, ip, lr, pc}^
    2f24:	eorsle	r2, r4, r0, lsl #20
    2f28:	movtlt	r6, #43234	; 0xa8e2
    2f2c:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f30:			; <UNDEFINED> instruction: 0x46072114
    2f34:			; <UNDEFINED> instruction: 0xf7fe2001
    2f38:			; <UNDEFINED> instruction: 0x4605ef52
    2f3c:	ldrtmi	fp, [r8], -r8, asr #6
    2f40:	svc	0x00f0f7fe
    2f44:	movtlt	r6, #32936	; 0x80a8
    2f48:			; <UNDEFINED> instruction: 0xf1066973
    2f4c:	stmiavs	r0!, {r4, r9}^
    2f50:	stmib	r5, {r0, r2, r4, r5, r6, r8, sp, lr}^
    2f54:	andsvs	r2, sp, r0, lsl #6
    2f58:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f5c:	stmdavs	r0!, {r0, r1, r9, sl, lr}^
    2f60:			; <UNDEFINED> instruction: 0xf7ff60eb
    2f64:	movwcs	lr, #6574	; 0x19ae
    2f68:	ldmdbmi	r3, {r3, r5, r8, sp, lr}
    2f6c:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    2f70:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2f74:	subsmi	r9, r1, r5, asr sl
    2f78:	ldrmi	sp, [r8], -lr, lsl #2
    2f7c:	ldcllt	0, cr11, [r0, #348]!	; 0x15c
    2f80:	eorcs	r4, r7, #3584	; 0xe00
    2f84:	tstcs	r1, lr, lsl #16
    2f88:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    2f8c:			; <UNDEFINED> instruction: 0xf7ff681b
    2f90:			; <UNDEFINED> instruction: 0xf04fe81a
    2f94:			; <UNDEFINED> instruction: 0xe7e833ff
    2f98:	svc	0x00caf7fe
    2f9c:			; <UNDEFINED> instruction: 0xf7fe4628
    2fa0:			; <UNDEFINED> instruction: 0xf04fef80
    2fa4:			; <UNDEFINED> instruction: 0xe7e033ff
    2fa8:	andeq	pc, r1, r0, ror lr	; <UNPREDICTABLE>
    2fac:	andeq	r0, r0, r4, lsl r2
    2fb0:			; <UNDEFINED> instruction: 0xfffffaab
    2fb4:	andeq	pc, r1, r4, asr #28
    2fb8:	strdeq	pc, [r1], -r2
    2fbc:	andeq	r0, r0, ip, lsr #4
    2fc0:	andeq	fp, r0, r6, lsl #16
    2fc4:	ldrblt	fp, [r8, #872]!	; 0x368
    2fc8:	strtmi	r4, [r7], -r4, lsl #12
    2fcc:			; <UNDEFINED> instruction: 0xf7fe6a80
    2fd0:			; <UNDEFINED> instruction: 0xf857ef68
    2fd4:	adcsmi	r5, sp, #16, 30	; 0x40
    2fd8:	andle	r6, ip, lr, lsr #16
    2fdc:	ldrdcc	lr, [r1], -r5
    2fe0:	andsvs	r6, lr, r3, ror r0
    2fe4:	svc	0x005cf7fe
    2fe8:			; <UNDEFINED> instruction: 0xf7fe4628
    2fec:	shsaxmi	lr, r5, sl
    2ff0:	ldmdavs	r6!, {r0, r2, r3, r4, r5, r7, r9, lr}
    2ff4:			; <UNDEFINED> instruction: 0xf854d1f2
    2ff8:	adcmi	r5, r5, #60, 30	; 0xf0
    2ffc:	andle	r6, pc, lr, lsr #16
    3000:	ldrdcc	lr, [r1], -r5
    3004:	andsvs	r6, lr, r3, ror r0
    3008:	svc	0x004af7fe
    300c:			; <UNDEFINED> instruction: 0xf7fe68e8
    3010:	strtmi	lr, [r8], -r8, asr #30
    3014:	svc	0x0044f7fe
    3018:	adcmi	r4, r5, #55574528	; 0x3500000
    301c:	mvnle	r6, r6, lsr r8
    3020:			; <UNDEFINED> instruction: 0x4770bdf8
    3024:	ldrbmi	lr, [r0, sp, lsr #18]!
    3028:			; <UNDEFINED> instruction: 0xf8df6804
    302c:	ldrbtmi	sl, [sl], #100	; 0x64
    3030:			; <UNDEFINED> instruction: 0xf8dfb1ec
    3034:	strmi	r9, [r7], -r0, rrx
    3038:	ldrsbhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    303c:	ldrbtmi	r6, [r9], #2117	; 0x845
    3040:	strd	r4, [r5], -r8
    3044:	ldc2l	7, cr15, [lr], #1020	; 0x3fc
    3048:	stmib	r7, {r4, r5, r6, r8, ip, sp, pc}^
    304c:	cmnlt	r4, r0, lsl #10
    3050:	blvs	1411ac <__assert_fail@plt+0x13edec>
    3054:	stccc	6, cr4, [r1], {73}	; 0x49
    3058:			; <UNDEFINED> instruction: 0xf7ff4630
    305c:			; <UNDEFINED> instruction: 0x4641fcf3
    3060:	ldrtmi	r4, [r0], -r3, lsl #12
    3064:	mvnle	r2, r0, lsl #22
    3068:	strmi	lr, [r0, #-2503]	; 0xfffff639
    306c:	andcs	fp, r0, r4, lsl r1
    3070:			; <UNDEFINED> instruction: 0x87f0e8bd
    3074:	andscs	r4, ip, #9216	; 0x2400
    3078:	tstcs	r1, r9, lsl #16
    307c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3080:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3084:	svc	0x009ef7fe
    3088:	andseq	pc, r5, pc, rrx
    308c:			; <UNDEFINED> instruction: 0x87f0e8bd
    3090:	andeq	pc, r1, r2, lsr sp	; <UNPREDICTABLE>
    3094:	andeq	fp, r0, sl, asr r5
    3098:	andeq	sp, r0, r0, lsr #15
    309c:	andeq	r0, r0, ip, lsr #4
    30a0:	andeq	fp, r0, r8, lsr r7
    30a4:	ldrbmi	lr, [r0, sp, lsr #18]!
    30a8:			; <UNDEFINED> instruction: 0xf8d0b084
    30ac:			; <UNDEFINED> instruction: 0xf8df8000
    30b0:	ldrbtmi	r9, [r9], #116	; 0x74
    30b4:	svceq	0x0000f1b8
    30b8:			; <UNDEFINED> instruction: 0xf8d0d01e
    30bc:			; <UNDEFINED> instruction: 0xf101a004
    30c0:	stmvs	r9, {r3, sl}
    30c4:	ldrmi	r4, [r7], -r6, lsl #12
    30c8:	ldrdpl	pc, [r0], -sl
    30cc:	ands	fp, r8, r9, lsl r9
    30d0:	svcne	0x0008f854
    30d4:	strtmi	fp, [r8], -r9, lsr #3
    30d8:	ldc2	7, cr15, [r4], #1020	; 0x3fc
    30dc:	mvnsle	r2, r0, lsl #16
    30e0:	mvnscc	pc, #8, 2
    30e4:	andeq	pc, r4, #-2147483646	; 0x80000002
    30e8:			; <UNDEFINED> instruction: 0x46306033
    30ec:	rsbsvs	r6, r2, r3, ror #16
    30f0:	pop	{r2, ip, sp, pc}
    30f4:			; <UNDEFINED> instruction: 0x471847f0
    30f8:	andlt	r6, r4, fp, asr #16
    30fc:			; <UNDEFINED> instruction: 0x47f0e8bd
    3100:	stmdami	r9, {r3, r4, r8, r9, sl, lr}
    3104:	bmi	2549f8 <__assert_fail@plt+0x252638>
    3108:			; <UNDEFINED> instruction: 0xf8592101
    310c:	ldrbtmi	r0, [sl], #-0
    3110:	stmdavs	r0, {r8, sl, ip, pc}
    3114:			; <UNDEFINED> instruction: 0xf7ff9003
    3118:	andcs	lr, r0, ip, ror #16
    311c:	pop	{r2, ip, sp, pc}
    3120:	svclt	0x000087f0
    3124:	andeq	pc, r1, lr, lsr #25
    3128:	andeq	r0, r0, ip, lsr #4
    312c:	andeq	fp, r0, sl, asr #13
    3130:			; <UNDEFINED> instruction: 0x4605b5f8
    3134:	ldrmi	r2, [r6], -r0
    3138:			; <UNDEFINED> instruction: 0x460c461f
    313c:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3140:	strtpl	pc, [r0], #1284	; 0x504
    3144:	bvs	fea1b20c <__assert_fail@plt+0xfea18e4c>
    3148:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    314c:	rsbvs	r6, r8, #3342336	; 0x330000
    3150:	addvs	r8, r3, r7, asr #1
    3154:	ldcllt	0, cr8, [r8, #528]!	; 0x210
    3158:			; <UNDEFINED> instruction: 0x4605b570
    315c:	mrcmi	0, 0, r2, cr13, cr4, {0}
    3160:	svc	0x001ef7fe
    3164:	eorvs	r4, r8, #2113929216	; 0x7e000000
    3168:	andcs	fp, r0, #64, 6
    316c:			; <UNDEFINED> instruction: 0xf7fe4611
    3170:	cdpne	15, 0, cr14, cr4, cr0, {0}
    3174:	ldmib	r5, {r1, r3, r8, r9, fp, ip, lr, pc}^
    3178:	stmdavs	sl, {r3, r8}
    317c:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3180:	svclt	0x00a81e04
    3184:	blle	3cc18c <__assert_fail@plt+0x3c9dcc>
    3188:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    318c:			; <UNDEFINED> instruction: 0x46234812
    3190:	tstcs	r1, r2, lsl sl
    3194:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    3198:			; <UNDEFINED> instruction: 0xf7ff6800
    319c:	bvs	a3d24c <__assert_fail@plt+0xa3ae8c>
    31a0:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31a4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    31a8:	strtmi	r4, [r3], -fp, lsl #16
    31ac:	tstcs	r1, ip, lsl #20
    31b0:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    31b4:			; <UNDEFINED> instruction: 0xf7ff6800
    31b8:			; <UNDEFINED> instruction: 0xe7f0e81c
    31bc:	eorcs	r4, r3, #6144	; 0x1800
    31c0:	tstcs	r1, r8, lsl #16
    31c4:	ldreq	pc, [r2], #-111	; 0xffffff91
    31c8:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    31cc:			; <UNDEFINED> instruction: 0xf7fe681b
    31d0:			; <UNDEFINED> instruction: 0xe7d9eefa
    31d4:	strdeq	pc, [r1], -ip
    31d8:	andeq	r0, r0, ip, lsr #4
    31dc:	andeq	fp, r0, sl, ror r6
    31e0:	andeq	fp, r0, r2, lsl #13
    31e4:	andeq	fp, r0, r2, lsr #12
    31e8:	svcmi	0x00f0e92d
    31ec:	bmi	ad4c3c <__assert_fail@plt+0xad287c>
    31f0:	blmi	ad4c64 <__assert_fail@plt+0xad28a4>
    31f4:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
    31f8:	svcge	0x00024605
    31fc:			; <UNDEFINED> instruction: 0x201e58d3
    3200:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
    3204:			; <UNDEFINED> instruction: 0xf04f60fb
    3208:			; <UNDEFINED> instruction: 0xf7fe0300
    320c:			; <UNDEFINED> instruction: 0xf5b0eea6
    3210:	svclt	0x00a85f00
    3214:	strpl	pc, [r0], -pc, asr #8
    3218:			; <UNDEFINED> instruction: 0x1df3db38
    321c:			; <UNDEFINED> instruction: 0xf0236a28
    3220:	bl	feb43e44 <__assert_fail@plt+0xfeb41a84>
    3224:			; <UNDEFINED> instruction: 0xf7fe0d03
    3228:	stcge	15, cr14, [r2], {130}	; 0x82
    322c:	and	r4, r8, r0, lsl #13
    3230:	ldrbmi	r4, [sl], -r3, asr #12
    3234:	stmib	sp, {r5, r9, sl, lr}^
    3238:			; <UNDEFINED> instruction: 0xf7fe9a00
    323c:	cdpne	15, 0, cr14, cr1, cr2, {2}
    3240:	strtmi	sp, [r1], -r6, lsl #26
    3244:	ldrtmi	r6, [r2], -r8, lsr #20
    3248:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    324c:	stclle	14, cr1, [pc], #4	; 3258 <__assert_fail@plt+0xe98>
    3250:	bvs	a3187c <__assert_fail@plt+0xa2f4bc>
    3254:			; <UNDEFINED> instruction: 0xf7ff6079
    3258:	bmi	4bd2b0 <__assert_fail@plt+0x4baef0>
    325c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    3260:	ldmpl	r3, {r0, r3, r4, r5, r6, fp, sp, lr}^
    3264:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
    3268:	tstle	r4, sl, asr r0
    326c:	ldrcc	r4, [r4, -r8, lsl #12]
    3270:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    3274:			; <UNDEFINED> instruction: 0xf8958ff0
    3278:	blcs	f360 <__assert_fail@plt+0xcfa0>
    327c:	stmdami	sl, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    3280:	ldrbtmi	r6, [r8], #-121	; 0xffffff87
    3284:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3288:			; <UNDEFINED> instruction: 0xe7e26879
    328c:			; <UNDEFINED> instruction: 0xf7fe201e
    3290:	strmi	lr, [r6], -r4, ror #28
    3294:			; <UNDEFINED> instruction: 0xf7fee7c1
    3298:	svclt	0x0000ee4c
    329c:	andeq	pc, r1, sl, ror #22
    32a0:	andeq	r0, r0, r4, lsl r2
    32a4:	andeq	pc, r1, r2, lsl #22
    32a8:	ldrdeq	fp, [r0], -sl
    32ac:			; <UNDEFINED> instruction: 0x460db570
    32b0:			; <UNDEFINED> instruction: 0xf7ff4604
    32b4:	tstlt	r0, r1, asr pc	; <UNPREDICTABLE>
    32b8:	stmdbmi	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    32bc:	strtmi	r4, [r2], -fp, lsr #12
    32c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    32c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    32c8:	svclt	0x008ef7ff
    32cc:			; <UNDEFINED> instruction: 0xfffff6f7
    32d0:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    32d4:	stmdavs	r3, {r2, r6, r7, r8, ip, sp, pc}^
    32d8:	strmi	r4, [pc], -r5, lsl #12
    32dc:			; <UNDEFINED> instruction: 0xf7fe6818
    32e0:	strmi	lr, [r6], -r2, lsr #28
    32e4:			; <UNDEFINED> instruction: 0xf855b997
    32e8:	adcmi	r4, r5, #16, 30	; 0x40
    32ec:	ands	sp, r5, r3, lsl #2
    32f0:	adcmi	r6, ip, #36, 16	; 0x240000
    32f4:	stmiavs	r1!, {r1, r4, ip, lr, pc}
    32f8:			; <UNDEFINED> instruction: 0xf7fe4630
    32fc:	stmdacs	r0, {r3, r7, r8, sl, fp, sp, lr, pc}
    3300:			; <UNDEFINED> instruction: 0x4630d1f6
    3304:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    3308:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    330c:			; <UNDEFINED> instruction: 0xf7fe212f
    3310:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3314:	movwcs	sp, #231	; 0xe7
    3318:	strb	r7, [r4, r3]!
    331c:	ldrb	r2, [r0, r0, lsl #8]!
    3320:	svcmi	0x00f0e92d
    3324:	addlt	r4, r3, r1, lsl #13
    3328:	strmi	r6, [lr], -r0, lsl #22
    332c:			; <UNDEFINED> instruction: 0xf0074617
    3330:			; <UNDEFINED> instruction: 0xf8d9ff0b
    3334:			; <UNDEFINED> instruction: 0xf8df3000
    3338:	ldrbtmi	sl, [sl], #368	; 0x170
    333c:	strbmi	fp, [r8], r3, ror #22
    3340:	svcge	0x0010f858
    3344:	ldrdle	r4, [r0], -r0	; <UNPREDICTABLE>
    3348:	andcc	lr, r3, #3571712	; 0x368000
    334c:	adcsmi	r3, fp, #67108864	; 0x4000000
    3350:	andscs	pc, r8, r9, asr #17
    3354:	ldrtmi	fp, [sp], -r8, lsl #31
    3358:	ands	sp, r2, r5, lsl #16
    335c:	ldrdcc	pc, [ip], -sl
    3360:	addsmi	r3, sp, #67108864	; 0x4000000
    3364:			; <UNDEFINED> instruction: 0xf8c9d20d
    3368:			; <UNDEFINED> instruction: 0x4648501c
    336c:	strcc	r4, [r1, #-1968]	; 0xfffff850
    3370:	stmdacs	r0, {r2, r9, sl, lr}
    3374:			; <UNDEFINED> instruction: 0xf007d0f2
    3378:	strtmi	pc, [r0], -r9, ror #29
    337c:	pop	{r0, r1, ip, sp, pc}
    3380:			; <UNDEFINED> instruction: 0xf8da8ff0
    3384:	strbmi	sl, [r2]
    3388:			; <UNDEFINED> instruction: 0xf007d1de
    338c:	strcs	pc, [r0], #-3807	; 0xfffff121
    3390:	andlt	r4, r3, r0, lsr #12
    3394:	svchi	0x00f0e8bd
    3398:	strbmi	r2, [r8], -r1, lsl #2
    339c:			; <UNDEFINED> instruction: 0xff98f7ff
    33a0:	ldrdlt	pc, [r0], -r9
    33a4:	stmdaeq	r1, {r0, r1, r2, r7, ip, sp, lr, pc}
    33a8:	ldrbmi	r4, [r8], -r5, lsl #12
    33ac:	svceq	0x0000f1bb
    33b0:			; <UNDEFINED> instruction: 0xf8d9d002
    33b4:	ldmdavs	r8, {r2, ip, sp}
    33b8:			; <UNDEFINED> instruction: 0xf7fe212f
    33bc:			; <UNDEFINED> instruction: 0x4604eeb2
    33c0:	rsble	r2, r1, r0, lsl #16
    33c4:	blcs	b614d8 <__assert_fail@plt+0xb5f118>
    33c8:	movwls	sp, #4151	; 0x1037
    33cc:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    33d0:	stmdavs	r2, {r0, r8, r9, fp, ip, pc}
    33d4:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    33d8:	ldrtle	r0, [r9], #-1298	; 0xfffffaee
    33dc:	cmple	r1, r0, lsl #22
    33e0:	teqle	pc, r0, lsl #30
    33e4:	eorsle	r2, sp, r0, lsl #26
    33e8:	ldrtmi	r6, [r8], -fp, ror #17
    33ec:	ldrdlt	pc, [r0], -r9
    33f0:	svceq	0x0000f1bb
    33f4:			; <UNDEFINED> instruction: 0xf8d9d008
    33f8:			; <UNDEFINED> instruction: 0xf10b2004
    33fc:			; <UNDEFINED> instruction: 0xf8c931ff
    3400:	andcc	r1, r4, #0
    3404:	andcs	pc, r4, r9, asr #17
    3408:	movwcc	r6, #6442	; 0x192a
    340c:	stmib	r9, {r3, r4, r7, r9, lr}^
    3410:	movwle	r2, #49158	; 0xc006
    3414:			; <UNDEFINED> instruction: 0xf1b8e7b9
    3418:	adcsle	r0, r6, r0, lsl #30
    341c:			; <UNDEFINED> instruction: 0x301cf8d9
    3420:	movwcc	r6, #6378	; 0x18ea
    3424:	andscc	pc, ip, r9, asr #17
    3428:	addsmi	r3, r3, #268435456	; 0x10000000
    342c:	strbmi	sp, [r8], -sp, lsr #5
    3430:			; <UNDEFINED> instruction: 0x460447b0
    3434:	rscle	r2, lr, r0, lsl #16
    3438:	stccs	7, cr14, [r0, #-628]	; 0xfffffd8c
    343c:	ssatmi	fp, #25, r4, lsl #30
    3440:	stmdaeq	r1, {r0, r1, r2, r6, ip, sp, lr, pc}
    3444:	svceq	0x0000f1b8
    3448:	stmiavs	fp!, {r2, r3, r8, ip, lr, pc}^
    344c:	strb	r4, [pc, r0, asr #12]
    3450:	andcs	r1, sl, #96, 24	; 0x6000
    3454:			; <UNDEFINED> instruction: 0xf7fe2100
    3458:	mvnslt	lr, r6, ror #25
    345c:	stmiavs	fp!, {r0, r2, r4, r8, ip, sp, pc}^
    3460:	andsle	r4, sp, #805306376	; 0x30000008
    3464:	andscs	r4, r2, #17408	; 0x4400
    3468:	tstcs	r1, r1, lsl r8
    346c:	streq	pc, [r1], #-111	; 0xffffff91
    3470:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3474:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3478:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    347c:	cdp2	0, 6, cr15, cr6, cr7, {0}
    3480:	andlt	r4, r3, r0, lsr #12
    3484:	svchi	0x00f0e8bd
    3488:	mvnle	r2, r0, lsl #30
    348c:	rscle	r2, r9, r0, lsl #26
    3490:	ldrtmi	r6, [r8], -fp, ror #17
    3494:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3498:	stmdavc	r3!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    349c:	ldr	r4, [sp, r0, lsl #13]
    34a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    34a4:	svclt	0x0000e7a2
    34a8:	andeq	pc, r1, r6, lsr #20
    34ac:	andeq	r0, r0, ip, lsr #4
    34b0:	strdeq	fp, [r0], -r0
    34b4:	mvnsmi	lr, sp, lsr #18
    34b8:	blvs	14cd4 <__assert_fail@plt+0x12914>
    34bc:			; <UNDEFINED> instruction: 0xf007460e
    34c0:	stmdavs	fp!, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
    34c4:	ldrbtmi	r4, [ip], #-3106	; 0xfffff3de
    34c8:			; <UNDEFINED> instruction: 0x462fb9db
    34cc:	svcmi	0x0010f857
    34d0:			; <UNDEFINED> instruction: 0xd10342bc
    34d4:	stmdavs	r4!, {r1, r2, r3, sp, lr, pc}
    34d8:			; <UNDEFINED> instruction: 0xd00b42bc
    34dc:	strtmi	r6, [r8], -r3, lsr #18
    34e0:	ldrmi	r6, [r0, fp, lsr #3]!
    34e4:	stmdacs	r0, {r7, r9, sl, lr}
    34e8:			; <UNDEFINED> instruction: 0xf007d0f5
    34ec:	strbmi	pc, [r0], -pc, lsr #28	; <UNPREDICTABLE>
    34f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    34f4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    34f8:	cdp2	0, 2, cr15, cr8, cr7, {0}
    34fc:	pop	{r6, r9, sl, lr}
    3500:	strdcs	r8, [r0, -r0]
    3504:			; <UNDEFINED> instruction: 0xf7ff4628
    3508:	orrlt	pc, r0, r3, ror #29
    350c:			; <UNDEFINED> instruction: 0xb123682b
    3510:	blcc	5d6c0 <__assert_fail@plt+0x5b300>
    3514:	andcc	r6, r4, #43	; 0x2b
    3518:	stmdbvs	r3, {r1, r3, r5, r6, sp, lr}
    351c:			; <UNDEFINED> instruction: 0x61ab4628
    3520:			; <UNDEFINED> instruction: 0x468047b0
    3524:	cdp2	0, 1, cr15, cr2, cr7, {0}
    3528:	pop	{r6, r9, sl, lr}
    352c:	blmi	263cf4 <__assert_fail@plt+0x261934>
    3530:	stmiapl	r3!, {r0, r3, r5, fp, sp, lr}^
    3534:	tstlt	r9, sl, lsl r8
    3538:	ldmdavs	r8, {r0, r1, r3, r5, r6, fp, sp, lr}
    353c:	ldrmi	r4, [r0], -r3, lsl #12
    3540:	tstcs	r1, r5, lsl #20
    3544:	stmdaeq	r1, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    3548:			; <UNDEFINED> instruction: 0xf7fe447a
    354c:			; <UNDEFINED> instruction: 0xe7ccee52
    3550:	muleq	r1, sl, r8
    3554:	andeq	r0, r0, ip, lsr #4
    3558:	andeq	fp, r0, r0, lsr r3
    355c:	blmi	25d56c <__assert_fail@plt+0x25b1ac>
    3560:	tstlt	sl, fp, ror r4
    3564:	svclt	0x00a6f7ff
    3568:	andscs	fp, ip, #16, 10	; 0x4000000
    356c:	tstcs	r1, r6, lsl #24
    3570:	ldmdbpl	fp, {r1, r2, fp, lr}
    3574:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3578:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    357c:	andseq	pc, r5, pc, rrx
    3580:	svclt	0x0000bd10
    3584:	andeq	pc, r1, r0, lsl #16
    3588:	andeq	r0, r0, ip, lsr #4
    358c:	andeq	fp, r0, ip, lsl r3
    3590:	addlt	fp, r3, r0, lsl #10
    3594:	cdp2	0, 1, cr15, cr8, cr7, {0}
    3598:	andcs	r4, r0, #5120	; 0x1400
    359c:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    35a0:	andls	r2, r0, #1
    35a4:			; <UNDEFINED> instruction: 0xf830f008
    35a8:			; <UNDEFINED> instruction: 0xf85db003
    35ac:	svclt	0x0000fb04
    35b0:	andeq	fp, r0, sl, asr #4
    35b4:	addlt	fp, r3, r0, lsl #10
    35b8:			; <UNDEFINED> instruction: 0xffeaf7ff
    35bc:	andcs	r4, r0, #5120	; 0x1400
    35c0:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    35c4:	andls	r2, r0, #1
    35c8:			; <UNDEFINED> instruction: 0xf81ef008
    35cc:			; <UNDEFINED> instruction: 0xf85db003
    35d0:	svclt	0x0000fb04
    35d4:	andeq	fp, r0, lr, ror #5
    35d8:	ldmdblt	sl, {r3, r9, sl, lr}
    35dc:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    35e0:	blt	3c15e4 <__assert_fail@plt+0x3bf224>
    35e4:	ldrbtmi	r4, [r9], #-2306	; 0xfffff6fe
    35e8:	blt	2c15ec <__assert_fail@plt+0x2bf22c>
    35ec:	andeq	ip, r0, lr, asr #18
    35f0:	ldrdeq	fp, [r0], -r2
    35f4:	blmi	fe4d6044 <__assert_fail@plt+0xfe4d3c84>
    35f8:	push	{r1, r3, r4, r5, r6, sl, lr}
    35fc:	strdlt	r4, [r9], r0
    3600:	bmi	fe459954 <__assert_fail@plt+0xfe457594>
    3604:	movwls	r6, #30747	; 0x781b
    3608:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    360c:	ldrbtmi	r7, [sl], #-2883	; 0xfffff4bd
    3610:			; <UNDEFINED> instruction: 0xf0839203
    3614:	stmdbcs	r0, {r0, r8, r9}
    3618:			; <UNDEFINED> instruction: 0xf043bf08
    361c:	blcs	4228 <__assert_fail@plt+0x1e68>
    3620:	sbchi	pc, r2, r0, asr #32
    3624:	strmi	r6, [r0], r3, asr #22
    3628:	blcs	14e68 <__assert_fail@plt+0x12aa8>
    362c:	rschi	pc, r0, r0, asr #32
    3630:			; <UNDEFINED> instruction: 0xf8df4630
    3634:			; <UNDEFINED> instruction: 0xf7fea218
    3638:	strcs	lr, [r0, #-3596]	; 0xfffff1f4
    363c:			; <UNDEFINED> instruction: 0x46a944fa
    3640:	strmi	r4, [r4], -pc, lsr #12
    3644:			; <UNDEFINED> instruction: 0xf7fe4630
    3648:	strmi	lr, [r3], r4, lsl #28
    364c:			; <UNDEFINED> instruction: 0xf7fe4630
    3650:	bl	2ff088 <__assert_fail@plt+0x2fccc8>
    3654:	strtmi	r0, [r0], -r0, lsl #2
    3658:			; <UNDEFINED> instruction: 0xf7fe1b09
    365c:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
    3660:	adchi	pc, r2, r0
    3664:	stcle	13, cr2, [r4, #-320]	; 0xfffffec0
    3668:	ldrsbtpl	pc, [r4], -r8	; <UNPREDICTABLE>
    366c:			; <UNDEFINED> instruction: 0xf0402d00
    3670:	stmdbge	r5, {r1, r3, r4, r5, r7, pc}
    3674:			; <UNDEFINED> instruction: 0xf7ff4620
    3678:	stmdacs	r1, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
    367c:			; <UNDEFINED> instruction: 0xf0404683
    3680:	blls	1638d4 <__assert_fail@plt+0x161514>
    3684:	svceq	0x0000f1b9
    3688:	adchi	pc, r4, r0
    368c:			; <UNDEFINED> instruction: 0xf0002b01
    3690:	stmdahi	r3!, {r0, r2, r5, r7, pc}^
    3694:	vld1.16	{d4-d6}, [r3], r8
    3698:			; <UNDEFINED> instruction: 0xf7fe4940
    369c:			; <UNDEFINED> instruction: 0x4652edb0
    36a0:			; <UNDEFINED> instruction: 0x46034659
    36a4:			; <UNDEFINED> instruction: 0xf7fea806
    36a8:			; <UNDEFINED> instruction: 0x3001ecbe
    36ac:			; <UNDEFINED> instruction: 0xf1a9d07c
    36b0:			; <UNDEFINED> instruction: 0xf8dd0336
    36b4:	blcs	16771c <__assert_fail@plt+0x16535c>
    36b8:	ldm	pc, {r0, r1, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    36bc:	subsvc	pc, ip, #3
    36c0:			; <UNDEFINED> instruction: 0x0320314b
    36c4:			; <UNDEFINED> instruction: 0xf7fe4620
    36c8:			; <UNDEFINED> instruction: 0xf8d8ec3a
    36cc:			; <UNDEFINED> instruction: 0x468c3030
    36d0:	cmnle	r4, r0, lsl #22
    36d4:			; <UNDEFINED> instruction: 0xf0002f00
    36d8:	svccs	0x0001809c
    36dc:	bmi	1737b54 <__assert_fail@plt+0x1735794>
    36e0:			; <UNDEFINED> instruction: 0xf8df464b
    36e4:			; <UNDEFINED> instruction: 0x4639e170
    36e8:	svcls	0x0003447a
    36ec:	andvc	pc, lr, r7, asr r8	; <UNPREDICTABLE>
    36f0:			; <UNDEFINED> instruction: 0x0c00e9cd
    36f4:			; <UNDEFINED> instruction: 0xf7fe6838
    36f8:			; <UNDEFINED> instruction: 0x4607ed7c
    36fc:	strtmi	lr, [r0], -r3, asr #32
    3700:	ldc	7, cr15, [ip], {254}	; 0xfe
    3704:	ldrsbtcc	pc, [r0], -r8	; <UNPREDICTABLE>
    3708:	blcs	15140 <__assert_fail@plt+0x12d80>
    370c:	svccs	0x0000d157
    3710:	addhi	pc, r6, r0
    3714:	rsble	r2, lr, r1, lsl #30
    3718:			; <UNDEFINED> instruction: 0xf7fe9806
    371c:	sub	lr, r3, r2, asr #23
    3720:			; <UNDEFINED> instruction: 0xf7fe4620
    3724:			; <UNDEFINED> instruction: 0xf8d8edce
    3728:	blcs	f7f0 <__assert_fail@plt+0xd430>
    372c:	svccs	0x0000d147
    3730:	svccs	0x0001d068
    3734:	bmi	1237efc <__assert_fail@plt+0x1235b3c>
    3738:			; <UNDEFINED> instruction: 0xf8df464b
    373c:			; <UNDEFINED> instruction: 0x4639c118
    3740:	svcls	0x0003447a
    3744:	andvc	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    3748:	ldmdavs	r8!, {ip, pc}
    374c:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    3750:	ands	r4, r8, r7, lsl #12
    3754:			; <UNDEFINED> instruction: 0xf7fe4620
    3758:			; <UNDEFINED> instruction: 0xf8d8edb4
    375c:	bllt	1ccf824 <__assert_fail@plt+0x1ccd464>
    3760:	rsble	r2, r4, r0, lsl #30
    3764:	bicsle	r2, r7, r1, lsl #30
    3768:			; <UNDEFINED> instruction: 0x464b4a3c
    376c:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    3770:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    3774:	strtmi	lr, [r0], -r5, ror #15
    3778:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    377c:	strbmi	r4, [r8], -r1, lsl #12
    3780:			; <UNDEFINED> instruction: 0xf93ef7ff
    3784:	stmdals	r6, {r0, r1, r2, r9, sl, lr}
    3788:	bl	fe2c1788 <__assert_fail@plt+0xfe2bf3c8>
    378c:	blle	2cf394 <__assert_fail@plt+0x2ccfd4>
    3790:			; <UNDEFINED> instruction: 0xf04f443d
    3794:	strbmi	r0, [pc], -r0, lsl #18
    3798:			; <UNDEFINED> instruction: 0xf7fe4620
    379c:			; <UNDEFINED> instruction: 0x4604ec50
    37a0:			; <UNDEFINED> instruction: 0x4648e750
    37a4:	bl	1f417a4 <__assert_fail@plt+0x1f3f3e4>
    37a8:	blmi	996064 <__assert_fail@plt+0x993ca4>
    37ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    37b0:	blls	1dd820 <__assert_fail@plt+0x1db460>
    37b4:	qdaddle	r4, sl, r1
    37b8:	pop	{r0, r3, ip, sp, pc}
    37bc:	strdls	r8, [r0], -r0
    37c0:	movwcs	r4, #1610	; 0x64a
    37c4:	andcs	r2, r2, r6, lsl #2
    37c8:	stc2l	0, cr15, [r6, #-28]	; 0xffffffe4
    37cc:			; <UNDEFINED> instruction: 0xf7fe9806
    37d0:	ldrb	lr, [lr, r8, ror #22]
    37d4:	mvnle	r2, sl, lsl #22
    37d8:	ldrb	r4, [sp, r1, lsr #13]
    37dc:			; <UNDEFINED> instruction: 0xf7fe4620
    37e0:	strmi	lr, [r7], -r4, lsr #27
    37e4:			; <UNDEFINED> instruction: 0x4640e7d8
    37e8:			; <UNDEFINED> instruction: 0xf7ff2500
    37ec:	strb	pc, [r0, -r3, ror #29]	; <UNPREDICTABLE>
    37f0:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    37f4:	bmi	6fd46c <__assert_fail@plt+0x6fb0ac>
    37f8:			; <UNDEFINED> instruction: 0xf8df464b
    37fc:			; <UNDEFINED> instruction: 0x4639e058
    3800:			; <UNDEFINED> instruction: 0xe772447a
    3804:			; <UNDEFINED> instruction: 0x464b4f13
    3808:	tstcs	r1, r7, lsl sl
    380c:	sxtahmi	r4, ip, sl, ror #8
    3810:	svcmi	0x0010e797
    3814:	bmi	555148 <__assert_fail@plt+0x552d88>
    3818:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    381c:			; <UNDEFINED> instruction: 0xe76446be
    3820:	strbmi	r4, [fp], -ip, lsl #30
    3824:	tstcs	r1, r2, lsl sl
    3828:	sxtahmi	r4, lr, sl, ror #8
    382c:	svcmi	0x0009e75d
    3830:	bmi	415164 <__assert_fail@plt+0x412da4>
    3834:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3838:			; <UNDEFINED> instruction: 0xe78246bc
    383c:	bl	1e4183c <__assert_fail@plt+0x1e3f47c>
    3840:	andeq	pc, r1, r8, ror #14
    3844:	andeq	r0, r0, r4, lsl r2
    3848:	andeq	pc, r1, r2, asr r7	; <UNPREDICTABLE>
    384c:	andeq	fp, r0, r0, lsl #5
    3850:	andeq	fp, r0, r4, lsl #4
    3854:	andeq	r0, r0, r0, ror r2
    3858:	andeq	fp, r0, ip, lsl #3
    385c:	andeq	fp, r0, sl, asr r1
    3860:			; <UNDEFINED> instruction: 0x0001f5b4
    3864:	andeq	fp, r0, ip, ror #1
    3868:	andeq	fp, r0, ip, asr #1
    386c:	ldrdeq	fp, [r0], -lr
    3870:	strheq	fp, [r0], -r8
    3874:	andeq	fp, r0, lr, lsl #1
    3878:	strdlt	fp, [sp], r0
    387c:			; <UNDEFINED> instruction: 0x4c1bab01
    3880:	eorcs	r4, r8, #5242880	; 0x500000
    3884:	blmi	6950ec <__assert_fail@plt+0x692d2c>
    3888:	tstcs	r0, ip, ror r4
    388c:	stmiapl	r3!, {r0, r3, r4, r9, sl, fp, lr}^
    3890:	ldrbtmi	r4, [lr], #-3097	; 0xfffff3e7
    3894:	movwls	r6, #47131	; 0xb81b
    3898:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    389c:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    38a0:	ldrbtmi	r4, [ip], #-2582	; 0xfffff5ea
    38a4:	ldrbtmi	r4, [sl], #-3862	; 0xfffff0ea
    38a8:	andvs	lr, r4, #3358720	; 0x334000
    38ac:	ldrbtmi	r4, [pc], #-2581	; 38b4 <__assert_fail@plt+0x14f4>
    38b0:	cfldrsmi	mvf9, [r5], {2}
    38b4:	smlsdxls	r3, sl, r4, r4
    38b8:			; <UNDEFINED> instruction: 0x4603447c
    38bc:	ldrmi	r4, [r9], -r8, lsr #12
    38c0:	blmi	4d6d10 <__assert_fail@plt+0x4d4950>
    38c4:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    38c8:	ldrbtmi	r5, [fp], #-1030	; 0xfffffbfa
    38cc:			; <UNDEFINED> instruction: 0xf7ff9308
    38d0:	bmi	44287c <__assert_fail@plt+0x4404bc>
    38d4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    38d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38dc:	subsmi	r9, sl, fp, lsl #22
    38e0:	andlt	sp, sp, r1, lsl #2
    38e4:			; <UNDEFINED> instruction: 0xf7febdf0
    38e8:	svclt	0x0000eb24
    38ec:	ldrdeq	pc, [r1], -r8
    38f0:	andeq	r0, r0, r4, lsl r2
    38f4:	ldrdeq	r0, [r0], -fp
    38f8:	andeq	r0, r0, r7, asr r1
    38fc:			; <UNDEFINED> instruction: 0x0000b1ba
    3900:	andeq	fp, r0, sl, lsr #3
    3904:	andeq	fp, r0, r8, asr #3
    3908:			; <UNDEFINED> instruction: 0x0000b1b0
    390c:	andeq	r0, r0, r9, lsl r2
    3910:	andeq	r0, r0, fp, asr #32
    3914:	andeq	pc, r1, sl, lsl #9
    3918:	addlt	fp, sl, r0, ror r5
    391c:	vldrmi	d10, [r8, #-4]
    3920:	eorcs	r4, r0, #4, 12	; 0x400000
    3924:	blmi	5d518c <__assert_fail@plt+0x5d2dcc>
    3928:	tstcs	r0, sp, ror r4
    392c:	stmiapl	fp!, {r1, r2, r4, r9, sl, fp, lr}^
    3930:	cfldrsmi	mvf4, [r6, #-504]	; 0xfffffe08
    3934:	movwls	r6, #38939	; 0x981b
    3938:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    393c:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    3940:	ldrbtmi	r4, [sp], #-2579	; 0xfffff5ed
    3944:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    3948:	bmi	49c158 <__assert_fail@plt+0x499d98>
    394c:			; <UNDEFINED> instruction: 0x4603447a
    3950:	ldrmi	r4, [r9], -r0, lsr #12
    3954:	blmi	45699c <__assert_fail@plt+0x4545dc>
    3958:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    395c:	ldrbtmi	r5, [fp], #-1028	; 0xfffffbfc
    3960:			; <UNDEFINED> instruction: 0xf7ff9306
    3964:	bmi	3c27e8 <__assert_fail@plt+0x3c0428>
    3968:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    396c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3970:	subsmi	r9, sl, r9, lsl #22
    3974:	andlt	sp, sl, r1, lsl #2
    3978:			; <UNDEFINED> instruction: 0xf7febd70
    397c:	svclt	0x0000eada
    3980:	andeq	pc, r1, r8, lsr r4	; <UNPREDICTABLE>
    3984:	andeq	r0, r0, r4, lsl r2
    3988:	andeq	r0, r0, r9, asr #1
    398c:	muleq	r0, r7, r1
    3990:	andeq	sl, r0, r4, ror pc
    3994:	andeq	fp, r0, r0, lsr r1
    3998:	ldrdeq	ip, [r0], -r4
    399c:	andeq	r0, r0, r7, ror r1
    39a0:	strdeq	pc, [r1], -r6
    39a4:	blmi	455dec <__assert_fail@plt+0x453a2c>
    39a8:	bmi	454b94 <__assert_fail@plt+0x4527d4>
    39ac:	addlt	fp, r6, r0, lsl r5
    39b0:	stmdbge	r1, {r0, r1, r3, r6, r7, fp, ip, lr}
    39b4:	ldrbtmi	r4, [sl], #-3087	; 0xfffff3f1
    39b8:	movwls	r6, #22555	; 0x581b
    39bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    39c0:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    39c4:	movwls	r6, #4235	; 0x108b
    39c8:	strls	r6, [r2], #-203	; 0xffffff35
    39cc:	blx	1ac19d2 <__assert_fail@plt+0x1abf612>
    39d0:	blmi	1961fc <__assert_fail@plt+0x193e3c>
    39d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39d8:	blls	15da48 <__assert_fail@plt+0x15b688>
    39dc:	qaddle	r4, sl, r1
    39e0:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    39e4:	b	fe9419e4 <__assert_fail@plt+0xfe93f624>
    39e8:			; <UNDEFINED> instruction: 0x0001f3b8
    39ec:	andeq	r0, r0, r4, lsl r2
    39f0:	andeq	fp, r0, r6, asr #1
    39f4:	andeq	r0, r0, r7, lsr r2
    39f8:	andeq	pc, r1, ip, lsl #7
    39fc:			; <UNDEFINED> instruction: 0x4604b570
    3a00:	tstcs	r1, r1, lsl sp
    3a04:	ldrbtmi	r4, [sp], #-3601	; 0xfffff1ef
    3a08:	bmi	45dc1c <__assert_fail@plt+0x45b85c>
    3a0c:	stmibpl	sp!, {r3, r5, r9, sl, lr}
    3a10:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    3a14:	bl	ffb41a14 <__assert_fail@plt+0xffb3f654>
    3a18:	stmiavs	r3!, {r1, r2, r3, r9, fp, lr}
    3a1c:	stmdavs	r8!, {r0, r8, sp}
    3a20:			; <UNDEFINED> instruction: 0xf7fe447a
    3a24:	bmi	33e9c4 <__assert_fail@plt+0x33c604>
    3a28:	smlatbcs	r1, r3, r8, r6
    3a2c:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    3a30:	bl	ff7c1a30 <__assert_fail@plt+0xff7bf670>
    3a34:	stmiavs	r3!, {r0, r3, r9, fp, lr}
    3a38:	stmdavs	r8!, {r0, r8, sp}
    3a3c:			; <UNDEFINED> instruction: 0xf7fe447a
    3a40:	ldrdcs	lr, [r0], -r8
    3a44:	svclt	0x0000bd70
    3a48:	andeq	pc, r1, sl, asr r3	; <UNPREDICTABLE>
    3a4c:	andeq	r0, r0, r0, ror r2
    3a50:	andeq	fp, r0, r8, ror r0
    3a54:	andeq	fp, r0, r4, lsl #1
    3a58:	muleq	r0, lr, r0
    3a5c:	strheq	fp, [r0], -r8
    3a60:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    3a64:	ldcllt	7, cr15, [sl, #-1020]!	; 0xfffffc04
    3a68:			; <UNDEFINED> instruction: 0xfffffe13
    3a6c:	addlt	fp, r3, r0, lsr r5
    3a70:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3a74:			; <UNDEFINED> instruction: 0xf8df4604
    3a78:	movwcs	ip, #20568	; 0x5058
    3a7c:			; <UNDEFINED> instruction: 0x460d44fe
    3a80:	tstcs	r2, sl, ror #12
    3a84:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3a88:	ldrdgt	pc, [r0], -ip
    3a8c:	andgt	pc, r4, sp, asr #17
    3a90:	stceq	0, cr15, [r0], {79}	; 0x4f
    3a94:	blx	1341a9a <__assert_fail@plt+0x133f6da>
    3a98:	smlatbcs	r1, r2, r9, r6
    3a9c:			; <UNDEFINED> instruction: 0xf7fe6a60
    3aa0:			; <UNDEFINED> instruction: 0x462aea54
    3aa4:	cmpcs	r4, r0, ror #20
    3aa8:	bl	d41aa8 <__assert_fail@plt+0xd3f6e8>
    3aac:	strtmi	r9, [r0], -r0, lsl #18
    3ab0:	blx	fff41ab6 <__assert_fail@plt+0xfff3f6f6>
    3ab4:	blmi	1962d8 <__assert_fail@plt+0x193f18>
    3ab8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3abc:	blls	5db2c <__assert_fail@plt+0x5b76c>
    3ac0:	qaddle	r4, sl, r1
    3ac4:	ldclt	0, cr11, [r0, #-12]!
    3ac8:	b	cc1ac8 <__assert_fail@plt+0xcbf708>
    3acc:	andeq	pc, r1, r4, ror #5
    3ad0:	andeq	r0, r0, r4, lsl r2
    3ad4:	andeq	pc, r1, r8, lsr #5
    3ad8:	strb	r2, [r7, r0, lsl #2]
    3adc:	strb	r2, [r5, r1, lsl #2]
    3ae0:	blmi	ed63d0 <__assert_fail@plt+0xed4010>
    3ae4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3ae8:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    3aec:	cfmsuba32mi	mvax0, mvax4, mvfx9, mvfx4
    3af0:	movwls	r6, #30747	; 0x781b
    3af4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3af8:			; <UNDEFINED> instruction: 0xffc2f7fe
    3afc:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    3b00:			; <UNDEFINED> instruction: 0x4620d155
    3b04:			; <UNDEFINED> instruction: 0xff96f7fe
    3b08:	bmi	d167dc <__assert_fail@plt+0xd1441c>
    3b0c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    3b10:	andls	r4, r0, sl, ror r4
    3b14:			; <UNDEFINED> instruction: 0xf7fea805
    3b18:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
    3b1c:	stmdals	r5, {r2, r6, r8, r9, fp, ip, lr, pc}
    3b20:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    3b24:	b	1e41b24 <__assert_fail@plt+0x1e3f764>
    3b28:	blle	94b344 <__assert_fail@plt+0x948f84>
    3b2c:	strtmi	r2, [r0], -r5, lsl #6
    3b30:	tstcs	r2, r6, lsl #20
    3b34:	blx	fff41b38 <__assert_fail@plt+0xfff3f778>
    3b38:	bvs	181e1c8 <__assert_fail@plt+0x181be08>
    3b3c:			; <UNDEFINED> instruction: 0xf7fe2101
    3b40:	bvs	183e358 <__assert_fail@plt+0x183bf98>
    3b44:	cmpcs	r4, sl, lsr #12
    3b48:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b4c:	stmdbls	r6, {r5, r9, sl, lr}
    3b50:	blx	feb41b56 <__assert_fail@plt+0xfeb3f796>
    3b54:	strtmi	r4, [r8], -r4, lsl #12
    3b58:	ldc	7, cr15, [r2], {254}	; 0xfe
    3b5c:			; <UNDEFINED> instruction: 0xf7fe9805
    3b60:	bmi	7fe1e8 <__assert_fail@plt+0x7fbe28>
    3b64:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    3b68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3b6c:	subsmi	r9, sl, r7, lsl #22
    3b70:	strtmi	sp, [r0], -r9, lsr #2
    3b74:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    3b78:			; <UNDEFINED> instruction: 0x46204b1a
    3b7c:	ldreq	pc, [r5], #-111	; 0xffffff91
    3b80:	ldmdavs	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3b84:			; <UNDEFINED> instruction: 0xff56f7fe
    3b88:			; <UNDEFINED> instruction: 0xf7fe9003
    3b8c:	stmdavs	r0, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    3b90:	b	1b41b90 <__assert_fail@plt+0x1b3f7d0>
    3b94:	tstcs	r1, r3, lsl #22
    3b98:	andls	r4, r0, #2097152	; 0x200000
    3b9c:			; <UNDEFINED> instruction: 0x46284a12
    3ba0:			; <UNDEFINED> instruction: 0xf7fe447a
    3ba4:	ldrb	lr, [r9, r6, lsr #22]
    3ba8:	streq	pc, [fp], #-111	; 0xffffff91
    3bac:	blmi	37db18 <__assert_fail@plt+0x37b758>
    3bb0:	stmdami	lr, {r2, r3, r4, r9, sp}
    3bb4:			; <UNDEFINED> instruction: 0xf06f2101
    3bb8:	ldmpl	r3!, {r0, r2, r4, sl}^
    3bbc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3bc0:	b	41bc0 <__assert_fail@plt+0x3f800>
    3bc4:			; <UNDEFINED> instruction: 0xf7fee7cd
    3bc8:	svclt	0x0000e9b4
    3bcc:	andeq	pc, r1, ip, ror r2	; <UNPREDICTABLE>
    3bd0:	andeq	r0, r0, r4, lsl r2
    3bd4:	andeq	pc, r1, r4, ror #4
    3bd8:	andeq	fp, r0, lr, lsl r0
    3bdc:	andeq	fp, r0, r8, lsr #32
    3be0:	strdeq	pc, [r1], -sl
    3be4:	andeq	r0, r0, ip, lsr #4
    3be8:	andeq	sl, r0, r0, lsr #31
    3bec:	ldrdeq	sl, [r0], -r4
    3bf0:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    3bf4:	mrrclt	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    3bf8:			; <UNDEFINED> instruction: 0xfffffdaf
    3bfc:	addlt	fp, r2, r0, lsl r5
    3c00:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3c04:			; <UNDEFINED> instruction: 0xf8df4604
    3c08:	movwcs	ip, #20572	; 0x505c
    3c0c:			; <UNDEFINED> instruction: 0x466a44fe
    3c10:			; <UNDEFINED> instruction: 0xf85e2101
    3c14:			; <UNDEFINED> instruction: 0xf8dcc00c
    3c18:			; <UNDEFINED> instruction: 0xf8cdc000
    3c1c:			; <UNDEFINED> instruction: 0xf04fc004
    3c20:			; <UNDEFINED> instruction: 0xf7ff0c00
    3c24:	bvs	1842640 <__assert_fail@plt+0x1840280>
    3c28:	stmibvs	r2!, {r0, r8, sp}
    3c2c:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c30:			; <UNDEFINED> instruction: 0xf7ff4620
    3c34:	ldmdblt	r0!, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    3c38:	strtmi	r4, [r2], -fp, lsl #18
    3c3c:	strtmi	r9, [r0], -r0, lsl #22
    3c40:			; <UNDEFINED> instruction: 0xf7ff4479
    3c44:	bmi	282790 <__assert_fail@plt+0x2803d0>
    3c48:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    3c4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3c50:	subsmi	r9, sl, r1, lsl #22
    3c54:	andlt	sp, r2, r1, lsl #2
    3c58:			; <UNDEFINED> instruction: 0xf7febd10
    3c5c:	svclt	0x0000e96a
    3c60:	andeq	pc, r1, r4, asr r1	; <UNPREDICTABLE>
    3c64:	andeq	r0, r0, r4, lsl r2
    3c68:	andeq	r0, r0, r5, asr #1
    3c6c:	andeq	pc, r1, r6, lsl r1	; <UNPREDICTABLE>
    3c70:	blmi	8164f4 <__assert_fail@plt+0x814134>
    3c74:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3c78:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3c7c:	ldmdavs	fp, {r2, r9, sl, lr}
    3c80:			; <UNDEFINED> instruction: 0xf04f9301
    3c84:			; <UNDEFINED> instruction: 0xf7fe0300
    3c88:	blmi	70387c <__assert_fail@plt+0x7014bc>
    3c8c:	bllt	214e80 <__assert_fail@plt+0x212ac0>
    3c90:	strbtmi	r2, [sl], -r5, lsl #6
    3c94:	strtmi	r2, [r0], -r2, lsl #2
    3c98:	blx	12c1c9c <__assert_fail@plt+0x12bf8dc>
    3c9c:	smlatbcs	r1, r2, r9, r6
    3ca0:			; <UNDEFINED> instruction: 0xf7fe6a60
    3ca4:			; <UNDEFINED> instruction: 0x4620e952
    3ca8:			; <UNDEFINED> instruction: 0xf7fe6a65
    3cac:	smlabtcs	r2, r3, lr, pc	; <UNPREDICTABLE>
    3cb0:	strtmi	r4, [r8], -r2, lsl #12
    3cb4:	bl	1cc1cb4 <__assert_fail@plt+0x1cbf8f4>
    3cb8:	strtmi	r9, [r0], -r0, lsl #18
    3cbc:	blx	ffdc1cc0 <__assert_fail@plt+0xffdbf900>
    3cc0:	blmi	316500 <__assert_fail@plt+0x314140>
    3cc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3cc8:	blls	5dd38 <__assert_fail@plt+0x5b978>
    3ccc:	qaddle	r4, sl, sp
    3cd0:	ldclt	0, cr11, [r0, #-12]!
    3cd4:	eorcs	r4, r0, #2560	; 0xa00
    3cd8:	tstcs	r1, sl, lsl #16
    3cdc:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    3ce0:			; <UNDEFINED> instruction: 0xf7fe681b
    3ce4:			; <UNDEFINED> instruction: 0xf06fe970
    3ce8:			; <UNDEFINED> instruction: 0xe7e90015
    3cec:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cf0:	andeq	pc, r1, ip, ror #1
    3cf4:	andeq	r0, r0, r4, lsl r2
    3cf8:	ldrdeq	pc, [r1], -r4
    3cfc:	muleq	r1, ip, r0
    3d00:	andeq	r0, r0, ip, lsr #4
    3d04:	andeq	sl, r0, sl, lsl #29
    3d08:	svcmi	0x00f0e92d
    3d0c:	svcmi	0x0098b0e7
    3d10:	blmi	fe62ed38 <__assert_fail@plt+0xfe62c978>
    3d14:	ldrbtmi	r4, [pc], #-1541	; 3d1c <__assert_fail@plt+0x195c>
    3d18:	adcvc	pc, sl, #1325400064	; 0x4f000000
    3d1c:	strtmi	r4, [r0], -lr, lsl #12
    3d20:	strdcs	r5, [r0, -fp]
    3d24:	cmnls	r5, #1769472	; 0x1b0000
    3d28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d2c:	b	bc1d2c <__assert_fail@plt+0xbbf96c>
    3d30:			; <UNDEFINED> instruction: 0x46284a91
    3d34:			; <UNDEFINED> instruction: 0x46234d91
    3d38:	tstcs	r0, sl, ror r4
    3d3c:			; <UNDEFINED> instruction: 0xf7fe5952
    3d40:	stmdavs	r3!, {r1, r2, r5, r6, r7, fp, sp, lr, pc}^
    3d44:			; <UNDEFINED> instruction: 0xf0002b00
    3d48:	stmiavs	r3!, {r0, r1, r4, r7, pc}
    3d4c:			; <UNDEFINED> instruction: 0xf0002b00
    3d50:	andcs	r8, r0, pc, lsl #1
    3d54:	blx	9bfd78 <__assert_fail@plt+0x9bd9b8>
    3d58:			; <UNDEFINED> instruction: 0xf7fe6860
    3d5c:			; <UNDEFINED> instruction: 0x4607eab2
    3d60:			; <UNDEFINED> instruction: 0xf7fe68a0
    3d64:	blmi	fe1be69c <__assert_fail@plt+0xfe1bc2dc>
    3d68:	smlabbcs	r6, r6, sl, r4
    3d6c:	smlsdxls	r0, fp, r4, r4
    3d70:			; <UNDEFINED> instruction: 0x4605447a
    3d74:			; <UNDEFINED> instruction: 0xf0072004
    3d78:	blmi	fe102a1c <__assert_fail@plt+0xfe10065c>
    3d7c:	andcs	r4, r4, r3, lsl #21
    3d80:	tstcs	r6, fp, ror r4
    3d84:	strls	r4, [r0, #-1146]	; 0xfffffb86
    3d88:	ldc2	0, cr15, [lr], #-28	; 0xffffffe4
    3d8c:	cmnlt	r8, r0, lsr #23
    3d90:	b	ff2c1d90 <__assert_fail@plt+0xff2bf9d0>
    3d94:	vadd.i8	d18, d0, d7
    3d98:	blmi	1f6410c <__assert_fail@plt+0x1f61d4c>
    3d9c:	bmi	1f54f90 <__assert_fail@plt+0x1f52bd0>
    3da0:	movwls	r2, #262	; 0x106
    3da4:	blmi	1f0bdbc <__assert_fail@plt+0x1f099fc>
    3da8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3dac:	stc2	0, cr15, [ip], #-28	; 0xffffffe4
    3db0:	cmplt	r0, r0, ror #18
    3db4:	b	8c1db4 <__assert_fail@plt+0x8bf9f4>
    3db8:	bmi	1e56ba0 <__assert_fail@plt+0x1e547e0>
    3dbc:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    3dc0:	andls	r4, r0, sl, ror r4
    3dc4:			; <UNDEFINED> instruction: 0xf0072004
    3dc8:	stmibvs	r0!, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    3dcc:			; <UNDEFINED> instruction: 0xf7feb1f0
    3dd0:	svcge	0x005de8b6
    3dd4:			; <UNDEFINED> instruction: 0x23204a73
    3dd8:	andls	r4, r0, #2046820352	; 0x7a000000
    3ddc:	addlt	r2, r5, #268435456	; 0x10000000
    3de0:	stmib	sp, {sl, fp}^
    3de4:	strmi	r0, [sp], -r3, lsl #10
    3de8:	stc2	10, cr15, [r5], {31}	; <UNPREDICTABLE>
    3dec:	stceq	6, cr4, [sp], #-100	; 0xffffff9c
    3df0:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    3df4:			; <UNDEFINED> instruction: 0xf7fe5c01
    3df8:	blmi	1afe960 <__assert_fail@plt+0x1afc5a0>
    3dfc:	tstcs	r6, fp, ror #20
    3e00:	andcs	r4, r4, fp, ror r4
    3e04:	smlsdxls	r0, sl, r4, r4
    3e08:	blx	fffbfe2e <__assert_fail@plt+0xfffbda6e>
    3e0c:	mvnslt	r6, r0, ror #19
    3e10:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e14:	bmi	19afb90 <__assert_fail@plt+0x19ad7d0>
    3e18:	ldrbtmi	r2, [sl], #-800	; 0xfffffce0
    3e1c:	andcs	r9, r1, #0, 4
    3e20:	sfmeq	f3, 1, [r0], {133}	; 0x85
    3e24:	streq	lr, [r3, #-2509]	; 0xfffff633
    3e28:	blx	7d5664 <__assert_fail@plt+0x7d32a4>
    3e2c:	ldrmi	pc, [r9], -r5, lsl #25
    3e30:	ldrtmi	r0, [r8], -sp, lsr #24
    3e34:			; <UNDEFINED> instruction: 0x5c01e9cd
    3e38:	b	fedc1e38 <__assert_fail@plt+0xfedbfa78>
    3e3c:	bmi	1796bb8 <__assert_fail@plt+0x17947f8>
    3e40:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    3e44:	ldrbtmi	r2, [sl], #-4
    3e48:			; <UNDEFINED> instruction: 0xf0079700
    3e4c:	blvc	d02dc8 <__assert_fail@plt+0xd00a08>
    3e50:	ldrtmi	fp, [r0], -fp, lsl #19
    3e54:	blx	fe741e5a <__assert_fail@plt+0xfe73fa9a>
    3e58:	bmi	160be64 <__assert_fail@plt+0x1609aa4>
    3e5c:	ldrbtmi	r4, [sl], #-2885	; 0xfffff4bb
    3e60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e64:	subsmi	r9, sl, r5, ror #22
    3e68:	rsblt	sp, r7, pc, ror r1
    3e6c:	svchi	0x00f0e8bd
    3e70:	rscscc	pc, pc, pc, asr #32
    3e74:			; <UNDEFINED> instruction: 0xf8d4e7f1
    3e78:	cmplt	r0, r0, asr r1
    3e7c:	b	1541e7c <__assert_fail@plt+0x153fabc>
    3e80:	stmdale	r6, {r0, fp, sp}
    3e84:			; <UNDEFINED> instruction: 0xf000494e
    3e88:	ldrtmi	r0, [r0], -r1, lsl #4
    3e8c:			; <UNDEFINED> instruction: 0xf7ff4479
    3e90:	stmdbvs	r0!, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    3e94:	sbcsle	r2, ip, r0, lsl #16
    3e98:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e9c:	strcs	r4, [r0, -r9, asr #22]
    3ea0:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
    3ea4:			; <UNDEFINED> instruction: 0x468c463a
    3ea8:	tstcs	r6, r4, lsl #12
    3eac:	strbtmi	r2, [r5], -r1
    3eb0:	blx	feabfed6 <__assert_fail@plt+0xfeabdb16>
    3eb4:	andcs	r4, r2, r4, asr #18
    3eb8:			; <UNDEFINED> instruction: 0xf0074479
    3ebc:	b	1542500 <__assert_fail@plt+0x1540140>
    3ec0:	suble	r0, sl, r5, lsl #6
    3ec4:			; <UNDEFINED> instruction: 0xf8df4b41
    3ec8:			; <UNDEFINED> instruction: 0xf8dfb108
    3ecc:	ldrbtmi	sl, [fp], #-264	; 0xfffffef8
    3ed0:	ldrbtmi	r9, [fp], #775	; 0x307
    3ed4:	ldrbtmi	r4, [sl], #2880	; 0xb40
    3ed8:	bleq	fe84030c <__assert_fail@plt+0xfe83df4c>
    3edc:	beq	84030c <__assert_fail@plt+0x83df4c>
    3ee0:	movwls	r4, #25723	; 0x647b
    3ee4:	blmi	f7bf38 <__assert_fail@plt+0xf79b78>
    3ee8:	ldrbtmi	r2, [fp], #-3871	; 0xfffff0e1
    3eec:			; <UNDEFINED> instruction: 0xf85ad823
    3ef0:	stmdblt	sl, {r0, r1, r2, r5, sp}
    3ef4:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
    3ef8:	mrscs	r9, LR_usr
    3efc:	andcs	r2, r4, r0, lsl #4
    3f00:	blx	fe0bff26 <__assert_fail@plt+0xfe0bdb66>
    3f04:	movweq	lr, #23124	; 0x5a54
    3f08:	streq	pc, [r1, -r7, lsl #2]
    3f0c:	stmdaeq	r3!, {r0, r2, r5, ip, lr, pc}^
    3f10:	stmdaeq	r1, {r2, ip, sp, lr, pc}
    3f14:	bicvc	lr, r5, #274432	; 0x43000
    3f18:			; <UNDEFINED> instruction: 0xf04f086a
    3f1c:	ldrmi	r0, [ip], -r0, lsl #18
    3f20:	movweq	lr, #39512	; 0x9a58
    3f24:	rscle	r4, sp, r5, lsl r6
    3f28:	movweq	lr, #23124	; 0x5a54
    3f2c:	blmi	b782a0 <__assert_fail@plt+0xb75ee0>
    3f30:	ldrbtmi	r2, [fp], #-3871	; 0xfffff0e1
    3f34:			; <UNDEFINED> instruction: 0xf1a7d9db
    3f38:	bcs	1047c0 <__assert_fail@plt+0x102400>
    3f3c:	bl	2f9f90 <__assert_fail@plt+0x2f7bd0>
    3f40:	stmdbls	r6, {r0, r1, r2, r7, r9}
    3f44:	stccs	8, cr15, [r0], {82}	; 0x52
    3f48:	svclt	0x00082a00
    3f4c:	ldrb	r4, [r3, sl, lsl #12]
    3f50:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    3f54:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    3f58:	stmdbmi	r4!, {r0, r5, r8, r9, sl, sp, lr, pc}
    3f5c:	ldrbtmi	r2, [r9], #-4
    3f60:			; <UNDEFINED> instruction: 0xf960f007
    3f64:	bls	1fdd40 <__assert_fail@plt+0x1fb980>
    3f68:			; <UNDEFINED> instruction: 0xf7fde7c6
    3f6c:	svclt	0x0000efe2
    3f70:	andeq	pc, r1, sl, asr #32
    3f74:	andeq	r0, r0, r4, lsl r2
    3f78:	andeq	pc, r1, r8, lsr #32
    3f7c:	andeq	r0, r0, r8, asr r2
    3f80:	andeq	sl, r0, r8, lsr lr
    3f84:	andeq	sl, r0, ip, lsr lr
    3f88:	andeq	sl, r0, r4, lsr lr
    3f8c:	andeq	sl, r0, r8, lsr lr
    3f90:	strdeq	sl, [r0], -r0
    3f94:	andeq	sl, r0, ip, lsr #28
    3f98:	andeq	sl, r0, sl, lsl lr
    3f9c:	andeq	sl, r0, r2, lsr #28
    3fa0:	andeq	sl, r0, r8, lsr #28
    3fa4:	andeq	sl, r0, r4, lsl lr
    3fa8:	andeq	sl, r0, r0, lsl #28
    3fac:	andeq	sl, r0, ip, lsl #28
    3fb0:	ldrdeq	sl, [r0], -r2
    3fb4:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3fb8:	andeq	sl, r0, sl, ror #27
    3fbc:	andeq	lr, r1, r2, lsl #30
    3fc0:	ldrdeq	sl, [r0], -ip
    3fc4:	muleq	r0, lr, sp
    3fc8:	muleq	r0, r8, sp
    3fcc:	andeq	sl, r0, lr, asr #25
    3fd0:	andeq	sp, r1, lr, lsr r9
    3fd4:	andeq	sp, r1, sl, lsr r9
    3fd8:			; <UNDEFINED> instruction: 0x0000acbc
    3fdc:	andeq	ip, r0, lr, lsl r8
    3fe0:	andeq	sl, r0, r6, lsr #25
    3fe4:	andeq	sl, r0, r2, ror #24
    3fe8:			; <UNDEFINED> instruction: 0x0001d8be
    3fec:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    3ff0:	strdlt	fp, [pc], r0
    3ff4:	stcge	14, cr4, [r1], {27}
    3ff8:			; <UNDEFINED> instruction: 0x46054b1b
    3ffc:	eorscs	r4, r0, #2113929216	; 0x7e000000
    4000:	strtmi	r2, [r0], -r0, lsl #2
    4004:	svcmi	0x001958f3
    4008:	movwls	r6, #55323	; 0xd81b
    400c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4010:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4014:			; <UNDEFINED> instruction: 0x46284a16
    4018:			; <UNDEFINED> instruction: 0x46214b16
    401c:	andls	r4, r7, #2046820352	; 0x7a000000
    4020:	ldrbtmi	r4, [fp], #-2581	; 0xfffff5eb
    4024:	ldrbtmi	r4, [pc], #-3605	; 402c <__assert_fail@plt+0x1c6c>
    4028:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    402c:	ldrbtmi	r9, [lr], #-772	; 0xfffffcfc
    4030:	ldcmi	3, cr9, [r3, #-24]	; 0xffffffe8
    4034:	blmi	517088 <__assert_fail@plt+0x514cc8>
    4038:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    403c:	ldrbtmi	r9, [fp], #-1795	; 0xfffff8fd
    4040:	movwls	r9, #42501	; 0xa605
    4044:	strpl	lr, [r8], #-2509	; 0xfffff633
    4048:			; <UNDEFINED> instruction: 0xf82cf7ff
    404c:	blmi	196890 <__assert_fail@plt+0x1944d0>
    4050:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4054:	blls	35e0c4 <__assert_fail@plt+0x35bd04>
    4058:	qaddle	r4, sl, r1
    405c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    4060:	svc	0x0066f7fd
    4064:	andeq	lr, r1, r4, ror #26
    4068:	andeq	r0, r0, r4, lsl r2
    406c:	andeq	sl, r0, r6, lsr ip
    4070:	andeq	sl, r0, r0, asr ip
    4074:			; <UNDEFINED> instruction: 0xfffffbcb
    4078:	andeq	sl, r0, r6, asr #24
    407c:	andeq	sl, r0, r6, lsr ip
    4080:			; <UNDEFINED> instruction: 0xfffffa25
    4084:	andeq	sl, r0, r6, asr r5
    4088:			; <UNDEFINED> instruction: 0xfffff9bb
    408c:	andeq	lr, r1, r0, lsl sp
    4090:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    4094:	ldrbtmi	r4, [ip], #2579	; 0xa13
    4098:	ldrlt	r6, [r0, #-2499]	; 0xfffff63d
    409c:			; <UNDEFINED> instruction: 0xf85cb086
    40a0:	stmdbge	r1, {r1, sp}
    40a4:	ldmdavs	r2, {r4, sl, fp, lr}
    40a8:			; <UNDEFINED> instruction: 0xf04f9205
    40ac:	andcs	r0, r0, #0, 4
    40b0:	addvs	r4, sl, ip, ror r4
    40b4:	andls	r9, r1, #33554432	; 0x2000000
    40b8:	ldmdblt	r3, {r1, r3, r6, r7, sp, lr}^
    40bc:	bmi	2d5924 <__assert_fail@plt+0x2d3564>
    40c0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    40c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    40c8:	subsmi	r9, sl, r5, lsl #22
    40cc:	andlt	sp, r6, r6, lsl #2
    40d0:	bmi	1f3518 <__assert_fail@plt+0x1f1158>
    40d4:			; <UNDEFINED> instruction: 0xf7fe447a
    40d8:	ldrb	pc, [r0, r5, ror #31]!	; <UNPREDICTABLE>
    40dc:	svc	0x0028f7fd
    40e0:	andeq	lr, r1, sl, asr #25
    40e4:	andeq	r0, r0, r4, lsl r2
    40e8:	andeq	r0, r0, sp, lsr #1
    40ec:	muleq	r1, lr, ip
    40f0:	andeq	sl, r0, r8, lsr #19
    40f4:			; <UNDEFINED> instruction: 0x4604b570
    40f8:	tstcs	r1, sp, lsl #26
    40fc:	ldrbtmi	r4, [sp], #-3597	; 0xfffff1f3
    4100:	bmi	35e314 <__assert_fail@plt+0x35bf54>
    4104:	stmibpl	sp!, {r3, r5, r9, sl, lr}
    4108:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    410c:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4110:	stmiavs	r3!, {r1, r3, r9, fp, lr}
    4114:	stmdavs	r8!, {r0, r8, sp}
    4118:			; <UNDEFINED> instruction: 0xf7fe447a
    411c:	bmi	23e2cc <__assert_fail@plt+0x23bf0c>
    4120:	smlatbcs	r1, r3, r8, r6
    4124:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    4128:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    412c:	ldcllt	0, cr2, [r0, #-0]
    4130:	andeq	lr, r1, r2, ror #24
    4134:	andeq	r0, r0, r0, ror r2
    4138:	strdeq	sl, [r0], -ip
    413c:	andeq	sl, r0, r4, lsl lr
    4140:	andeq	sl, r0, sl, lsr lr
    4144:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    4148:	blt	24214c <__assert_fail@plt+0x23fd8c>
    414c:	muleq	r0, r3, r0
    4150:	andcs	r4, r1, #32768	; 0x8000
    4154:			; <UNDEFINED> instruction: 0xf7ff4479
    4158:	svclt	0x0000b8e3
    415c:			; <UNDEFINED> instruction: 0xffffff39
    4160:	addlt	fp, r2, r0, lsl r5
    4164:	ldrd	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4168:			; <UNDEFINED> instruction: 0xf8df2305
    416c:	strmi	ip, [r4], -r4, rrx
    4170:			; <UNDEFINED> instruction: 0x461944fe
    4174:			; <UNDEFINED> instruction: 0xf85e466a
    4178:			; <UNDEFINED> instruction: 0xf8dcc00c
    417c:			; <UNDEFINED> instruction: 0xf8cdc000
    4180:			; <UNDEFINED> instruction: 0xf04fc004
    4184:			; <UNDEFINED> instruction: 0xf7fe0c00
    4188:	stmibvs	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    418c:	bvs	180c598 <__assert_fail@plt+0x180a1d8>
    4190:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    4194:	stmibvs	r2!, {r5, r6, r9, fp, sp, lr}^
    4198:			; <UNDEFINED> instruction: 0xf7fd2103
    419c:			; <UNDEFINED> instruction: 0x4620eed6
    41a0:			; <UNDEFINED> instruction: 0xffdaf7fe
    41a4:	stmdbmi	fp, {r4, r5, r8, fp, ip, sp, pc}
    41a8:	blls	15a38 <__assert_fail@plt+0x13678>
    41ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    41b0:			; <UNDEFINED> instruction: 0xf81af7ff
    41b4:	blmi	1969dc <__assert_fail@plt+0x19461c>
    41b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41bc:	blls	5e22c <__assert_fail@plt+0x5be6c>
    41c0:	qaddle	r4, sl, r1
    41c4:	ldclt	0, cr11, [r0, #-8]
    41c8:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    41cc:	strdeq	lr, [r1], -r0
    41d0:	andeq	r0, r0, r4, lsl r2
    41d4:	andeq	r0, r0, r7, asr #5
    41d8:	andeq	lr, r1, r8, lsr #23
    41dc:	blmi	796a58 <__assert_fail@plt+0x794698>
    41e0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    41e4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    41e8:	ldmdavs	fp, {r2, r9, sl, lr}
    41ec:			; <UNDEFINED> instruction: 0xf04f9301
    41f0:			; <UNDEFINED> instruction: 0xf7fe0300
    41f4:	blmi	683310 <__assert_fail@plt+0x680f50>
    41f8:	biclt	r4, r0, fp, ror r4
    41fc:	strbtmi	r2, [sl], -r5, lsl #6
    4200:	strtmi	r2, [r0], -r4, lsl #2
    4204:			; <UNDEFINED> instruction: 0xff94f7fe
    4208:	tstcs	r1, r0, ror #20
    420c:			; <UNDEFINED> instruction: 0xf7fd69a2
    4210:	stmdbls	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    4214:			; <UNDEFINED> instruction: 0xf7ff4620
    4218:	bmi	482344 <__assert_fail@plt+0x47ff84>
    421c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    4220:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4224:	subsmi	r9, sl, r1, lsl #22
    4228:	andlt	sp, r2, r1, lsl r1
    422c:	bmi	373674 <__assert_fail@plt+0x3712b4>
    4230:	ldmpl	fp, {r5, r9, sl, lr}
    4234:			; <UNDEFINED> instruction: 0xf7fe681c
    4238:	bmi	303234 <__assert_fail@plt+0x300e74>
    423c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4240:	strtmi	r4, [r0], -r3, lsl #12
    4244:	svc	0x00d4f7fd
    4248:	andseq	pc, r5, pc, rrx
    424c:			; <UNDEFINED> instruction: 0xf7fde7e5
    4250:	svclt	0x0000ee70
    4254:	andeq	lr, r1, r0, lsl #23
    4258:	andeq	r0, r0, r4, lsl r2
    425c:	andeq	lr, r1, r8, ror #22
    4260:	andeq	lr, r1, r2, asr #22
    4264:	andeq	r0, r0, ip, lsr #4
    4268:	andeq	sl, r0, lr, lsr sp
    426c:	addlt	fp, sl, r0, ror r5
    4270:	cdpge	12, 0, cr4, cr3, cr1, {1}
    4274:	ldrbtmi	r4, [ip], #-2337	; 0xfffff6df
    4278:	stcmi	0, cr9, [r1, #-4]!
    427c:	strmi	r5, [r4], -r1, ror #16
    4280:	ldrbtmi	r4, [sp], #-2848	; 0xfffff4e0
    4284:	stmdavs	r9, {r5, r9, fp, lr}
    4288:			; <UNDEFINED> instruction: 0xf04f9109
    428c:	ldrbtmi	r0, [fp], #-256	; 0xffffff00
    4290:	movwpl	lr, #18893	; 0x49cd
    4294:	movwcs	r4, #1146	; 0x47a
    4298:	teqvs	r3, r6, lsl #4
    429c:	cmnvs	r3, r3, lsl #6
    42a0:	blx	ffbc22a2 <__assert_fail@plt+0xffbbfee2>
    42a4:	ldrbtmi	r4, [fp], #-2841	; 0xfffff4e7
    42a8:			; <UNDEFINED> instruction: 0x4620b9b8
    42ac:	blx	ff0c22ae <__assert_fail@plt+0xff0bfeee>
    42b0:	strtmi	r4, [r0], -r3, lsl #12
    42b4:			; <UNDEFINED> instruction: 0xf7fe6463
    42b8:	bmi	58322c <__assert_fail@plt+0x580e6c>
    42bc:			; <UNDEFINED> instruction: 0x46204631
    42c0:			; <UNDEFINED> instruction: 0xf7fe447a
    42c4:	bmi	503e88 <__assert_fail@plt+0x501ac8>
    42c8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    42cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    42d0:	subsmi	r9, sl, r9, lsl #22
    42d4:	andlt	sp, sl, sp, lsl #2
    42d8:	stcmi	13, cr11, [pc], {112}	; 0x70
    42dc:	stmdami	pc, {r0, r1, r5, r9, sp}	; <UNPREDICTABLE>
    42e0:	ldmdbpl	fp, {r0, r8, sp}
    42e4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    42e8:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    42ec:	andseq	pc, r5, pc, rrx
    42f0:			; <UNDEFINED> instruction: 0xf7fde7e9
    42f4:	svclt	0x0000ee1e
    42f8:	andeq	lr, r1, sl, ror #21
    42fc:	andeq	r0, r0, r4, lsl r2
    4300:			; <UNDEFINED> instruction: 0xfffffe6f
    4304:	muleq	r0, r6, r4
    4308:	andeq	r0, r0, r9, lsl #1
    430c:			; <UNDEFINED> instruction: 0x0001eaba
    4310:			; <UNDEFINED> instruction: 0x0000a7bc
    4314:	muleq	r1, r6, sl
    4318:	andeq	r0, r0, ip, lsr #4
    431c:			; <UNDEFINED> instruction: 0x0000acb0
    4320:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    4324:	ldrbtmi	r4, [ip], #2338	; 0x922
    4328:	ldrlt	r4, [r0, #-2850]!	; 0xfffff4de
    432c:			; <UNDEFINED> instruction: 0xf85cb089
    4330:	stcge	0, cr1, [r1, #-4]
    4334:	ldrbtmi	r4, [fp], #-3104	; 0xfffff3e0
    4338:	stmdavs	r9, {r5, r9, fp, lr}
    433c:			; <UNDEFINED> instruction: 0xf04f9107
    4340:	ldrbtmi	r0, [ip], #-256	; 0xffffff00
    4344:	ldrbtmi	r9, [sl], #-771	; 0xfffffcfd
    4348:	strls	r2, [r2], #-768	; 0xfffffd00
    434c:			; <UNDEFINED> instruction: 0x612b4604
    4350:	cmnvs	fp, r1, lsl #6
    4354:			; <UNDEFINED> instruction: 0xf7fe9204
    4358:	blmi	6831ac <__assert_fail@plt+0x680dec>
    435c:	ldmiblt	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    4360:			; <UNDEFINED> instruction: 0xf7fe4620
    4364:	strmi	pc, [r3], -r7, ror #22
    4368:	strtvs	r4, [r3], #1568	; 0x620
    436c:	blx	fe04236e <__assert_fail@plt+0xfe03ffae>
    4370:			; <UNDEFINED> instruction: 0x46294a14
    4374:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    4378:	mrc2	7, 4, pc, cr4, cr14, {7}
    437c:	blmi	316bcc <__assert_fail@plt+0x31480c>
    4380:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4384:	blls	1de3f4 <__assert_fail@plt+0x1dc034>
    4388:	qaddle	r4, sl, sp
    438c:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    4390:	eorcs	r4, r1, #3584	; 0xe00
    4394:	tstcs	r1, lr, lsl #16
    4398:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    439c:			; <UNDEFINED> instruction: 0xf7fd681b
    43a0:			; <UNDEFINED> instruction: 0xf06fee12
    43a4:			; <UNDEFINED> instruction: 0xe7e90015
    43a8:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    43ac:	andeq	lr, r1, sl, lsr sl
    43b0:	andeq	r0, r0, r4, lsl r2
    43b4:	andeq	sl, r0, r2, lsl #25
    43b8:			; <UNDEFINED> instruction: 0xfffffdaf
    43bc:	andeq	r0, r0, fp, lsl #1
    43c0:	andeq	lr, r1, r4, lsl #20
    43c4:	andeq	sl, r0, r6, lsl #14
    43c8:	andeq	lr, r1, r0, ror #19
    43cc:	andeq	r0, r0, ip, lsr #4
    43d0:	andeq	sl, r0, r6, lsr #24
    43d4:	blmi	8d6c64 <__assert_fail@plt+0x8d48a4>
    43d8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    43dc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    43e0:	ldmdavs	fp, {r2, r9, sl, lr}
    43e4:			; <UNDEFINED> instruction: 0xf04f9303
    43e8:			; <UNDEFINED> instruction: 0xf7fe0300
    43ec:	blmi	7c3118 <__assert_fail@plt+0x7c0d58>
    43f0:	bllt	e155e4 <__assert_fail@plt+0xe13224>
    43f4:			; <UNDEFINED> instruction: 0xf7fe4620
    43f8:	movwcs	pc, #23325	; 0x5b1d	; <UNPREDICTABLE>
    43fc:	tstcs	r3, r2, lsl #20
    4400:	strtmi	r4, [r0], -r5, lsl #12
    4404:	mrc2	7, 4, pc, cr4, cr14, {7}
    4408:	bvs	181f598 <__assert_fail@plt+0x181d1d8>
    440c:			; <UNDEFINED> instruction: 0xf7fd2102
    4410:	stcvs	15, cr14, [r2], #792	; 0x318
    4414:	cmpcs	r1, r0, ror #20
    4418:	svc	0x00c0f7fd
    441c:	strtmi	r6, [sl], -r0, ror #20
    4420:			; <UNDEFINED> instruction: 0xf7fd2133
    4424:	stmdbls	r2, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4428:			; <UNDEFINED> instruction: 0xf7fe4620
    442c:	andls	pc, r1, pc, lsr pc	; <UNPREDICTABLE>
    4430:	blmi	316c70 <__assert_fail@plt+0x3148b0>
    4434:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4438:	blls	de4a8 <__assert_fail@plt+0xdc0e8>
    443c:	qaddle	r4, sl, sp
    4440:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4444:	eorcs	r4, r2, #2560	; 0xa00
    4448:	tstcs	r1, sl, lsl #16
    444c:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    4450:			; <UNDEFINED> instruction: 0xf7fd681b
    4454:			; <UNDEFINED> instruction: 0xf06fedb8
    4458:			; <UNDEFINED> instruction: 0xe7e90015
    445c:	stcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    4460:	andeq	lr, r1, r8, lsl #19
    4464:	andeq	r0, r0, r4, lsl r2
    4468:	andeq	lr, r1, r0, ror r9
    446c:	andeq	lr, r1, ip, lsr #18
    4470:	andeq	r0, r0, ip, lsr #4
    4474:	muleq	r0, r6, fp
    4478:	svcmi	0x00f0e92d
    447c:	svcmi	0x00bbb0e7
    4480:	blmi	feeef4a8 <__assert_fail@plt+0xfeeed0e8>
    4484:	ldrbtmi	r4, [pc], #-1541	; 448c <__assert_fail@plt+0x20cc>
    4488:	adcvc	pc, sl, #1325400064	; 0x4f000000
    448c:	strtmi	r4, [r0], -lr, lsl #12
    4490:	strdcs	r5, [r0, -fp]
    4494:	ldmdavs	fp, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, lr}
    4498:			; <UNDEFINED> instruction: 0xf04f9365
    449c:			; <UNDEFINED> instruction: 0xf7fd0300
    44a0:	bmi	fed7fe80 <__assert_fail@plt+0xfed7dac0>
    44a4:			; <UNDEFINED> instruction: 0x4628447f
    44a8:	tstcs	r0, r3, lsr #12
    44ac:			; <UNDEFINED> instruction: 0xf7fd58ba
    44b0:	stmdavs	r0!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}^
    44b4:			; <UNDEFINED> instruction: 0xf0002800
    44b8:	stmiavs	r3!, {r1, r4, r6, r7, pc}
    44bc:			; <UNDEFINED> instruction: 0xf0002b00
    44c0:	stmiavs	r3!, {r1, r2, r3, r6, r7, pc}^
    44c4:			; <UNDEFINED> instruction: 0xf0002b00
    44c8:			; <UNDEFINED> instruction: 0xf7fd8140
    44cc:			; <UNDEFINED> instruction: 0x4682eefa
    44d0:			; <UNDEFINED> instruction: 0xf7fd68e0
    44d4:			; <UNDEFINED> instruction: 0x4605eef6
    44d8:			; <UNDEFINED> instruction: 0xf7fd68a0
    44dc:			; <UNDEFINED> instruction: 0x4607ee90
    44e0:			; <UNDEFINED> instruction: 0xf0062000
    44e4:	bmi	fe983e68 <__assert_fail@plt+0xfe981aa8>
    44e8:	mrscs	r2, LR_und
    44ec:	andcs	r4, r2, sl, ror r4
    44f0:	andge	pc, r0, sp, asr #17
    44f4:			; <UNDEFINED> instruction: 0xff68f006
    44f8:	bmi	fe897384 <__assert_fail@plt+0xfe894fc4>
    44fc:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    4500:	ldrbtmi	r2, [sl], #-4
    4504:			; <UNDEFINED> instruction: 0xf0079700
    4508:	blmi	fe80270c <__assert_fail@plt+0xfe80034c>
    450c:	mulcs	r4, pc, sl	; <UNPREDICTABLE>
    4510:	tstcs	r6, fp, ror r4
    4514:	strls	r4, [r0, #-1146]	; 0xfffffb86
    4518:			; <UNDEFINED> instruction: 0xff56f006
    451c:	mvnslt	r6, r0, lsr #20
    4520:	stc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    4524:	bmi	fe6b02a0 <__assert_fail@plt+0xfe6adee0>
    4528:	ldrbtmi	r2, [sl], #-800	; 0xfffffce0
    452c:	andcs	r9, r1, #0, 4
    4530:	sfmeq	f3, 1, [r0], {133}	; 0x85
    4534:	streq	lr, [r3, #-2509]	; 0xfffff633
    4538:	blx	7d5d74 <__assert_fail@plt+0x7d39b4>
    453c:	ldrmi	pc, [r9], -r5, lsl #25
    4540:	ldrtmi	r0, [r8], -sp, lsr #24
    4544:			; <UNDEFINED> instruction: 0x5c01e9cd
    4548:	svc	0x002ef7fd
    454c:	bmi	fe497398 <__assert_fail@plt+0xfe494fd8>
    4550:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    4554:	ldrbtmi	r2, [sl], #-4
    4558:			; <UNDEFINED> instruction: 0xf0079700
    455c:	bvs	18426b8 <__assert_fail@plt+0x18402f8>
    4560:			; <UNDEFINED> instruction: 0xf7fdb150
    4564:	blmi	fe380024 <__assert_fail@plt+0xfe37dc64>
    4568:	smlabbcs	r6, sp, sl, r4
    456c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4570:	andcs	r9, r4, r0
    4574:			; <UNDEFINED> instruction: 0xff28f006
    4578:	cmplt	r0, r0, lsr #21
    457c:	mcr	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4580:	bmi	fe2573a8 <__assert_fail@plt+0xfe254fe8>
    4584:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    4588:	andls	r4, r0, sl, ror r4
    458c:			; <UNDEFINED> instruction: 0xf0062004
    4590:	bvs	ff844204 <__assert_fail@plt+0xff841e44>
    4594:			; <UNDEFINED> instruction: 0xf7fdb150
    4598:	blmi	fe1400c0 <__assert_fail@plt+0xfe13dd00>
    459c:	smlabbcs	r6, r4, sl, r4
    45a0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    45a4:	andcs	r9, r4, r0
    45a8:			; <UNDEFINED> instruction: 0xff0ef006
    45ac:	cmnlt	r8, r0, lsr #22
    45b0:	mrc	7, 5, APSR_nzcv, cr10, cr13, {7}
    45b4:	vadd.i8	d18, d0, d5
    45b8:	blmi	1fa489c <__assert_fail@plt+0x1fa24dc>
    45bc:	bmi	1f957b0 <__assert_fail@plt+0x1f933f0>
    45c0:	movwls	r2, #262	; 0x106
    45c4:	blmi	1f4c5dc <__assert_fail@plt+0x1f4a21c>
    45c8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    45cc:			; <UNDEFINED> instruction: 0xf81cf007
    45d0:	cmnlt	r8, r0, ror #22
    45d4:	mcr	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    45d8:	vadd.i8	d18, d0, d11
    45dc:	blmi	1e2488c <__assert_fail@plt+0x1e224cc>
    45e0:	bmi	1e157d4 <__assert_fail@plt+0x1e13414>
    45e4:	movwls	r2, #262	; 0x106
    45e8:	blmi	1dcc600 <__assert_fail@plt+0x1dca240>
    45ec:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    45f0:			; <UNDEFINED> instruction: 0xf80af007
    45f4:	ldrdeq	pc, [ip], #132	; 0x84
    45f8:			; <UNDEFINED> instruction: 0xf8d4b1f8
    45fc:	mvnlt	r3, r8, asr #1
    4600:	ldcl	7, cr15, [ip, #1012]!	; 0x3f4
    4604:			; <UNDEFINED> instruction: 0xf8d44607
    4608:			; <UNDEFINED> instruction: 0xf7fd00c8
    460c:	blmi	1bfff7c <__assert_fail@plt+0x1bfdbbc>
    4610:	tstcs	r6, pc, ror #20
    4614:	smlsdxls	r0, fp, r4, r4
    4618:			; <UNDEFINED> instruction: 0x4605447a
    461c:			; <UNDEFINED> instruction: 0xf0062004
    4620:	blvc	d045f4 <__assert_fail@plt+0xd02234>
    4624:	cmnle	ip, r0, lsl #22
    4628:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    462c:	tstcs	r6, sl, ror #20
    4630:	strls	r2, [r0, #-4]
    4634:			; <UNDEFINED> instruction: 0xf006447a
    4638:	blvc	d0415c <__assert_fail@plt+0xd01d9c>
    463c:			; <UNDEFINED> instruction: 0x4630b993
    4640:			; <UNDEFINED> instruction: 0xffa6f7fe
    4644:	bmi	194c650 <__assert_fail@plt+0x194a290>
    4648:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    464c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4650:	subsmi	r9, sl, r5, ror #22
    4654:	addhi	pc, r7, r0, asr #32
    4658:	pop	{r0, r1, r2, r5, r6, ip, sp, pc}
    465c:			; <UNDEFINED> instruction: 0xf04f8ff0
    4660:	udf	#783	; 0x30f
    4664:	stmdacs	r0, {r5, r8, fp, sp, lr}
    4668:			; <UNDEFINED> instruction: 0xf7fdd0e9
    466c:	blmi	173f814 <__assert_fail@plt+0x173d454>
    4670:	strls	r2, [r0, -r0, lsl #14]
    4674:			; <UNDEFINED> instruction: 0x463a447b
    4678:	strmi	r4, [r4], -ip, lsl #13
    467c:	andcs	r2, r1, r6, lsl #2
    4680:			; <UNDEFINED> instruction: 0xf0064665
    4684:	ldmdbmi	r7, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4688:	ldrbtmi	r2, [r9], #-2
    468c:	stc2	0, cr15, [r6, #24]!
    4690:	movweq	lr, #23124	; 0x5a54
    4694:	blmi	15387e8 <__assert_fail@plt+0x1536428>
    4698:	ldrsblt	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    469c:	ldrsbge	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    46a0:	movwls	r4, #29819	; 0x747b
    46a4:	blmi	14d5a98 <__assert_fail@plt+0x14d36d8>
    46a8:			; <UNDEFINED> instruction: 0xf10b44fa
    46ac:			; <UNDEFINED> instruction: 0xf10a0bc8
    46b0:	ldrbtmi	r0, [fp], #-2632	; 0xfffff5b8
    46b4:	ands	r9, r3, r6, lsl #6
    46b8:	svccs	0x001f4b4f
    46bc:	stmdale	r3!, {r0, r1, r3, r4, r5, r6, sl, lr}
    46c0:	eorcs	pc, r7, sl, asr r8	; <UNPREDICTABLE>
    46c4:	bmi	1372af4 <__assert_fail@plt+0x1370734>
    46c8:	andls	r4, r0, #2046820352	; 0x7a000000
    46cc:	andcs	r2, r0, #-2147483647	; 0x80000001
    46d0:			; <UNDEFINED> instruction: 0xf0062004
    46d4:	b	1544540 <__assert_fail@plt+0x1542180>
    46d8:			; <UNDEFINED> instruction: 0xf1070305
    46dc:	eorle	r0, lr, r1, lsl #14
    46e0:			; <UNDEFINED> instruction: 0xf0040863
    46e4:	b	10c66f0 <__assert_fail@plt+0x10c4330>
    46e8:	stmdaeq	sl!, {r0, r2, r6, r7, r8, r9, ip, sp, lr}^
    46ec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    46f0:	b	1615f68 <__assert_fail@plt+0x1613ba8>
    46f4:	ldrmi	r0, [r5], -r9, lsl #6
    46f8:	b	1538ab4 <__assert_fail@plt+0x15366f4>
    46fc:	sbcsle	r0, fp, r5, lsl #6
    4700:	svccs	0x001f4b3f
    4704:	ldmible	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4708:	eoreq	pc, r0, #-1073741783	; 0xc0000029
    470c:	stmdale	r8!, {r0, r2, r9, fp, sp}
    4710:	addeq	lr, r7, #11264	; 0x2c00
    4714:			; <UNDEFINED> instruction: 0xf8529906
    4718:	bcs	f920 <__assert_fail@plt+0xd560>
    471c:	strmi	fp, [sl], -r8, lsl #30
    4720:	blmi	e3e674 <__assert_fail@plt+0xe3c2b4>
    4724:			; <UNDEFINED> instruction: 0xe781447b
    4728:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    472c:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    4730:	blmi	dbe44c <__assert_fail@plt+0xdbc08c>
    4734:	bl	d5928 <__assert_fail@plt+0xd3568>
    4738:	stmibvs	r3, {r7}
    473c:	ldmdbmi	r4!, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
    4740:	ldrbtmi	r2, [r9], #-4
    4744:	stc2l	0, cr15, [lr, #-24]!	; 0xffffffe8
    4748:	blmi	cbe534 <__assert_fail@plt+0xcbc174>
    474c:	ldmdami	r2!, {r0, r1, r2, r5, r9, sp}
    4750:	ldmpl	fp!, {r0, r8, sp}^
    4754:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    4758:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    475c:	rscscc	pc, pc, pc, asr #32
    4760:	bls	1fe52c <__assert_fail@plt+0x1fc16c>
    4764:			; <UNDEFINED> instruction: 0xf7fde7b1
    4768:	svclt	0x0000ebe4
    476c:	ldrdeq	lr, [r1], -sl
    4770:	andeq	r0, r0, r4, lsl r2
    4774:			; <UNDEFINED> instruction: 0x0001e8bc
    4778:	andeq	r0, r0, r8, asr r2
    477c:	andeq	sl, r0, r0, asr #13
    4780:	andeq	sl, r0, lr, lsl fp
    4784:			; <UNDEFINED> instruction: 0x0000a6ba
    4788:	andeq	sl, r0, r0, ror #22
    478c:	andeq	fp, r0, r8, lsr r2
    4790:	andeq	sl, r0, r2, asr #13
    4794:	ldrdeq	sl, [r0], -r6
    4798:	andeq	sl, r0, r6, ror #21
    479c:	andeq	sl, r0, r0, ror #21
    47a0:	andeq	sl, r0, r6, ror #21
    47a4:	ldrdeq	sl, [r0], -r2
    47a8:	ldrdeq	sl, [r0], -ip
    47ac:	andeq	sl, r0, ip, asr #21
    47b0:	ldrdeq	sl, [r0], -r2
    47b4:	andeq	sl, r0, r0, ror #11
    47b8:			; <UNDEFINED> instruction: 0x0000aabc
    47bc:	andeq	sl, r0, lr, lsr #21
    47c0:			; <UNDEFINED> instruction: 0x0000a5bc
    47c4:			; <UNDEFINED> instruction: 0x0000aab4
    47c8:	muleq	r0, lr, sl
    47cc:	muleq	r0, ip, sl
    47d0:	andeq	sl, r0, r0, lsr #19
    47d4:	andeq	ip, r0, r2, asr r2
    47d8:	andeq	sl, r0, r8, lsl #21
    47dc:	andeq	lr, r1, r6, lsl r7
    47e0:	andeq	sl, r0, ip, asr #11
    47e4:	andeq	sl, r0, r6, asr #11
    47e8:	strdeq	sl, [r0], -ip
    47ec:	andeq	sp, r1, r0, lsr #4
    47f0:	andeq	sp, r1, ip, lsl r2
    47f4:	andeq	sl, r0, sl, ror #9
    47f8:	andeq	ip, r0, ip, asr #32
    47fc:	ldrdeq	sl, [r0], -r4
    4800:	muleq	r0, r0, r4
    4804:	andeq	sl, r0, r4, ror #17
    4808:	muleq	r1, sl, r1
    480c:	muleq	r1, r0, r1
    4810:	andeq	sl, r0, r6, lsl r5
    4814:	andeq	r0, r0, ip, lsr #4
    4818:	andeq	sl, r0, ip, lsr r0
    481c:			; <UNDEFINED> instruction: 0xb091b5f0
    4820:	stcge	14, cr4, [r1], {30}
    4824:			; <UNDEFINED> instruction: 0x46054b1e
    4828:	eorscs	r4, r8, #2113929216	; 0x7e000000
    482c:	strtmi	r2, [r0], -r0, lsl #2
    4830:	mrcmi	8, 0, r5, cr12, cr3, {7}
    4834:	movwls	r6, #63515	; 0xf81b
    4838:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    483c:	stc	7, cr15, [r6], #1012	; 0x3f4
    4840:			; <UNDEFINED> instruction: 0x46284a19
    4844:	blmi	6560d0 <__assert_fail@plt+0x653d10>
    4848:	ldrbtmi	r4, [sl], #-3353	; 0xfffff2e7
    484c:	ldrbtmi	r4, [lr], #-3097	; 0xfffff3e7
    4850:	andvs	lr, r6, #3358720	; 0x334000
    4854:	bmi	615a48 <__assert_fail@plt+0x613688>
    4858:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    485c:	movwls	r9, #33538	; 0x8302
    4860:	movwls	r4, #42106	; 0xa47a
    4864:	strls	r9, [r4], #-1283	; 0xfffffafd
    4868:	ldcmi	15, cr4, [r5, #-80]	; 0xffffffb0
    486c:	ldrbtmi	r4, [pc], #-3093	; 4874 <__assert_fail@plt+0x24b4>
    4870:	ldrbtmi	r4, [sp], #-2837	; 0xfffff4eb
    4874:	smlsdxls	r5, ip, r4, r4
    4878:	strls	r4, [r9, #-1147]	; 0xfffffb85
    487c:	movwmi	lr, #47565	; 0xb9cd
    4880:	ldc2	7, cr15, [r0], {254}	; 0xfe
    4884:	blmi	1970d0 <__assert_fail@plt+0x194d10>
    4888:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    488c:	blls	3de8fc <__assert_fail@plt+0x3dc53c>
    4890:	qaddle	r4, sl, r1
    4894:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    4898:	bl	12c2894 <__assert_fail@plt+0x12c04d4>
    489c:	andeq	lr, r1, r8, lsr r5
    48a0:	andeq	r0, r0, r4, lsl r2
    48a4:			; <UNDEFINED> instruction: 0xfffff8f3
    48a8:	andeq	sl, r0, r2, lsl r4
    48ac:			; <UNDEFINED> instruction: 0xfffff8f9
    48b0:	andeq	sl, r0, r4, ror r8
    48b4:			; <UNDEFINED> instruction: 0xfffffa0f
    48b8:	andeq	sl, r0, r8, ror r8
    48bc:	andeq	sl, r0, r2, ror #16
    48c0:	strdeq	sl, [r0], -r2
    48c4:	andeq	r9, r0, ip, lsl sp
    48c8:			; <UNDEFINED> instruction: 0xfffff879
    48cc:	ldrdeq	lr, [r1], -r8
    48d0:	tstcs	r1, r1, lsr sl
    48d4:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    48d8:	stmvs	r3, {r4, r5, sl, fp, lr}
    48dc:	bmi	c16124 <__assert_fail@plt+0xc13d64>
    48e0:	ldrbtmi	r5, [sl], #-2308	; 0xfffff6fc
    48e4:			; <UNDEFINED> instruction: 0xf7fd6820
    48e8:	stmdami	lr!, {r2, r7, sl, fp, sp, lr, pc}
    48ec:	andscs	r6, lr, #2293760	; 0x230000
    48f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    48f4:	bl	19c28f0 <__assert_fail@plt+0x19c0530>
    48f8:	stmdavs	r3!, {r0, r1, r3, r5, fp, lr}
    48fc:	tstcs	r1, ip, lsr #4
    4900:			; <UNDEFINED> instruction: 0xf7fd4478
    4904:	stmdami	r9!, {r5, r6, r8, r9, fp, sp, lr, pc}
    4908:	eorcs	r6, fp, #2293760	; 0x230000
    490c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4910:	bl	164290c <__assert_fail@plt+0x164054c>
    4914:	stmdavs	r3!, {r1, r2, r5, fp, lr}
    4918:	tstcs	r1, r6, asr #4
    491c:			; <UNDEFINED> instruction: 0xf7fd4478
    4920:	stmdami	r4!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    4924:	eorcs	r6, lr, #2293760	; 0x230000
    4928:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    492c:	bl	12c2928 <__assert_fail@plt+0x12c0568>
    4930:	stmdavs	r3!, {r0, r5, fp, lr}
    4934:	tstcs	r1, r9, asr #4
    4938:			; <UNDEFINED> instruction: 0xf7fd4478
    493c:	ldmdami	pc, {r2, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4940:	eorcs	r6, fp, #2293760	; 0x230000
    4944:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4948:	bl	f42944 <__assert_fail@plt+0xf40584>
    494c:	stmdavs	r3!, {r2, r3, r4, fp, lr}
    4950:	tstcs	r1, r6, asr #4
    4954:			; <UNDEFINED> instruction: 0xf7fd4478
    4958:	ldmdami	sl, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    495c:	eorcs	r6, r5, #2293760	; 0x230000
    4960:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4964:	bl	bc2960 <__assert_fail@plt+0xbc05a0>
    4968:	stmdavs	r3!, {r0, r1, r2, r4, fp, lr}
    496c:	tstcs	r1, r0, asr #4
    4970:			; <UNDEFINED> instruction: 0xf7fd4478
    4974:	ldmdami	r5, {r3, r5, r8, r9, fp, sp, lr, pc}
    4978:	eorcs	r6, r5, #2293760	; 0x230000
    497c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4980:	bl	84297c <__assert_fail@plt+0x8405bc>
    4984:	stmdavs	r3!, {r1, r4, fp, lr}
    4988:	tstcs	r1, r0, asr #4
    498c:			; <UNDEFINED> instruction: 0xf7fd4478
    4990:	andcs	lr, r0, sl, lsl fp
    4994:	svclt	0x0000bd10
    4998:	andeq	lr, r1, sl, lsl #9
    499c:	andeq	r0, r0, r0, ror r2
    49a0:	andeq	sl, r0, r2, lsl #21
    49a4:	andeq	sl, r0, r6, lsl #21
    49a8:	muleq	r0, r8, sl
    49ac:			; <UNDEFINED> instruction: 0x0000aaba
    49b0:	ldrdeq	sl, [r0], -r8
    49b4:	andeq	sl, r0, r2, lsl fp
    49b8:	andeq	sl, r0, r4, lsr fp
    49bc:	andeq	sl, r0, r2, ror fp
    49c0:	muleq	r0, r0, fp
    49c4:	andeq	sl, r0, sl, asr #23
    49c8:	andeq	sl, r0, r4, ror #23
    49cc:	andeq	sl, r0, sl, lsl ip
    49d0:	andeq	sl, r0, r4, lsr ip
    49d4:	addslt	fp, r0, r0, ror r5
    49d8:	cdpge	13, 0, cr4, cr1, cr9, {1}
    49dc:	strmi	r4, [r4], -r9, lsr #22
    49e0:	eorscs	r4, r8, #2097152000	; 0x7d000000
    49e4:	ldrtmi	r2, [r0], -r0, lsl #2
    49e8:	stcmi	8, cr5, [r7, #-940]!	; 0xfffffc54
    49ec:	movwls	r6, #63515	; 0xf81b
    49f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    49f4:	bl	ff2c29f0 <__assert_fail@plt+0xff2c0630>
    49f8:	ldrbtmi	r4, [sp], #-2340	; 0xfffff6dc
    49fc:	strtmi	r4, [r0], -r4, lsr #20
    4a00:	ldrbtmi	r4, [r9], #-2852	; 0xfffff4dc
    4a04:	tstls	r2, sl, ror r4
    4a08:	andls	r4, r3, #2063597568	; 0x7b000000
    4a0c:	stmdbmi	r2!, {r2, r8, r9, ip, pc}
    4a10:	blmi	8d72a0 <__assert_fail@plt+0x8d4ee0>
    4a14:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    4a18:	ldrbtmi	r9, [fp], #-1285	; 0xfffffafb
    4a1c:	andls	r9, r7, #-2147483647	; 0x80000001
    4a20:	stcmi	3, cr9, [r0, #-32]!	; 0xffffffe0
    4a24:	bmi	856eac <__assert_fail@plt+0x854aec>
    4a28:	blmi	855c24 <__assert_fail@plt+0x853864>
    4a2c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    4a30:	smlabtpl	r9, sp, r9, lr
    4a34:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4a38:			; <UNDEFINED> instruction: 0xf7fd230b
    4a3c:	stmdacs	r1, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4a40:	bmi	738a84 <__assert_fail@plt+0x7366c4>
    4a44:			; <UNDEFINED> instruction: 0x46204631
    4a48:			; <UNDEFINED> instruction: 0xf7fe447a
    4a4c:	bmi	6c3700 <__assert_fail@plt+0x6c1340>
    4a50:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4a54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a58:	subsmi	r9, sl, pc, lsl #22
    4a5c:	andslt	sp, r0, sp, lsl #2
    4a60:	tstcs	r0, r0, ror sp
    4a64:			; <UNDEFINED> instruction: 0xf7fe4620
    4a68:	stmdacs	r0, {r0, r1, r4, r5, sl, fp, ip, sp, lr, pc}
    4a6c:	ldmdbmi	r3, {r0, r3, r5, r6, r7, ip, lr, pc}
    4a70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4a74:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    4a78:			; <UNDEFINED> instruction: 0xf7fde7e9
    4a7c:	svclt	0x0000ea5a
    4a80:	andeq	lr, r1, r0, lsl #7
    4a84:	andeq	r0, r0, r4, lsl r2
    4a88:	andeq	sl, r0, lr, lsl #24
    4a8c:	strheq	r0, [r0], -fp
    4a90:	andeq	sl, r0, r0, lsl #24
    4a94:	andeq	r0, r0, r5, lsr #3
    4a98:	andeq	r0, r0, r1, ror #2
    4a9c:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    4aa0:	andeq	r0, r0, r7, lsr #2
    4aa4:	andeq	sl, r0, ip, ror #23
    4aa8:	andeq	r0, r0, r1, ror #1
    4aac:	andeq	sl, r0, sl, ror #23
    4ab0:	andeq	r0, r0, r9, lsr #1
    4ab4:	andeq	sl, r0, r4, lsr r0
    4ab8:	andeq	lr, r1, lr, lsl #6
    4abc:	andeq	r0, r0, r3, lsr #8
    4ac0:	tstcs	r0, r0, lsl r5
    4ac4:			; <UNDEFINED> instruction: 0xf7fd4604
    4ac8:	strdlt	pc, [r0, -sp]
    4acc:	stmdbmi	r3, {r4, r8, sl, fp, ip, sp, pc}
    4ad0:	pop	{r5, r9, sl, lr}
    4ad4:	ldrbtmi	r4, [r9], #-16
    4ad8:	stcllt	7, cr15, [ip], #1016	; 0x3f8
    4adc:			; <UNDEFINED> instruction: 0x000003bf
    4ae0:	ldrlt	r4, [r0, #-2313]	; 0xfffff6f7
    4ae4:			; <UNDEFINED> instruction: 0x46044479
    4ae8:			; <UNDEFINED> instruction: 0xffecf7fd
    4aec:	ldfltd	f3, [r0, #-0]
    4af0:			; <UNDEFINED> instruction: 0xf7fe4620
    4af4:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    4af8:	stmdbmi	r4, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4afc:	pop	{r5, r9, sl, lr}
    4b00:	ldrbtmi	r4, [r9], #-16
    4b04:	ldcllt	7, cr15, [r6], {254}	; 0xfe
    4b08:	andeq	ip, r1, r0, asr #29
    4b0c:	andeq	r0, r0, r3, lsr #7
    4b10:	ldrlt	r4, [r0, #-2314]	; 0xfffff6f6
    4b14:			; <UNDEFINED> instruction: 0xf5014479
    4b18:	strmi	r7, [r4], -r0, lsl #2
    4b1c:			; <UNDEFINED> instruction: 0xffd2f7fd
    4b20:	ldfltd	f3, [r0, #-0]
    4b24:			; <UNDEFINED> instruction: 0xf7fe4620
    4b28:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    4b2c:	stmdbmi	r4, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4b30:	pop	{r5, r9, sl, lr}
    4b34:	ldrbtmi	r4, [r9], #-16
    4b38:	ldclt	7, cr15, [ip], #1016	; 0x3f8
    4b3c:	muleq	r1, r0, lr
    4b40:	andeq	r0, r0, r7, ror #7
    4b44:	ldrlt	r4, [r0, #-2314]	; 0xfffff6f6
    4b48:			; <UNDEFINED> instruction: 0xf5014479
    4b4c:	strmi	r6, [r4], -r0, lsl #3
    4b50:			; <UNDEFINED> instruction: 0xffb8f7fd
    4b54:	ldfltd	f3, [r0, #-0]
    4b58:			; <UNDEFINED> instruction: 0xf7fe4620
    4b5c:	stmdacs	r0, {r0, r1, r5, r6, r9, fp, ip, sp, lr, pc}
    4b60:	stmdbmi	r4, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4b64:	pop	{r5, r9, sl, lr}
    4b68:	ldrbtmi	r4, [r9], #-16
    4b6c:	stclt	7, cr15, [r2], #1016	; 0x3f8
    4b70:	andeq	ip, r1, ip, asr lr
    4b74:	andeq	r0, r0, fp, lsr #8
    4b78:	ldrlt	r4, [r0, #-2315]	; 0xfffff6f5
    4b7c:			; <UNDEFINED> instruction: 0xf5014479
    4b80:	strmi	r6, [r4], -r0, asr #3
    4b84:			; <UNDEFINED> instruction: 0xff9ef7fd
    4b88:	ldfltd	f3, [r0, #-0]
    4b8c:			; <UNDEFINED> instruction: 0xf7fe4620
    4b90:	stmdacs	r0, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
    4b94:	stmdbmi	r5, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4b98:	strtmi	r4, [r0], -r2, lsl #12
    4b9c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    4ba0:			; <UNDEFINED> instruction: 0xf7fe4010
    4ba4:	svclt	0x0000bbbd
    4ba8:	andeq	ip, r1, r8, lsr #28
    4bac:	andeq	r0, r0, r1, ror r4
    4bb0:	ldrlt	r4, [r0, #-2315]	; 0xfffff6f5
    4bb4:			; <UNDEFINED> instruction: 0xf5014479
    4bb8:	strmi	r6, [r4], -r0, lsl #2
    4bbc:			; <UNDEFINED> instruction: 0xff82f7fd
    4bc0:	ldfltd	f3, [r0, #-0]
    4bc4:			; <UNDEFINED> instruction: 0xf7fe4620
    4bc8:	stmdacs	r0, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    4bcc:	stmdbmi	r5, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4bd0:	strtmi	r4, [r0], -r2, lsl #12
    4bd4:	pop	{r0, r3, r4, r5, r6, sl, lr}
    4bd8:			; <UNDEFINED> instruction: 0xf7fe4010
    4bdc:	svclt	0x0000bba1
    4be0:	strdeq	ip, [r1], -r0
    4be4:			; <UNDEFINED> instruction: 0x000004b1
    4be8:	addlt	fp, r2, r0, lsl r5
    4bec:	ldrmi	r4, [r4], -r3, lsl #12
    4bf0:	mrscs	r9, LR_usr
    4bf4:	andcs	r4, r4, r2, lsl #12
    4bf8:	blx	ff9c0c1a <__assert_fail@plt+0xff9be85a>
    4bfc:	andcs	r4, r0, #4, 22	; 0x1000
    4c00:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    4c04:	strls	r2, [r0], #-1
    4c08:	blx	ff7c0c2a <__assert_fail@plt+0xff7be86a>
    4c0c:	ldclt	0, cr11, [r0, #-8]
    4c10:	ldrdeq	sl, [r0], -lr
    4c14:	mvnsmi	lr, #737280	; 0xb4000
    4c18:	cfstr32vc	mvfx15, [pc, #-692]!	; 496c <__assert_fail@plt+0x25ac>
    4c1c:	stcge	13, cr4, [r3], {71}	; 0x47
    4c20:	strmi	r4, [r0], r7, asr #22
    4c24:	mcrmi	4, 2, r4, cr7, cr13, {3}
    4c28:	adcvc	pc, sl, #1325400064	; 0x4f000000
    4c2c:	stmiapl	fp!, {r0, r1, r2, r3, r9, sl, lr}^
    4c30:	stfmie	f2, [r5, #-0]
    4c34:	ldmdavs	fp, {r5, r9, sl, lr}
    4c38:			; <UNDEFINED> instruction: 0xf04f93ad
    4c3c:			; <UNDEFINED> instruction: 0xf7fd0300
    4c40:	ldrbtmi	lr, [sp], #-2726	; 0xfffff55a
    4c44:	strtmi	r4, [r3], -r0, asr #12
    4c48:			; <UNDEFINED> instruction: 0xf8552100
    4c4c:	strtmi	r8, [sl], -r6
    4c50:			; <UNDEFINED> instruction: 0xf7fd4642
    4c54:	stmdavs	r0!, {r2, r3, r4, r6, r8, fp, sp, lr, pc}^
    4c58:	subsle	r2, pc, r0, lsl #16
    4c5c:	blcs	1eef0 <__assert_fail@plt+0x1cb30>
    4c60:	blvs	ff8f8dd8 <__assert_fail@plt+0xff8f6a18>
    4c64:	subsle	r2, r9, r0, lsl #22
    4c68:	bl	ac2c64 <__assert_fail@plt+0xac08a4>
    4c6c:	pkhtbmi	sl, r1, r8, asr #26
    4c70:			; <UNDEFINED> instruction: 0xf7fd68a0
    4c74:	strmi	lr, [r6], -r4, asr #21
    4c78:			; <UNDEFINED> instruction: 0xf0062000
    4c7c:	blmi	d036d0 <__assert_fail@plt+0xd01310>
    4c80:	tstcs	r6, r3, lsr sl
    4c84:	andcs	r4, r4, fp, ror r4
    4c88:			; <UNDEFINED> instruction: 0xf8cd447a
    4c8c:			; <UNDEFINED> instruction: 0xf0069000
    4c90:	blmi	c43b04 <__assert_fail@plt+0xc41744>
    4c94:	tstcs	r6, r0, lsr sl
    4c98:	andcs	r4, r4, fp, ror r4
    4c9c:			; <UNDEFINED> instruction: 0x9600447a
    4ca0:	ldc2	0, cr15, [r2], #24
    4ca4:	ldrsbtls	pc, [ip], -r4	; <UNPREDICTABLE>
    4ca8:			; <UNDEFINED> instruction: 0xf7fd4648
    4cac:			; <UNDEFINED> instruction: 0x4604ead2
    4cb0:	vst4.8	{d30-d33}, [pc :128], r1
    4cb4:	smlatbcs	r0, sl, r2, r7
    4cb8:			; <UNDEFINED> instruction: 0xf7fd4628
    4cbc:	strtmi	lr, [sl], -r8, ror #20
    4cc0:	strtmi	r4, [r0], -r1, asr #12
    4cc4:	b	ff2c2cc0 <__assert_fail@plt+0xff2c0900>
    4cc8:			; <UNDEFINED> instruction: 0xd1222801
    4ccc:	movwlt	r6, #3176	; 0xc68
    4cd0:	mvnslt	r6, fp, lsr #25
    4cd4:	b	fe4c2cd0 <__assert_fail@plt+0xfe4c0910>
    4cd8:	stcvs	6, cr4, [r8], #24
    4cdc:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ce0:	stcvs	6, cr4, [r9], #44	; 0x2c
    4ce4:	tstlt	r1, r2, lsl #12
    4ce8:			; <UNDEFINED> instruction: 0xf7ff4630
    4cec:	qsub16mi	pc, r0, sp	; <UNPREDICTABLE>
    4cf0:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cf4:	strbmi	r4, [r8], -r4, lsl #12
    4cf8:	b	feac2cf4 <__assert_fail@plt+0xfeac0934>
    4cfc:	strbmi	r4, [r8], -r6, lsl #12
    4d00:	bl	cc2cfc <__assert_fail@plt+0xcc093c>
    4d04:	strtmi	r4, [r0], -r6, lsl #8
    4d08:			; <UNDEFINED> instruction: 0xf7fd1b31
    4d0c:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    4d10:	ldrtmi	sp, [r8], -pc, asr #3
    4d14:	ldc2	7, cr15, [ip], #-1016	; 0xfffffc08
    4d18:	and	r2, r1, r1
    4d1c:	rscscc	pc, pc, pc, asr #32
    4d20:	blmi	1d7560 <__assert_fail@plt+0x1d51a0>
    4d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d28:	blls	feb5ed98 <__assert_fail@plt+0xfeb5c9d8>
    4d2c:	qaddle	r4, sl, r3
    4d30:	cfstr32vc	mvfx15, [pc, #-52]!	; 4d04 <__assert_fail@plt+0x2944>
    4d34:	mvnshi	lr, #12386304	; 0xbd0000
    4d38:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d3c:	andeq	lr, r1, ip, lsr r1
    4d40:	andeq	r0, r0, r4, lsl r2
    4d44:	andeq	r0, r0, r8, asr r2
    4d48:	andeq	lr, r1, lr, lsl r1
    4d4c:	andeq	r9, r0, r0, lsr #30
    4d50:	andeq	r9, r0, r4, lsr #30
    4d54:	andeq	r9, r0, ip, lsl pc
    4d58:	andeq	r9, r0, r0, lsr #30
    4d5c:	andeq	lr, r1, ip, lsr r0
    4d60:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    4d64:	ldrbtmi	fp, [ip], #1520	; 0x5f0
    4d68:	addlt	r4, r3, r0, lsr #26
    4d6c:	ldrmi	r4, [r7], -r4, lsl #12
    4d70:			; <UNDEFINED> instruction: 0x466a461e
    4d74:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    4d78:	stmdavs	sp!, {r0, r2, r8, r9, sp}
    4d7c:			; <UNDEFINED> instruction: 0xf04f9501
    4d80:	strmi	r0, [sp], -r0, lsl #10
    4d84:			; <UNDEFINED> instruction: 0xf9d4f7fe
    4d88:	bvs	181f418 <__assert_fail@plt+0x181d058>
    4d8c:			; <UNDEFINED> instruction: 0xf7fd2101
    4d90:	stmibvs	r2!, {r2, r3, r4, r6, r7, fp, sp, lr, pc}^
    4d94:	blls	233504 <__assert_fail@plt+0x231144>
    4d98:	bvs	1816668 <__assert_fail@plt+0x18142a8>
    4d9c:			; <UNDEFINED> instruction: 0xf7fdb299
    4da0:	ldccs	8, cr14, [r1, #-848]	; 0xfffffcb0
    4da4:			; <UNDEFINED> instruction: 0x4620d018
    4da8:			; <UNDEFINED> instruction: 0xf9d6f7fe
    4dac:	blls	33254 <__assert_fail@plt+0x30e94>
    4db0:			; <UNDEFINED> instruction: 0x46224639
    4db4:			; <UNDEFINED> instruction: 0xf7fe4620
    4db8:	bmi	38361c <__assert_fail@plt+0x38125c>
    4dbc:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4dc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4dc4:	subsmi	r9, sl, r1, lsl #22
    4dc8:	andlt	sp, r3, ip, lsl #2
    4dcc:	bvs	1834594 <__assert_fail@plt+0x18321d4>
    4dd0:			; <UNDEFINED> instruction: 0xf7fd2103
    4dd4:			; <UNDEFINED> instruction: 0xe7dee8ba
    4dd8:	eorcs	r6, r8, #96, 20	; 0x60000
    4ddc:			; <UNDEFINED> instruction: 0xf7fd214b
    4de0:			; <UNDEFINED> instruction: 0xe7e0e8b4
    4de4:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4de8:	strdeq	sp, [r1], -sl
    4dec:	andeq	r0, r0, r4, lsl r2
    4df0:	andeq	sp, r1, r2, lsr #31
    4df4:			; <UNDEFINED> instruction: 0x4616b570
    4df8:	stmdbcs	r9, {r2, r5, r9, fp, lr}
    4dfc:	addlt	r4, r2, r4, lsr #22
    4e00:			; <UNDEFINED> instruction: 0x4604447a
    4e04:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    4e08:	movwls	r6, #6171	; 0x181b
    4e0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e10:	vhadd.s8	d29, d0, d17
    4e14:	strbtmi	r3, [sl], -r5, lsl #6
    4e18:			; <UNDEFINED> instruction: 0xf98af7fe
    4e1c:	bvs	181f4ac <__assert_fail@plt+0x181d0ec>
    4e20:			; <UNDEFINED> instruction: 0xf7fd2101
    4e24:	stmibvs	r2!, {r1, r4, r7, fp, sp, lr, pc}^
    4e28:	vldrcs	d11, [r1, #-40]	; 0xffffffd8
    4e2c:	strtmi	sp, [r0], -r5, lsr #32
    4e30:			; <UNDEFINED> instruction: 0xf992f7fe
    4e34:	blls	332dc <__assert_fail@plt+0x30f1c>
    4e38:			; <UNDEFINED> instruction: 0x46224631
    4e3c:			; <UNDEFINED> instruction: 0xf7fe4620
    4e40:	bmi	543594 <__assert_fail@plt+0x5411d4>
    4e44:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    4e48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e4c:	subsmi	r9, sl, r1, lsl #22
    4e50:	andlt	sp, r2, r9, lsl r1
    4e54:	movwcs	fp, #23920	; 0x5d70
    4e58:			; <UNDEFINED> instruction: 0xf7fe466a
    4e5c:	stmibvs	r2!, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    4e60:	tstcs	r1, r0, ror #20
    4e64:	ldmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e68:	bcs	1f5f8 <__assert_fail@plt+0x1d238>
    4e6c:	bvs	18391f0 <__assert_fail@plt+0x1836e30>
    4e70:			; <UNDEFINED> instruction: 0xf7fd2103
    4e74:	ldccs	8, cr14, [r1, #-424]	; 0xfffffe58
    4e78:	bvs	18395e4 <__assert_fail@plt+0x1837224>
    4e7c:	cmpcs	fp, r8, lsr #4
    4e80:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e84:			; <UNDEFINED> instruction: 0xf7fde7d3
    4e88:	svclt	0x0000e854
    4e8c:	andeq	sp, r1, r0, ror #30
    4e90:	andeq	r0, r0, r4, lsl r2
    4e94:	andeq	sp, r1, sl, lsl pc
    4e98:	tstcs	r9, r2, lsl #20
    4e9c:			; <UNDEFINED> instruction: 0xf7ff447a
    4ea0:	svclt	0x0000bfa9
    4ea4:			; <UNDEFINED> instruction: 0xfffffd75
    4ea8:	blmi	61770c <__assert_fail@plt+0x61534c>
    4eac:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4eb0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4eb4:	strmi	sl, [r4], -r2, lsl #18
    4eb8:	ldmdavs	fp, {r0, r2, r4, r8, sl, fp, lr}
    4ebc:			; <UNDEFINED> instruction: 0xf04f9303
    4ec0:			; <UNDEFINED> instruction: 0xf7fd0300
    4ec4:	ldrbtmi	pc, [sp], #-3555	; 0xfffff21d	; <UNPREDICTABLE>
    4ec8:	bmi	4b1450 <__assert_fail@plt+0x4af090>
    4ecc:	ldrtcs	r2, [ip], -r1, lsl #6
    4ed0:	eorscc	pc, r8, r4, lsl #17
    4ed4:	blls	8d314 <__assert_fail@plt+0x8af54>
    4ed8:	strtmi	r5, [r0], -sl, lsr #17
    4edc:			; <UNDEFINED> instruction: 0xf7ff9600
    4ee0:	msrlt	(UNDEF: 56), pc
    4ee4:	strtmi	r4, [r0], -ip, lsl #22
    4ee8:	stmiapl	sl!, {r1, r2, r3, r8, sp}^
    4eec:			; <UNDEFINED> instruction: 0xff82f7ff
    4ef0:	blmi	197720 <__assert_fail@plt+0x195360>
    4ef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4ef8:	blls	def68 <__assert_fail@plt+0xdcba8>
    4efc:	qaddle	r4, sl, r1
    4f00:	ldcllt	0, cr11, [r0, #-16]!
    4f04:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f08:			; <UNDEFINED> instruction: 0x0001deb4
    4f0c:	andeq	r0, r0, r4, lsl r2
    4f10:	muleq	r1, sl, lr
    4f14:	andeq	r0, r0, r8, ror r2
    4f18:	andeq	r0, r0, r4, lsl #5
    4f1c:	andeq	sp, r1, ip, ror #28
    4f20:	blmi	617784 <__assert_fail@plt+0x6153c4>
    4f24:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4f28:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4f2c:	strmi	sl, [r4], -r2, lsl #18
    4f30:	ldmdavs	fp, {r0, r2, r4, r8, sl, fp, lr}
    4f34:			; <UNDEFINED> instruction: 0xf04f9303
    4f38:			; <UNDEFINED> instruction: 0xf7fd0300
    4f3c:	ldrbtmi	pc, [sp], #-3495	; 0xfffff259	; <UNPREDICTABLE>
    4f40:	bmi	4b14c8 <__assert_fail@plt+0x4af108>
    4f44:	ldrtcs	r2, [lr], -r1, lsl #6
    4f48:	eorscc	pc, r8, r4, lsl #17
    4f4c:	blls	8d388 <__assert_fail@plt+0x8afc8>
    4f50:	strtmi	r5, [r0], -sl, lsr #17
    4f54:			; <UNDEFINED> instruction: 0xf7ff9600
    4f58:	msrlt	(UNDEF: 56), r3
    4f5c:	strtmi	r4, [r0], -ip, lsl #22
    4f60:	stmiapl	sl!, {r0, r2, r3, r8, sp}^
    4f64:			; <UNDEFINED> instruction: 0xff46f7ff
    4f68:	blmi	197798 <__assert_fail@plt+0x1953d8>
    4f6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f70:	blls	defe0 <__assert_fail@plt+0xdcc20>
    4f74:	qaddle	r4, sl, r1
    4f78:	ldcllt	0, cr11, [r0, #-16]!
    4f7c:	svc	0x00d8f7fc
    4f80:	andeq	sp, r1, ip, lsr lr
    4f84:	andeq	r0, r0, r4, lsl r2
    4f88:	andeq	sp, r1, r2, lsr #28
    4f8c:	andeq	r0, r0, r0, lsl r2
    4f90:	andeq	r0, r0, r0, asr r2
    4f94:	strdeq	sp, [r1], -r4
    4f98:	blmi	6177fc <__assert_fail@plt+0x61543c>
    4f9c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4fa0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    4fa4:	strmi	sl, [r4], -r2, lsl #18
    4fa8:	ldmdavs	fp, {r0, r2, r4, r8, sl, fp, lr}
    4fac:			; <UNDEFINED> instruction: 0xf04f9303
    4fb0:			; <UNDEFINED> instruction: 0xf7fd0300
    4fb4:	ldrbtmi	pc, [sp], #-3435	; 0xfffff295	; <UNPREDICTABLE>
    4fb8:	bmi	4b1540 <__assert_fail@plt+0x4af180>
    4fbc:	ldrtcs	r2, [sp], -r1, lsl #6
    4fc0:	eorscc	pc, r8, r4, lsl #17
    4fc4:	blls	8d3fc <__assert_fail@plt+0x8b03c>
    4fc8:	strtmi	r5, [r0], -sl, lsr #17
    4fcc:			; <UNDEFINED> instruction: 0xf7ff9600
    4fd0:	smlawtlt	r8, r7, lr, pc	; <UNPREDICTABLE>
    4fd4:	strtmi	r4, [r0], -ip, lsl #22
    4fd8:	stmiapl	sl!, {r2, r3, r8, sp}^
    4fdc:			; <UNDEFINED> instruction: 0xff0af7ff
    4fe0:	blmi	197810 <__assert_fail@plt+0x195450>
    4fe4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4fe8:	blls	df058 <__assert_fail@plt+0xdcc98>
    4fec:	qaddle	r4, sl, r1
    4ff0:	ldcllt	0, cr11, [r0, #-16]!
    4ff4:	svc	0x009cf7fc
    4ff8:	andeq	sp, r1, r4, asr #27
    4ffc:	andeq	r0, r0, r4, lsl r2
    5000:	andeq	sp, r1, sl, lsr #27
    5004:	andeq	r0, r0, r0, asr #4
    5008:	andeq	r0, r0, ip, ror r2
    500c:	andeq	sp, r1, ip, ror sp
    5010:	blmi	617874 <__assert_fail@plt+0x6154b4>
    5014:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5018:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    501c:	strmi	sl, [r4], -r2, lsl #18
    5020:	ldmdavs	fp, {r0, r2, r4, r8, sl, fp, lr}
    5024:			; <UNDEFINED> instruction: 0xf04f9303
    5028:			; <UNDEFINED> instruction: 0xf7fd0300
    502c:	ldrbtmi	pc, [sp], #-3375	; 0xfffff2d1	; <UNPREDICTABLE>
    5030:	bmi	4b15b8 <__assert_fail@plt+0x4af1f8>
    5034:	ldrtcs	r2, [pc], -r1, lsl #6
    5038:	eorscc	pc, r8, r4, lsl #17
    503c:	blls	8d470 <__assert_fail@plt+0x8b0b0>
    5040:	strtmi	r5, [r0], -sl, lsr #17
    5044:			; <UNDEFINED> instruction: 0xf7ff9600
    5048:	smlawblt	r8, fp, lr, pc	; <UNPREDICTABLE>
    504c:	strtmi	r4, [r0], -ip, lsl #22
    5050:	stmiapl	sl!, {r0, r1, r3, r8, sp}^
    5054:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    5058:	blmi	197888 <__assert_fail@plt+0x1954c8>
    505c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5060:	blls	df0d0 <__assert_fail@plt+0xdcd10>
    5064:	qaddle	r4, sl, r1
    5068:	ldcllt	0, cr11, [r0, #-16]!
    506c:	svc	0x0060f7fc
    5070:	andeq	sp, r1, ip, asr #26
    5074:	andeq	r0, r0, r4, lsl r2
    5078:	andeq	sp, r1, r2, lsr sp
    507c:	andeq	r0, r0, r8, lsl #5
    5080:	andeq	r0, r0, r8, asr #4
    5084:	andeq	sp, r1, r4, lsl #26
    5088:	blmi	6178ec <__assert_fail@plt+0x61552c>
    508c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5090:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    5094:	strmi	sl, [r4], -r2, lsl #18
    5098:	ldmdavs	fp, {r0, r2, r4, r8, sl, fp, lr}
    509c:			; <UNDEFINED> instruction: 0xf04f9303
    50a0:			; <UNDEFINED> instruction: 0xf7fd0300
    50a4:	ldrbtmi	pc, [sp], #-3315	; 0xfffff30d	; <UNPREDICTABLE>
    50a8:	bmi	4b1630 <__assert_fail@plt+0x4af270>
    50ac:	ldrcs	r2, [r5], -r1, lsl #6
    50b0:	eorscc	pc, r8, r4, lsl #17
    50b4:	blls	8d4e4 <__assert_fail@plt+0x8b124>
    50b8:	strtmi	r5, [r0], -sl, lsr #17
    50bc:			; <UNDEFINED> instruction: 0xf7ff9600
    50c0:	msrlt	R8_fiq, pc
    50c4:	strtmi	r4, [r0], -ip, lsl #22
    50c8:	stmiapl	sl!, {r1, r3, r8, sp}^
    50cc:	mrc2	7, 4, pc, cr2, cr15, {7}
    50d0:	blmi	197900 <__assert_fail@plt+0x195540>
    50d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50d8:	blls	df148 <__assert_fail@plt+0xdcd88>
    50dc:	qaddle	r4, sl, r1
    50e0:	ldcllt	0, cr11, [r0, #-16]!
    50e4:	svc	0x0024f7fc
    50e8:	ldrdeq	sp, [r1], -r4
    50ec:	andeq	r0, r0, r4, lsl r2
    50f0:			; <UNDEFINED> instruction: 0x0001dcba
    50f4:	andeq	r0, r0, r4, asr r2
    50f8:	andeq	r0, r0, r4, ror #4
    50fc:	andeq	sp, r1, ip, lsl #25
    5100:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    5104:	orreq	lr, r0, #3072	; 0xc00
    5108:	beq	4345c <__assert_fail@plt+0x4109c>
    510c:	stmdami	r2, {r3, r8, fp, ip, sp, pc}
    5110:			; <UNDEFINED> instruction: 0x47704478
    5114:	andeq	ip, r1, r2, lsr #17
    5118:	andeq	r9, r0, ip, lsl #21
    511c:	blmi	6d718c <__assert_fail@plt+0x6d4dcc>
    5120:	ldrlt	r4, [r0, #-1144]!	; 0xfffffb88
    5124:	stmiapl	r3, {r0, r3, r7, ip, sp, pc}^
    5128:	movwls	r6, #30747	; 0x781b
    512c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5130:	svcvs	0x0013b191
    5134:	biclt	r4, fp, ip, lsl #12
    5138:			; <UNDEFINED> instruction: 0x460b4a15
    513c:	tstcs	r2, r2, lsl #16
    5140:			; <UNDEFINED> instruction: 0xf7fd447a
    5144:	blmi	4ff194 <__assert_fail@plt+0x4fcdd4>
    5148:	bmi	4cd568 <__assert_fail@plt+0x4cb1a8>
    514c:	ldrbtmi	r2, [fp], #-4
    5150:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    5154:	blx	1641174 <__assert_fail@plt+0x163edb4>
    5158:	blmi	3179a0 <__assert_fail@plt+0x3155e0>
    515c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5160:	blls	1df1d0 <__assert_fail@plt+0x1dce10>
    5164:	qaddle	r4, sl, ip
    5168:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    516c:	tstcs	r2, #12, 26	; 0x300
    5170:	stmdage	r2, {r0, r8, ip, pc}
    5174:			; <UNDEFINED> instruction: 0x4619447d
    5178:	strls	r2, [r0, #-513]	; 0xfffffdff
    517c:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5180:			; <UNDEFINED> instruction: 0xf7fce7e1
    5184:	svclt	0x0000eed6
    5188:	andeq	sp, r1, r0, asr #24
    518c:	andeq	r0, r0, r4, lsl r2
    5190:	andeq	fp, r0, r8, asr #11
    5194:	ldrdeq	sl, [r0], -r6
    5198:	ldrdeq	sl, [r0], -lr
    519c:	andeq	sp, r1, r4, lsl #24
    51a0:	andeq	sl, r0, r8, lsr #9
    51a4:			; <UNDEFINED> instruction: 0x4614b510
    51a8:	blmi	2b13b8 <__assert_fail@plt+0x2aeff8>
    51ac:	andcs	r4, r4, sl, lsl #20
    51b0:	ldrbtmi	r9, [fp], #-256	; 0xffffff00
    51b4:	tstcs	r6, sl, ror r4
    51b8:			; <UNDEFINED> instruction: 0xf84ef006
    51bc:	bmi	217de0 <__assert_fail@plt+0x215a20>
    51c0:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    51c4:	ldrbtmi	r2, [sl], #-4
    51c8:			; <UNDEFINED> instruction: 0xf0069400
    51cc:	andlt	pc, r2, sp, lsl sl	; <UNPREDICTABLE>
    51d0:	svclt	0x0000bd10
    51d4:	andeq	sl, r0, r6, lsl #9
    51d8:	strdeq	r9, [r0], -r8
    51dc:	andeq	sl, r0, r2, lsl #9
    51e0:	strdeq	r9, [r0], -r6
    51e4:			; <UNDEFINED> instruction: 0x4614b570
    51e8:	bmi	4713f8 <__assert_fail@plt+0x46f038>
    51ec:	ldrmi	r2, [sp], -r2
    51f0:	movwcs	r4, #1146	; 0x47a
    51f4:	mrscs	r9, (UNDEF: 22)
    51f8:			; <UNDEFINED> instruction: 0xf0069e06
    51fc:	blmi	383598 <__assert_fail@plt+0x3811d8>
    5200:	bmi	34d620 <__assert_fail@plt+0x34b260>
    5204:	ldrbtmi	r2, [fp], #-4
    5208:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    520c:			; <UNDEFINED> instruction: 0xf9fcf006
    5210:	ldrshlt	r6, [fp, #-131]	; 0xffffff7d
    5214:	tstcs	r6, r9, lsl #22
    5218:	andcs	r4, r4, r9, lsl #20
    521c:	strls	r4, [r6, #-1147]	; 0xfffffb85
    5220:	andlt	r4, r2, sl, ror r4
    5224:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5228:	stmialt	lr, {r1, r2, ip, sp, lr, pc}^
    522c:	ldcllt	0, cr11, [r0, #-8]!
    5230:			; <UNDEFINED> instruction: 0x000099bc
    5234:	andeq	r9, r0, r6, lsl lr
    5238:			; <UNDEFINED> instruction: 0x000099b2
    523c:	andeq	r9, r0, r4, asr lr
    5240:	andeq	sl, r0, ip, lsr #10
    5244:	blmi	797ac0 <__assert_fail@plt+0x795700>
    5248:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    524c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    5250:	movwls	r6, #6171	; 0x181b
    5254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5258:	bmi	6b1ea0 <__assert_fail@plt+0x6afae0>
    525c:	strmi	r4, [r3], -sp, ror #12
    5260:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5264:			; <UNDEFINED> instruction: 0xf7fc4628
    5268:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    526c:	ldmdbmi	r6, {r3, r4, r8, r9, fp, ip, lr, pc}
    5270:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
    5274:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5278:	stmdals	r0, {r2, r9, sl, lr}
    527c:	mrc	7, 0, APSR_nzcv, cr0, cr12, {7}
    5280:	ldmdbmi	r2, {r2, r4, r5, r6, r8, ip, sp, pc}
    5284:	strtmi	r4, [r0], -sl, lsr #12
    5288:			; <UNDEFINED> instruction: 0xf7fc4479
    528c:	stmdacs	r1, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5290:	svclt	0x001c4620
    5294:	movwls	r2, #768	; 0x300
    5298:	svc	0x00bcf7fc
    529c:	and	r9, r0, r0, lsl #16
    52a0:	bmi	2cd2a8 <__assert_fail@plt+0x2caee8>
    52a4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    52a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    52ac:	subsmi	r9, sl, r1, lsl #22
    52b0:	andlt	sp, r3, r1, lsl #2
    52b4:			; <UNDEFINED> instruction: 0xf7fcbd30
    52b8:	svclt	0x0000ee3c
    52bc:	andeq	sp, r1, r8, lsl fp
    52c0:	andeq	r0, r0, r4, lsl r2
    52c4:	andeq	sl, r0, lr, ror #7
    52c8:	andeq	r9, r0, r2, lsl r8
    52cc:	ldrdeq	sl, [r0], -r8
    52d0:			; <UNDEFINED> instruction: 0x0001daba
    52d4:	addlt	fp, r3, r0, lsr r5
    52d8:	orrslt	r9, fp, r6, lsl #22
    52dc:	ldrmi	r4, [r5], -ip, lsl #12
    52e0:	andcs	r4, r0, #11534336	; 0xb00000
    52e4:	andls	r2, r0, #-2147483647	; 0x80000001
    52e8:			; <UNDEFINED> instruction: 0xf0062001
    52ec:	blmi	1c3928 <__assert_fail@plt+0x1c1568>
    52f0:	tstcs	r6, r2, lsr #12
    52f4:	andcs	r4, r4, fp, ror r4
    52f8:	andlt	r9, r3, r6, lsl #10
    52fc:	ldrhtmi	lr, [r0], -sp
    5300:	blt	fe241320 <__assert_fail@plt+0xfe23ef60>
    5304:	ldclt	0, cr11, [r0, #-12]!
    5308:	andeq	sl, r0, r4, ror r3
    530c:	cfstrsls	mvf11, [r1], {16}
    5310:			; <UNDEFINED> instruction: 0xf85db11c
    5314:	strmi	r4, [r8], -r4, lsl #22
    5318:			; <UNDEFINED> instruction: 0xf85de466
    531c:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5320:	addlt	fp, ip, r0, ror r5
    5324:	stcge	14, cr4, [r1], {24}
    5328:			; <UNDEFINED> instruction: 0x46054b18
    532c:	eorcs	r4, r8, #2113929216	; 0x7e000000
    5330:	strtmi	r2, [r0], -r0, lsl #2
    5334:	mrcmi	8, 0, r5, cr6, cr3, {7}
    5338:	movwls	r6, #47131	; 0xb81b
    533c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5340:	svc	0x0024f7fc
    5344:			; <UNDEFINED> instruction: 0x46284a13
    5348:	blmi	4d6bd4 <__assert_fail@plt+0x4d4814>
    534c:	andls	r4, r3, #2046820352	; 0x7a000000
    5350:	ldrbtmi	r4, [fp], #-2578	; 0xfffff5ee
    5354:	ldrbtmi	r4, [lr], #-3346	; 0xfffff2ee
    5358:	ldrbtmi	r4, [sl], #-3090	; 0xfffff3ee
    535c:	ldrbtmi	r9, [sp], #-770	; 0xfffffcfe
    5360:	ldrbtmi	r9, [ip], #-772	; 0xfffffcfc
    5364:	strls	r9, [r5], -r6, lsl #6
    5368:	strpl	lr, [r7], #-2509	; 0xfffff633
    536c:	mrc2	7, 4, pc, cr10, cr13, {7}
    5370:	blmi	197bac <__assert_fail@plt+0x1957ec>
    5374:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5378:	blls	2df3e8 <__assert_fail@plt+0x2dd028>
    537c:	qaddle	r4, sl, r1
    5380:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    5384:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    5388:	andeq	sp, r1, r4, lsr sl
    538c:	andeq	r0, r0, r4, lsl r2
    5390:	andeq	r9, r0, lr, lsl #18
    5394:	andeq	r9, r0, r0, lsl r9
    5398:			; <UNDEFINED> instruction: 0xfffff67f
    539c:	andeq	sl, r0, sl, lsl r3
    53a0:	andeq	r9, r0, r2, lsr r2
    53a4:			; <UNDEFINED> instruction: 0xfffff56b
    53a8:	andeq	sp, r1, ip, ror #19
    53ac:	svcmi	0x00f0e92d
    53b0:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    53b4:			; <UNDEFINED> instruction: 0xf8d38b02
    53b8:	umulllt	r3, r7, r8, r0
    53bc:			; <UNDEFINED> instruction: 0xf0002b00
    53c0:	strmi	r8, [r5], -r6, asr #1
    53c4:	ldrdeq	pc, [r0], #132	; 0x84
    53c8:	ldrmi	r4, [r3], r8, lsl #13
    53cc:			; <UNDEFINED> instruction: 0xf0002800
    53d0:			; <UNDEFINED> instruction: 0xf7fc80ba
    53d4:			; <UNDEFINED> instruction: 0xf8d4ef76
    53d8:	mulls	r3, r8, r0
    53dc:			; <UNDEFINED> instruction: 0xf7fc4618
    53e0:			; <UNDEFINED> instruction: 0xf8d4edae
    53e4:			; <UNDEFINED> instruction: 0x460e3098
    53e8:			; <UNDEFINED> instruction: 0x4602495c
    53ec:	beq	440c14 <__assert_fail@plt+0x43e854>
    53f0:			; <UNDEFINED> instruction: 0x46284479
    53f4:			; <UNDEFINED> instruction: 0xf7fd9604
    53f8:			; <UNDEFINED> instruction: 0x2600fc79
    53fc:			; <UNDEFINED> instruction: 0xf0402800
    5400:			; <UNDEFINED> instruction: 0xf8d48096
    5404:	stmdacs	r0, {r2, r6, r7}
    5408:	addshi	pc, pc, r0
    540c:	svc	0x0058f7fc
    5410:	svcvs	0x00269005
    5414:			; <UNDEFINED> instruction: 0x46b14633
    5418:			; <UNDEFINED> instruction: 0x4630b13e
    541c:	svc	0x0050f7fc
    5420:			; <UNDEFINED> instruction: 0xf7ff4681
    5424:	svcvs	0x0023ff0f
    5428:	stmdbmi	sp, {r1, r2, r9, sl, lr}^
    542c:	strtmi	r4, [r8], -sl, asr #12
    5430:			; <UNDEFINED> instruction: 0xf7fd4479
    5434:	stmdacs	r0, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    5438:			; <UNDEFINED> instruction: 0xf8d4d179
    543c:	ldrmi	r3, [sl], r0, lsl #2
    5440:	ldrmi	fp, [r8], -fp, lsr #2
    5444:	svc	0x003cf7fc
    5448:	ldrdcc	pc, [r0, -r4]
    544c:	stmdbmi	r5, {r1, r7, r9, sl, lr}^
    5450:			; <UNDEFINED> instruction: 0x46284652
    5454:			; <UNDEFINED> instruction: 0xf7fd4479
    5458:	stmdacs	r0, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
    545c:			; <UNDEFINED> instruction: 0xf8d4d167
    5460:			; <UNDEFINED> instruction: 0x461f30f0
    5464:	ldrmi	fp, [r8], -fp, lsr #2
    5468:	svc	0x002af7fc
    546c:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    5470:	ldmdbmi	sp!, {r0, r1, r2, r9, sl, lr}
    5474:			; <UNDEFINED> instruction: 0x4628463a
    5478:			; <UNDEFINED> instruction: 0xf7fd4479
    547c:	stmdacs	r0, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    5480:	svcvs	0x0060d155
    5484:			; <UNDEFINED> instruction: 0xf7fcb110
    5488:			; <UNDEFINED> instruction: 0x4606eeba
    548c:			; <UNDEFINED> instruction: 0xf0052000
    5490:	strbmi	pc, [r2], -r9, lsl #29	; <UNPREDICTABLE>
    5494:			; <UNDEFINED> instruction: 0x46284659
    5498:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    549c:			; <UNDEFINED> instruction: 0xf8d4463a
    54a0:	movwcs	r7, #240	; 0xf0
    54a4:			; <UNDEFINED> instruction: 0x46284931
    54a8:	smlsdxls	r0, r9, r4, r4
    54ac:			; <UNDEFINED> instruction: 0xff2ef7ff
    54b0:	ldrdvc	pc, [r0], #132	; 0x84
    54b4:	movwcs	r4, #2350	; 0x92e
    54b8:	strtmi	r9, [r8], -r3, lsl #20
    54bc:	smlsdxls	r0, r9, r4, r4
    54c0:			; <UNDEFINED> instruction: 0xff08f7ff
    54c4:			; <UNDEFINED> instruction: 0x7098f8d4
    54c8:	strtmi	r4, [r8], -sl, lsr #18
    54cc:	bcs	440d34 <__assert_fail@plt+0x43e974>
    54d0:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
    54d4:			; <UNDEFINED> instruction: 0xf7ff9700
    54d8:			; <UNDEFINED> instruction: 0xf8d4ff19
    54dc:	stmdbmi	r6!, {r2, r6, r7, ip, sp, lr}
    54e0:	bls	14e0e8 <__assert_fail@plt+0x14bd28>
    54e4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    54e8:			; <UNDEFINED> instruction: 0xf7ff9700
    54ec:			; <UNDEFINED> instruction: 0xf8d4fef3
    54f0:	stmdbmi	r2!, {r8, ip, sp, lr}
    54f4:	movwcs	r4, #1618	; 0x652
    54f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    54fc:			; <UNDEFINED> instruction: 0xf7ff9700
    5500:	svcvs	0x0027ff05
    5504:	movwcs	r4, #2334	; 0x91e
    5508:	strtmi	r4, [r8], -sl, asr #12
    550c:	smlsdxls	r0, r9, r4, r4
    5510:	mrc2	7, 7, pc, cr12, cr15, {7}
    5514:	ldrtmi	r4, [r1], -r2, lsr #12
    5518:			; <UNDEFINED> instruction: 0xf7ff4628
    551c:			; <UNDEFINED> instruction: 0x4628fdff
    5520:	ldrsbne	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    5524:			; <UNDEFINED> instruction: 0xf866f7fe
    5528:			; <UNDEFINED> instruction: 0xf7fe4628
    552c:	svcvs	0x0023f831
    5530:	tstlt	fp, r1
    5534:			; <UNDEFINED> instruction: 0xf7fc4630
    5538:			; <UNDEFINED> instruction: 0x2001ecb4
    553c:	ldc	0, cr11, [sp], #28
    5540:	pop	{r1, r8, r9, fp, pc}
    5544:	strdls	r8, [r3], -r0
    5548:	andls	lr, r5, r8, asr #14
    554c:			; <UNDEFINED> instruction: 0xf04fe761
    5550:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    5554:	blhi	c0850 <__assert_fail@plt+0xbe490>
    5558:	svchi	0x00f0e8bd
    555c:	andeq	sl, r0, r4, lsl #7
    5560:			; <UNDEFINED> instruction: 0x0000a2bc
    5564:	andeq	sl, r0, r8, lsr r3
    5568:	muleq	r0, r8, r2
    556c:	andeq	sl, r0, r8, ror #4
    5570:	strdeq	sl, [r0], -r4
    5574:	andeq	sl, r0, r2, lsr #5
    5578:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    557c:	muleq	r0, r2, r2
    5580:	andeq	sl, r0, r0, ror #3
    5584:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5588:	adcvc	pc, sl, #1325400064	; 0x4f000000
    558c:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
    5590:	ldrshlt	r4, [r8], #76	; 0x4c
    5594:	stcge	6, cr4, [r2], {5}
    5598:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    559c:	tstcs	r0, lr, lsl #12
    55a0:	ldmdavs	fp, {r5, r9, sl, lr}
    55a4:			; <UNDEFINED> instruction: 0xf04f9357
    55a8:			; <UNDEFINED> instruction: 0xf7fc0300
    55ac:	bmi	5c0d74 <__assert_fail@plt+0x5be9b4>
    55b0:	ldcmi	6, cr4, [r6, #-160]	; 0xffffff60
    55b4:			; <UNDEFINED> instruction: 0x4623447a
    55b8:	ldmdbpl	r2, {r8, sp}^
    55bc:	stc	7, cr15, [r6], #1008	; 0x3f0
    55c0:			; <UNDEFINED> instruction: 0xb1bb6863
    55c4:			; <UNDEFINED> instruction: 0xb1a868a0
    55c8:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    55cc:	stmdavs	r0!, {r0, ip, pc}^
    55d0:	mrc	7, 3, APSR_nzcv, cr6, cr12, {7}
    55d4:	strtmi	r9, [r3], -r1, lsl #18
    55d8:	ldrtmi	r4, [r0], -r2, lsl #12
    55dc:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    55e0:	blmi	217e14 <__assert_fail@plt+0x215a54>
    55e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    55e8:	blls	15df658 <__assert_fail@plt+0x15dd298>
    55ec:	qaddle	r4, sl, r4
    55f0:	ldcllt	0, cr11, [r0, #-352]!	; 0xfffffea0
    55f4:	rscscc	pc, pc, pc, asr #32
    55f8:			; <UNDEFINED> instruction: 0xf7fce7f2
    55fc:	svclt	0x0000ec9a
    5600:	ldrdeq	sp, [r1], -r0
    5604:	andeq	r0, r0, r4, lsl r2
    5608:	andeq	sp, r1, ip, lsr #15
    560c:	andeq	r0, r0, r8, asr r2
    5610:	andeq	sp, r1, ip, ror r7
    5614:	svcmi	0x00f0e92d
    5618:	cfstr32vc	mvfx15, [sp, #-692]!	; 0xfffffd4c
    561c:	stcge	13, cr4, [r1], {55}	; 0x37
    5620:			; <UNDEFINED> instruction: 0x46804b37
    5624:	mrcmi	4, 1, r4, cr7, cr13, {3}
    5628:	adcvc	pc, sl, #1325400064	; 0x4f000000
    562c:	stmiapl	fp!, {r0, r1, r2, r3, r9, sl, lr}^
    5630:	ldfmis	f2, [r5, #-0]
    5634:	ldmdavs	fp, {r5, r9, sl, lr}
    5638:			; <UNDEFINED> instruction: 0xf04f93ab
    563c:			; <UNDEFINED> instruction: 0xf7fc0300
    5640:	ldrbtmi	lr, [sp], #-3494	; 0xfffff25a
    5644:	strbmi	r4, [r0], -r3, lsr #12
    5648:			; <UNDEFINED> instruction: 0xf8552100
    564c:	strtmi	sl, [sl], -r6
    5650:			; <UNDEFINED> instruction: 0xf7fc4652
    5654:	stmdavs	r3!, {r2, r3, r4, r6, sl, fp, sp, lr, pc}^
    5658:	suble	r2, sl, r0, lsl #22
    565c:	stmdacs	r0, {r5, r7, fp, sp, lr}
    5660:			; <UNDEFINED> instruction: 0xf8d4d047
    5664:	blcs	1194c <__assert_fail@plt+0xf58c>
    5668:			; <UNDEFINED> instruction: 0xf7fcd043
    566c:	ldclge	13, cr14, [r6, #-800]	; 0xfffffce0
    5670:	stmdavs	r0!, {r0, r7, r9, sl, lr}^
    5674:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5678:	ldrsbtvs	pc, [r8], r4	; <UNPREDICTABLE>
    567c:	ldrtmi	r4, [r0], -r0, lsl #13
    5680:	stcl	7, cr15, [r6, #1008]!	; 0x3f0
    5684:	ands	r4, r8, r4, lsl #12
    5688:	adcvc	pc, sl, #1325400064	; 0x4f000000
    568c:	strtmi	r2, [r8], -r0, lsl #2
    5690:	ldcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    5694:	ldrbmi	r4, [r1], -sl, lsr #12
    5698:			; <UNDEFINED> instruction: 0xf7fc4620
    569c:	stmdacs	r1, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    56a0:			; <UNDEFINED> instruction: 0x462bd11b
    56a4:	strbmi	r4, [r9], -r2, asr #12
    56a8:			; <UNDEFINED> instruction: 0xf7ff4638
    56ac:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    56b0:			; <UNDEFINED> instruction: 0x4620d113
    56b4:	stcl	7, cr15, [r2], {252}	; 0xfc
    56b8:	ldrtmi	r4, [r0], -r4, lsl #12
    56bc:	stcl	7, cr15, [r8, #1008]	; 0x3f0
    56c0:	ldrtmi	r4, [r0], -r3, lsl #13
    56c4:	mrc	7, 2, APSR_nzcv, cr0, cr12, {7}
    56c8:	tsteq	r0, fp, lsl #22
    56cc:	blne	256f54 <__assert_fail@plt+0x254b94>
    56d0:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    56d4:	bicsle	r2, r7, r0, lsl #16
    56d8:	bmi	30d6e4 <__assert_fail@plt+0x30b324>
    56dc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    56e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    56e4:	subsmi	r9, sl, fp, lsr #23
    56e8:			; <UNDEFINED> instruction: 0xf50dd106
    56ec:	pop	{r0, r2, r3, r5, r8, sl, fp, ip, sp, lr}
    56f0:			; <UNDEFINED> instruction: 0xf04f8ff0
    56f4:	udf	#783	; 0x30f
    56f8:	ldc	7, cr15, [sl], {252}	; 0xfc
    56fc:	andeq	sp, r1, ip, lsr r7
    5700:	andeq	r0, r0, r4, lsl r2
    5704:	andeq	r0, r0, r8, asr r2
    5708:	andeq	sp, r1, lr, lsl r7
    570c:	andeq	sp, r1, r2, lsl #13
    5710:	svcmi	0x00f0e92d
    5714:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    5718:			; <UNDEFINED> instruction: 0xf8d38b02
    571c:	strhlt	r3, [r9], r4
    5720:			; <UNDEFINED> instruction: 0xf0002b00
    5724:	strmi	r8, [r5], -r9, ror #1
    5728:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
    572c:	ldrmi	r4, [r3], r8, lsl #13
    5730:			; <UNDEFINED> instruction: 0xf0002800
    5734:			; <UNDEFINED> instruction: 0xf7fc80d1
    5738:	andls	lr, r3, r4, asr #27
    573c:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
    5740:			; <UNDEFINED> instruction: 0xf0002800
    5744:			; <UNDEFINED> instruction: 0xf7fc80cf
    5748:			; <UNDEFINED> instruction: 0x9004edbc
    574c:	ldrsbteq	pc, [r0], r4	; <UNPREDICTABLE>
    5750:			; <UNDEFINED> instruction: 0xf0002800
    5754:			; <UNDEFINED> instruction: 0xf7fc80cd
    5758:	stmib	sp, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    575c:			; <UNDEFINED> instruction: 0xf8d40106
    5760:			; <UNDEFINED> instruction: 0xf7fc00b4
    5764:			; <UNDEFINED> instruction: 0xf8d4ebec
    5768:			; <UNDEFINED> instruction: 0x460e30b4
    576c:	strmi	r4, [r2], -r6, ror #18
    5770:	beq	440f98 <__assert_fail@plt+0x43ebd8>
    5774:			; <UNDEFINED> instruction: 0x46284479
    5778:			; <UNDEFINED> instruction: 0xf7fd9605
    577c:			; <UNDEFINED> instruction: 0x2600fab7
    5780:			; <UNDEFINED> instruction: 0xf0402800
    5784:	svcvs	0x0026809d
    5788:			; <UNDEFINED> instruction: 0x46b14633
    578c:			; <UNDEFINED> instruction: 0x4630b13e
    5790:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    5794:			; <UNDEFINED> instruction: 0xf7ff4681
    5798:	svcvs	0x0023fd55
    579c:	ldmdbmi	fp, {r1, r2, r9, sl, lr}^
    57a0:	strtmi	r4, [r8], -sl, asr #12
    57a4:			; <UNDEFINED> instruction: 0xf7fd4479
    57a8:	stmdacs	r0, {r0, r5, r7, r9, fp, ip, sp, lr, pc}
    57ac:	addhi	pc, r8, r0, asr #32
    57b0:	ldrsbtcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    57b4:			; <UNDEFINED> instruction: 0xb12b469a
    57b8:			; <UNDEFINED> instruction: 0xf7fc4618
    57bc:			; <UNDEFINED> instruction: 0xf8d4ed82
    57c0:			; <UNDEFINED> instruction: 0x468230f8
    57c4:			; <UNDEFINED> instruction: 0x46524952
    57c8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    57cc:	blx	fe3c37c8 <__assert_fail@plt+0xfe3c1408>
    57d0:	cmnle	r5, r0, lsl #16
    57d4:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    57d8:	bcc	fe441000 <__assert_fail@plt+0xfe43ec40>
    57dc:			; <UNDEFINED> instruction: 0x4618b133
    57e0:	stcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    57e4:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    57e8:	beq	fe441010 <__assert_fail@plt+0xfe43ec50>
    57ec:	strtmi	r4, [r8], -r9, asr #18
    57f0:	bcs	fe441058 <__assert_fail@plt+0xfe43ec98>
    57f4:			; <UNDEFINED> instruction: 0xf7fd4479
    57f8:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    57fc:	svcvs	0x0060d160
    5800:			; <UNDEFINED> instruction: 0xf7fcb110
    5804:			; <UNDEFINED> instruction: 0x4606ecfc
    5808:			; <UNDEFINED> instruction: 0xf0052000
    580c:	strbmi	pc, [r2], -fp, asr #25	; <UNPREDICTABLE>
    5810:			; <UNDEFINED> instruction: 0x46284659
    5814:	stc2l	7, cr15, [r6], {255}	; 0xff
    5818:	ldrsbtvc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    581c:			; <UNDEFINED> instruction: 0x4652493e
    5820:	strtmi	r2, [r8], -r0, lsl #6
    5824:	smlsdxls	r0, r9, r4, r4
    5828:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    582c:	ldrdvc	pc, [r8], r4	; <UNPREDICTABLE>
    5830:	movwcs	r4, #2362	; 0x93a
    5834:	strtmi	r9, [r8], -r3, lsl #20
    5838:	smlsdxls	r0, r9, r4, r4
    583c:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    5840:	ldrdvc	pc, [ip], r4	; <UNPREDICTABLE>
    5844:	movwcs	r4, #2358	; 0x936
    5848:	strtmi	r9, [r8], -r4, lsl #20
    584c:	smlsdxls	r0, r9, r4, r4
    5850:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    5854:	ldrsbtvc	pc, [r0], r4	; <UNPREDICTABLE>
    5858:			; <UNDEFINED> instruction: 0x46284932
    585c:	movwcs	lr, #27101	; 0x69dd
    5860:	smlsdxls	r0, r9, r4, r4
    5864:	ldc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    5868:	ldrsbtvc	pc, [r4], r4	; <UNPREDICTABLE>
    586c:	strtmi	r4, [r8], -lr, lsr #18
    5870:	bcs	4410d8 <__assert_fail@plt+0x43ed18>
    5874:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
    5878:			; <UNDEFINED> instruction: 0xf7ff9700
    587c:			; <UNDEFINED> instruction: 0xf8d4fd47
    5880:	stmdbmi	sl!, {r4, r5, r6, r7, ip, sp, lr}
    5884:	cdp	3, 1, cr2, cr8, cr0, {0}
    5888:			; <UNDEFINED> instruction: 0x46282a90
    588c:	smlsdxls	r0, r9, r4, r4
    5890:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    5894:	stmdbmi	r6!, {r0, r1, r2, r5, r8, r9, sl, fp, sp, lr}
    5898:	strbmi	r2, [sl], -r0, lsl #6
    589c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    58a0:			; <UNDEFINED> instruction: 0xf7ff9700
    58a4:			; <UNDEFINED> instruction: 0x4622fd33
    58a8:			; <UNDEFINED> instruction: 0x46284631
    58ac:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
    58b0:			; <UNDEFINED> instruction: 0xf8d44628
    58b4:			; <UNDEFINED> instruction: 0xf7fd10d0
    58b8:			; <UNDEFINED> instruction: 0x4628fe9d
    58bc:	mcr2	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    58c0:	andcs	r6, r1, r3, lsr #30
    58c4:			; <UNDEFINED> instruction: 0x4630b11b
    58c8:	b	ffac38c0 <__assert_fail@plt+0xffac1500>
    58cc:	andlt	r2, r9, r1
    58d0:	blhi	c0bcc <__assert_fail@plt+0xbe80c>
    58d4:	svchi	0x00f0e8bd
    58d8:			; <UNDEFINED> instruction: 0xf8d49003
    58dc:	stmdacs	r0, {r2, r3, r5, r7}
    58e0:	svcge	0x0031f47f
    58e4:			; <UNDEFINED> instruction: 0xf8d49004
    58e8:	stmdacs	r0, {r4, r5, r7}
    58ec:	svcge	0x0033f47f
    58f0:	stmib	sp, {r8, r9, sp}^
    58f4:	ldr	r3, [r2, -r6, lsl #6]!
    58f8:	rscscc	pc, pc, pc, asr #32
    58fc:	ldc	0, cr11, [sp], #36	; 0x24
    5900:	pop	{r1, r8, r9, fp, pc}
    5904:	svclt	0x00008ff0
    5908:	andeq	sl, r0, r0, lsr r0
    590c:	andeq	r9, r0, r8, asr #30
    5910:	andeq	r9, r0, r2, ror #31
    5914:	andeq	r9, r0, ip, lsl pc
    5918:	andeq	r9, r0, r8, lsl #31
    591c:	andeq	r9, r0, ip, asr pc
    5920:	andeq	r9, r0, r0, asr pc
    5924:	andeq	r9, r0, r4, ror pc
    5928:	andeq	r9, r0, lr, lsr #30
    592c:	andeq	r9, r0, r4, lsl #29
    5930:	andeq	r9, r0, lr, asr #28
    5934:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5938:	adcvc	pc, sl, #1325400064	; 0x4f000000
    593c:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
    5940:	ldrshlt	r4, [r8], #76	; 0x4c
    5944:	stcge	6, cr4, [r2], {5}
    5948:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    594c:	tstcs	r0, lr, lsl #12
    5950:	ldmdavs	fp, {r5, r9, sl, lr}
    5954:			; <UNDEFINED> instruction: 0xf04f9357
    5958:			; <UNDEFINED> instruction: 0xf7fc0300
    595c:	bmi	5c09c4 <__assert_fail@plt+0x5be604>
    5960:	ldcmi	6, cr4, [r6, #-160]	; 0xffffff60
    5964:			; <UNDEFINED> instruction: 0x4623447a
    5968:	ldmdbpl	r2, {r8, sp}^
    596c:	b	ff3c3964 <__assert_fail@plt+0xff3c15a4>
    5970:			; <UNDEFINED> instruction: 0xb1bb6863
    5974:			; <UNDEFINED> instruction: 0xb1a868a0
    5978:	mcrr	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    597c:	stmdavs	r0!, {r0, ip, pc}^
    5980:	ldc	7, cr15, [lr], {252}	; 0xfc
    5984:	strtmi	r9, [r3], -r1, lsl #18
    5988:	ldrtmi	r4, [r0], -r2, lsl #12
    598c:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    5990:	blmi	2181c4 <__assert_fail@plt+0x215e04>
    5994:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5998:	blls	15dfa08 <__assert_fail@plt+0x15dd648>
    599c:	qaddle	r4, sl, r4
    59a0:	ldcllt	0, cr11, [r0, #-352]!	; 0xfffffea0
    59a4:	rscscc	pc, pc, pc, asr #32
    59a8:			; <UNDEFINED> instruction: 0xf7fce7f2
    59ac:	svclt	0x0000eac2
    59b0:	andeq	sp, r1, r0, lsr #8
    59b4:	andeq	r0, r0, r4, lsl r2
    59b8:	strdeq	sp, [r1], -ip
    59bc:	andeq	r0, r0, r8, asr r2
    59c0:	andeq	sp, r1, ip, asr #7
    59c4:	svcmi	0x00f0e92d
    59c8:	cfstr32vc	mvfx15, [sp, #-692]!	; 0xfffffd4c
    59cc:	stcge	13, cr4, [r1], {55}	; 0x37
    59d0:			; <UNDEFINED> instruction: 0x46804b37
    59d4:	mrcmi	4, 1, r4, cr7, cr13, {3}
    59d8:	adcvc	pc, sl, #1325400064	; 0x4f000000
    59dc:	stmiapl	fp!, {r0, r1, r2, r3, r9, sl, lr}^
    59e0:	ldfmis	f2, [r5, #-0]
    59e4:	ldmdavs	fp, {r5, r9, sl, lr}
    59e8:			; <UNDEFINED> instruction: 0xf04f93ab
    59ec:			; <UNDEFINED> instruction: 0xf7fc0300
    59f0:	ldrbtmi	lr, [sp], #-3022	; 0xfffff432
    59f4:	strbmi	r4, [r0], -r3, lsr #12
    59f8:			; <UNDEFINED> instruction: 0xf8552100
    59fc:	strtmi	sl, [sl], -r6
    5a00:			; <UNDEFINED> instruction: 0xf7fc4652
    5a04:	stmdavs	r3!, {r2, r7, r9, fp, sp, lr, pc}^
    5a08:	suble	r2, sl, r0, lsl #22
    5a0c:	stmdacs	r0, {r5, r7, fp, sp, lr}
    5a10:			; <UNDEFINED> instruction: 0xf8d4d047
    5a14:	blcs	11c9c <__assert_fail@plt+0xf8dc>
    5a18:			; <UNDEFINED> instruction: 0xf7fcd043
    5a1c:	vldrge	d30, [r6, #-960]	; 0xfffffc40
    5a20:	stmdavs	r0!, {r0, r7, r9, sl, lr}^
    5a24:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    5a28:	ldrdvs	pc, [r0], r4	; <UNPREDICTABLE>
    5a2c:	ldrtmi	r4, [r0], -r0, lsl #13
    5a30:	stc	7, cr15, [lr], {252}	; 0xfc
    5a34:	ands	r4, r8, r4, lsl #12
    5a38:	adcvc	pc, sl, #1325400064	; 0x4f000000
    5a3c:	strtmi	r2, [r8], -r0, lsl #2
    5a40:	bl	fe943a38 <__assert_fail@plt+0xfe941678>
    5a44:	ldrbmi	r4, [r1], -sl, lsr #12
    5a48:			; <UNDEFINED> instruction: 0xf7fc4620
    5a4c:	stmdacs	r1, {r3, sl, fp, sp, lr, pc}
    5a50:			; <UNDEFINED> instruction: 0x462bd11b
    5a54:	strbmi	r4, [r9], -r2, asr #12
    5a58:			; <UNDEFINED> instruction: 0xf7ff4638
    5a5c:	stmdacs	r1, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    5a60:			; <UNDEFINED> instruction: 0x4620d113
    5a64:	b	ffac3a5c <__assert_fail@plt+0xffac169c>
    5a68:	ldrtmi	r4, [r0], -r4, lsl #12
    5a6c:	bl	ffc43a64 <__assert_fail@plt+0xffc416a4>
    5a70:	ldrtmi	r4, [r0], -r3, lsl #13
    5a74:	ldcl	7, cr15, [r8], #-1008	; 0xfffffc10
    5a78:	tsteq	r0, fp, lsl #22
    5a7c:	blne	257304 <__assert_fail@plt+0x254f44>
    5a80:	mcrr	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    5a84:	bicsle	r2, r7, r0, lsl #16
    5a88:	bmi	30da94 <__assert_fail@plt+0x30b6d4>
    5a8c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5a90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a94:	subsmi	r9, sl, fp, lsr #23
    5a98:			; <UNDEFINED> instruction: 0xf50dd106
    5a9c:	pop	{r0, r2, r3, r5, r8, sl, fp, ip, sp, lr}
    5aa0:			; <UNDEFINED> instruction: 0xf04f8ff0
    5aa4:	udf	#783	; 0x30f
    5aa8:	b	10c3aa0 <__assert_fail@plt+0x10c16e0>
    5aac:	andeq	sp, r1, ip, lsl #7
    5ab0:	andeq	r0, r0, r4, lsl r2
    5ab4:	andeq	r0, r0, r8, asr r2
    5ab8:	andeq	sp, r1, lr, ror #6
    5abc:	ldrdeq	sp, [r1], -r2
    5ac0:	svcmi	0x00f0e92d
    5ac4:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    5ac8:			; <UNDEFINED> instruction: 0xf8d38b02
    5acc:	umulllt	r3, r5, r4, r0
    5ad0:			; <UNDEFINED> instruction: 0xf0002b00
    5ad4:			; <UNDEFINED> instruction: 0x461680f6
    5ad8:			; <UNDEFINED> instruction: 0x2098f8d4
    5adc:			; <UNDEFINED> instruction: 0xf0002a00
    5ae0:			; <UNDEFINED> instruction: 0x460580f0
    5ae4:			; <UNDEFINED> instruction: 0x460f4618
    5ae8:	bl	ffac3ae0 <__assert_fail@plt+0xffac1720>
    5aec:			; <UNDEFINED> instruction: 0xf8d44603
    5af0:	movwls	r0, #8344	; 0x2098
    5af4:	b	8c3aec <__assert_fail@plt+0x8c172c>
    5af8:			; <UNDEFINED> instruction: 0x3098f8d4
    5afc:	ldmdbmi	ip!, {r2, r3, r7, r9, sl, lr}^
    5b00:	strmi	r4, [r2], -r0, lsl #13
    5b04:			; <UNDEFINED> instruction: 0x46284479
    5b08:	andgt	pc, ip, sp, asr #17
    5b0c:			; <UNDEFINED> instruction: 0xf8eef7fd
    5b10:			; <UNDEFINED> instruction: 0xf0402800
    5b14:			; <UNDEFINED> instruction: 0xf8d480c8
    5b18:	blcs	11d90 <__assert_fail@plt+0xf9d0>
    5b1c:	sbcshi	pc, r8, r0
    5b20:			; <UNDEFINED> instruction: 0xf7fc4618
    5b24:	stmdacs	r3, {r1, sl, fp, sp, lr, pc}
    5b28:	vmax.s8	d20, d16, d3
    5b2c:	bmi	1c65e88 <__assert_fail@plt+0x1c63ac8>
    5b30:			; <UNDEFINED> instruction: 0x309cf8d4
    5b34:	ldmdbmi	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    5b38:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5b3c:			; <UNDEFINED> instruction: 0xf944f7fd
    5b40:			; <UNDEFINED> instruction: 0xf0402800
    5b44:			; <UNDEFINED> instruction: 0xf8d480b0
    5b48:			; <UNDEFINED> instruction: 0x464b9070
    5b4c:			; <UNDEFINED> instruction: 0xf1b946ca
    5b50:	andle	r0, r7, r0, lsl #30
    5b54:			; <UNDEFINED> instruction: 0xf7fc4648
    5b58:			; <UNDEFINED> instruction: 0x4682ebb4
    5b5c:	blx	1cc3b62 <__assert_fail@plt+0x1cc17a2>
    5b60:	strmi	r6, [r1], r3, lsr #30
    5b64:	ldrbmi	r4, [r2], -r5, ror #18
    5b68:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5b6c:			; <UNDEFINED> instruction: 0xf8bef7fd
    5b70:			; <UNDEFINED> instruction: 0xf0402800
    5b74:			; <UNDEFINED> instruction: 0xf8d4809a
    5b78:	mcr	0, 0, r3, cr8, cr4, {7}
    5b7c:	teqlt	r3, r0, lsl sl
    5b80:			; <UNDEFINED> instruction: 0xf7fc4618
    5b84:			; <UNDEFINED> instruction: 0xf8d4eb9e
    5b88:	mcr	0, 0, r3, cr8, cr4, {7}
    5b8c:	ldmdbmi	ip, {r4, r9, fp}^
    5b90:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
    5b94:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    5b98:			; <UNDEFINED> instruction: 0xf8a8f7fd
    5b9c:			; <UNDEFINED> instruction: 0xf0402800
    5ba0:			; <UNDEFINED> instruction: 0xf8d48084
    5ba4:	adfe	f3, f0, f0
    5ba8:	teqlt	r3, r0	; <illegal shifter operand>
    5bac:			; <UNDEFINED> instruction: 0xf7fc4618
    5bb0:			; <UNDEFINED> instruction: 0xf8d4eb88
    5bb4:	adfe	f3, f0, f0
    5bb8:	ldmdbmi	r2, {r4, r7, r9, fp}^
    5bbc:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
    5bc0:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    5bc4:			; <UNDEFINED> instruction: 0xf892f7fd
    5bc8:	cmnle	lr, r0, lsl #16
    5bcc:	tstlt	r0, r0, ror #30
    5bd0:	bl	543bc8 <__assert_fail@plt+0x541808>
    5bd4:	andcs	r4, r0, r1, lsl #13
    5bd8:	blx	ff941bf4 <__assert_fail@plt+0xff93f834>
    5bdc:			; <UNDEFINED> instruction: 0x463a4631
    5be0:			; <UNDEFINED> instruction: 0xf7ff4628
    5be4:			; <UNDEFINED> instruction: 0xf8d4fadf
    5be8:	stmdbmi	r7, {r2, r4, r5, r6, r7, sp, lr}^
    5bec:	cdp	3, 1, cr2, cr8, cr0, {0}
    5bf0:			; <UNDEFINED> instruction: 0x46282a10
    5bf4:			; <UNDEFINED> instruction: 0x96004479
    5bf8:	blx	fe243bfe <__assert_fail@plt+0xfe24183e>
    5bfc:			; <UNDEFINED> instruction: 0x6094f8d4
    5c00:	movwcs	r4, #2370	; 0x942
    5c04:	strtmi	r9, [r8], -r2, lsl #20
    5c08:			; <UNDEFINED> instruction: 0x96004479
    5c0c:	blx	1fc3c12 <__assert_fail@plt+0x1fc1852>
    5c10:			; <UNDEFINED> instruction: 0x6098f8d4
    5c14:			; <UNDEFINED> instruction: 0x4642493e
    5c18:	strtmi	r9, [r8], -r3, lsl #22
    5c1c:			; <UNDEFINED> instruction: 0x96004479
    5c20:	blx	1d43c26 <__assert_fail@plt+0x1d41866>
    5c24:			; <UNDEFINED> instruction: 0x309cf8d4
    5c28:			; <UNDEFINED> instruction: 0xf1bbb16b
    5c2c:	ldmdble	sl, {r0, r1, r8, r9, sl, fp}^
    5c30:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    5c34:	tstcs	r6, r8, lsr sl
    5c38:	andcs	r9, r4, r0, lsl #6
    5c3c:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
    5c40:			; <UNDEFINED> instruction: 0xf005447b
    5c44:			; <UNDEFINED> instruction: 0xf8d4fce1
    5c48:	cmplt	r0, r0, asr r1
    5c4c:	bl	1b43c44 <__assert_fail@plt+0x1b41884>
    5c50:	stmdale	r6, {r0, fp, sp}
    5c54:			; <UNDEFINED> instruction: 0xf0004932
    5c58:	strtmi	r0, [r8], -r1, lsl #4
    5c5c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c60:			; <UNDEFINED> instruction: 0xf8d4fcbb
    5c64:	strtmi	r6, [r8], -r0, lsl #2
    5c68:	movwcs	r4, #2350	; 0x92e
    5c6c:	bcs	fe4414d4 <__assert_fail@plt+0xfe43f114>
    5c70:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    5c74:	blx	12c3c7a <__assert_fail@plt+0x12c18ba>
    5c78:	stmdbmi	fp!, {r1, r2, r5, r8, r9, sl, fp, sp, lr}
    5c7c:	ldrbmi	r2, [r2], -r0, lsl #6
    5c80:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5c84:			; <UNDEFINED> instruction: 0xf7ff9600
    5c88:	strtmi	pc, [r2], -r1, asr #22
    5c8c:	strtmi	r4, [r8], -r9, asr #12
    5c90:	blx	1143c94 <__assert_fail@plt+0x11418d4>
    5c94:			; <UNDEFINED> instruction: 0xf8d44628
    5c98:			; <UNDEFINED> instruction: 0xf7fd10d0
    5c9c:	strtmi	pc, [r8], -fp, lsr #25
    5ca0:	ldc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
    5ca4:			; <UNDEFINED> instruction: 0xf04fe001
    5ca8:	svcvs	0x00230900
    5cac:	tstlt	fp, r1
    5cb0:			; <UNDEFINED> instruction: 0xf7fc4648
    5cb4:	strdcs	lr, [r1], -r6
    5cb8:	ldc	0, cr11, [sp], #20
    5cbc:	pop	{r1, r8, r9, fp, pc}
    5cc0:			; <UNDEFINED> instruction: 0xf04f8ff0
    5cc4:	strdlt	r3, [r5], -pc	; <UNPREDICTABLE>
    5cc8:	blhi	c0fc4 <__assert_fail@plt+0xbec04>
    5ccc:	svchi	0x00f0e8bd
    5cd0:			; <UNDEFINED> instruction: 0x469b4a16
    5cd4:			; <UNDEFINED> instruction: 0xe72e447a
    5cd8:			; <UNDEFINED> instruction: 0xf8d44a15
    5cdc:	ldrbtmi	r3, [sl], #-156	; 0xffffff64
    5ce0:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    5ce4:	blmi	4ff988 <__assert_fail@plt+0x4fd5c8>
    5ce8:			; <UNDEFINED> instruction: 0xf853447b
    5cec:	str	r3, [r1, fp, lsr #32]!
    5cf0:	andeq	r9, r0, r0, ror ip
    5cf4:	andeq	r9, r0, r8, rrx
    5cf8:	andeq	r9, r0, r2, asr #24
    5cfc:	andeq	r9, r0, r2, lsl #23
    5d00:	strdeq	r9, [r0], -r2
    5d04:	andeq	r9, r0, sl, asr #23
    5d08:	muleq	r0, r4, fp
    5d0c:	ldrdeq	r9, [r0], -ip
    5d10:	andeq	r9, r0, r8, asr fp
    5d14:	andeq	r8, r0, sl, ror #30
    5d18:	andeq	r9, r0, lr, lsr fp
    5d1c:	andeq	r9, r0, r8, lsr #23
    5d20:	andeq	r8, r0, ip, lsl #28
    5d24:	andeq	r9, r0, sl, lsl fp
    5d28:	andeq	r9, r0, sl, ror #20
    5d2c:	andeq	r9, r0, r8, lsl #22
    5d30:	andeq	ip, r1, r6, asr #21
    5d34:			; <UNDEFINED> instruction: 0x0001cabc
    5d38:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5d3c:	adcvc	pc, sl, #1325400064	; 0x4f000000
    5d40:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
    5d44:	ldrshlt	r4, [r8], #76	; 0x4c
    5d48:	stcge	6, cr4, [r2], {5}
    5d4c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    5d50:	tstcs	r0, lr, lsl #12
    5d54:	ldmdavs	fp, {r5, r9, sl, lr}
    5d58:			; <UNDEFINED> instruction: 0xf04f9357
    5d5c:			; <UNDEFINED> instruction: 0xf7fc0300
    5d60:	bmi	5c05c0 <__assert_fail@plt+0x5be200>
    5d64:	ldcmi	6, cr4, [r6, #-160]	; 0xffffff60
    5d68:			; <UNDEFINED> instruction: 0x4623447a
    5d6c:	ldmdbpl	r2, {r8, sp}^
    5d70:	stmia	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d74:			; <UNDEFINED> instruction: 0xb1bb6863
    5d78:			; <UNDEFINED> instruction: 0xb1a868a0
    5d7c:	b	fc3d74 <__assert_fail@plt+0xfc19b4>
    5d80:	stmdavs	r0!, {r0, ip, pc}^
    5d84:	b	fe743d7c <__assert_fail@plt+0xfe7419bc>
    5d88:	strtmi	r9, [r3], -r1, lsl #18
    5d8c:	ldrtmi	r4, [r0], -r2, lsl #12
    5d90:	mrc2	7, 4, pc, cr6, cr15, {7}
    5d94:	blmi	2185c8 <__assert_fail@plt+0x216208>
    5d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d9c:	blls	15dfe0c <__assert_fail@plt+0x15dda4c>
    5da0:	qaddle	r4, sl, r4
    5da4:	ldcllt	0, cr11, [r0, #-352]!	; 0xfffffea0
    5da8:	rscscc	pc, pc, pc, asr #32
    5dac:			; <UNDEFINED> instruction: 0xf7fce7f2
    5db0:	svclt	0x0000e8c0
    5db4:	andeq	sp, r1, ip, lsl r0
    5db8:	andeq	r0, r0, r4, lsl r2
    5dbc:	strdeq	ip, [r1], -r8
    5dc0:	andeq	r0, r0, r8, asr r2
    5dc4:	andeq	ip, r1, r8, asr #31
    5dc8:	svcmi	0x00f0e92d
    5dcc:	cfstr32vc	mvfx15, [sp, #-692]!	; 0xfffffd4c
    5dd0:	stcge	13, cr4, [r1], {55}	; 0x37
    5dd4:			; <UNDEFINED> instruction: 0x46804b37
    5dd8:	mrcmi	4, 1, r4, cr7, cr13, {3}
    5ddc:	adcvc	pc, sl, #1325400064	; 0x4f000000
    5de0:	stmiapl	fp!, {r0, r1, r2, r3, r9, sl, lr}^
    5de4:	ldfmis	f2, [r5, #-0]
    5de8:	ldmdavs	fp, {r5, r9, sl, lr}
    5dec:			; <UNDEFINED> instruction: 0xf04f93ab
    5df0:			; <UNDEFINED> instruction: 0xf7fc0300
    5df4:	ldrbtmi	lr, [sp], #-2508	; 0xfffff634
    5df8:	strbmi	r4, [r0], -r3, lsr #12
    5dfc:			; <UNDEFINED> instruction: 0xf8552100
    5e00:	strtmi	sl, [sl], -r6
    5e04:			; <UNDEFINED> instruction: 0xf7fc4652
    5e08:	stmdavs	r3!, {r1, r7, fp, sp, lr, pc}^
    5e0c:	suble	r2, sl, r0, lsl #22
    5e10:	stmdacs	r0, {r5, r7, fp, sp, lr}
    5e14:			; <UNDEFINED> instruction: 0xf8d4d047
    5e18:	blcs	12050 <__assert_fail@plt+0xfc90>
    5e1c:			; <UNDEFINED> instruction: 0xf7fcd043
    5e20:	vldrge.16	s29, [r6, #-476]	; 0xfffffe24	; <UNPREDICTABLE>
    5e24:	stmdavs	r0!, {r0, r7, r9, sl, lr}^
    5e28:	b	12c3e20 <__assert_fail@plt+0x12c1a60>
    5e2c:	ldrdvs	pc, [ip], r4
    5e30:	ldrtmi	r4, [r0], -r0, lsl #13
    5e34:	b	343e2c <__assert_fail@plt+0x341a6c>
    5e38:	ands	r4, r8, r4, lsl #12
    5e3c:	adcvc	pc, sl, #1325400064	; 0x4f000000
    5e40:	strtmi	r2, [r8], -r0, lsl #2
    5e44:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e48:	ldrbmi	r4, [r1], -sl, lsr #12
    5e4c:			; <UNDEFINED> instruction: 0xf7fc4620
    5e50:	stmdacs	r1, {r1, r2, r9, fp, sp, lr, pc}
    5e54:			; <UNDEFINED> instruction: 0x462bd11b
    5e58:	strbmi	r4, [r9], -r2, asr #12
    5e5c:			; <UNDEFINED> instruction: 0xf7ff4638
    5e60:	stmdacs	r1, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    5e64:			; <UNDEFINED> instruction: 0x4620d113
    5e68:	stmia	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e6c:	ldrtmi	r4, [r0], -r4, lsl #12
    5e70:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e74:	ldrtmi	r4, [r0], -r3, lsl #13
    5e78:	b	1dc3e70 <__assert_fail@plt+0x1dc1ab0>
    5e7c:	tsteq	r0, fp, lsl #22
    5e80:	blne	257708 <__assert_fail@plt+0x255348>
    5e84:	b	12c3e7c <__assert_fail@plt+0x12c1abc>
    5e88:	bicsle	r2, r7, r0, lsl #16
    5e8c:	bmi	30de98 <__assert_fail@plt+0x30bad8>
    5e90:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5e94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e98:	subsmi	r9, sl, fp, lsr #23
    5e9c:			; <UNDEFINED> instruction: 0xf50dd106
    5ea0:	pop	{r0, r2, r3, r5, r8, sl, fp, ip, sp, lr}
    5ea4:			; <UNDEFINED> instruction: 0xf04f8ff0
    5ea8:	udf	#783	; 0x30f
    5eac:	stmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5eb0:	andeq	ip, r1, r8, lsl #31
    5eb4:	andeq	r0, r0, r4, lsl r2
    5eb8:	andeq	r0, r0, r8, asr r2
    5ebc:	andeq	ip, r1, sl, ror #30
    5ec0:	andeq	ip, r1, lr, asr #29
    5ec4:			; <UNDEFINED> instruction: 0x460db570
    5ec8:			; <UNDEFINED> instruction: 0xf7fc4616
    5ecc:	strmi	lr, [r4], -r2, asr #19
    5ed0:	stmdacs	r2, {fp, pc}
    5ed4:	stmdacs	sl, {r0, r2, r3, ip, lr, pc}
    5ed8:			; <UNDEFINED> instruction: 0xf104d112
    5edc:	strtmi	r0, [sl], -r8, lsl #2
    5ee0:			; <UNDEFINED> instruction: 0xf7fc232e
    5ee4:	cmplt	r8, r0, lsl sl
    5ee8:	andcs	r8, r0, r3, ror #16
    5eec:	eorshi	fp, r3, fp, asr sl
    5ef0:	stcne	13, cr11, [r1, #-448]!	; 0xfffffe40
    5ef4:			; <UNDEFINED> instruction: 0x232e462a
    5ef8:	b	143ef0 <__assert_fail@plt+0x141b30>
    5efc:	mvnsle	r2, r0, lsl #16
    5f00:	andseq	pc, r5, pc, rrx
    5f04:	svclt	0x0000bd70
    5f08:			; <UNDEFINED> instruction: 0xb093b5f0
    5f0c:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    5f10:			; <UNDEFINED> instruction: 0xf8dfae04
    5f14:	teqcs	r4, #128	; 0x80
    5f18:			; <UNDEFINED> instruction: 0xf8cd44fc
    5f1c:			; <UNDEFINED> instruction: 0xf8dfc000
    5f20:	ldrbtmi	ip, [lr], #120	; 0x78
    5f24:	strmi	r9, [r7], -r1, lsl #2
    5f28:	strmi	r9, [sp], -r2, lsl #4
    5f2c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    5f30:			; <UNDEFINED> instruction: 0x46144619
    5f34:	andcs	r4, r1, #48, 12	; 0x3000000
    5f38:	ldrdgt	pc, [r0], -ip
    5f3c:	subgt	pc, r4, sp, asr #17
    5f40:	stceq	0, cr15, [r0], {79}	; 0x4f
    5f44:	b	c43f3c <__assert_fail@plt+0xc41b7c>
    5f48:			; <UNDEFINED> instruction: 0x463a463b
    5f4c:	andcs	r2, r4, r6, lsl #2
    5f50:			; <UNDEFINED> instruction: 0xf0059600
    5f54:	blmi	484cc0 <__assert_fail@plt+0x482900>
    5f58:	mrscs	r2, LR_usr
    5f5c:	andcs	r4, r1, fp, ror r4
    5f60:			; <UNDEFINED> instruction: 0xf0059500
    5f64:	blmi	3c4cb0 <__assert_fail@plt+0x3c28f0>
    5f68:	mrscs	r2, LR_usr
    5f6c:	andcs	r4, r1, fp, ror r4
    5f70:			; <UNDEFINED> instruction: 0xf0059400
    5f74:	bmi	304820 <__assert_fail@plt+0x302460>
    5f78:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5f7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f80:	subsmi	r9, sl, r1, lsl fp
    5f84:	andslt	sp, r3, r1, lsl #2
    5f88:			; <UNDEFINED> instruction: 0xf7fbbdf0
    5f8c:	svclt	0x0000efd2
    5f90:	strdeq	r9, [r0], -ip
    5f94:	andeq	ip, r1, lr, lsr lr
    5f98:	andeq	r0, r0, r4, lsl r2
    5f9c:	andeq	r9, r0, r0, asr #17
    5fa0:	andeq	r9, r0, r4, lsl #2
    5fa4:	andeq	ip, r1, r6, ror #27
    5fa8:	svcmi	0x00f0e92d
    5fac:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    5fb0:	ldrmi	r8, [ip], -r4, lsl #22
    5fb4:			; <UNDEFINED> instruction: 0x460549d4
    5fb8:	ldrbtmi	r6, [r9], #-2267	; 0xfffff725
    5fbc:	andls	fp, r2, #159	; 0x9f
    5fc0:	stmpl	sl, {r1, r4, r6, r7, r9, fp, lr}
    5fc4:	andsls	r6, sp, #1179648	; 0x120000
    5fc8:	andeq	pc, r0, #79	; 0x4f
    5fcc:	ldrmi	fp, [r8], -fp, lsr #2
    5fd0:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fd4:			; <UNDEFINED> instruction: 0xf0402800
    5fd8:			; <UNDEFINED> instruction: 0xf04f8166
    5fdc:	vstmdbvs	r3!, {d16-d15}
    5fe0:			; <UNDEFINED> instruction: 0xb1234698
    5fe4:			; <UNDEFINED> instruction: 0xf7fc4618
    5fe8:			; <UNDEFINED> instruction: 0x6d63e96c
    5fec:	stmibmi	r8, {r7, r9, sl, lr}^
    5ff0:	strtmi	r4, [r8], -r2, asr #12
    5ff4:			; <UNDEFINED> instruction: 0xf7fc4479
    5ff8:	stmiblt	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5ffc:	strmi	r6, [r6], -r0, lsr #29
    6000:			; <UNDEFINED> instruction: 0xf7fcb110
    6004:			; <UNDEFINED> instruction: 0x4606e992
    6008:			; <UNDEFINED> instruction: 0xf7ff4630
    600c:	stmibmi	r1, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}^
    6010:	ldrbtmi	r6, [r9], #-3747	; 0xfffff15d
    6014:	strtmi	r4, [r8], -r2, lsl #12
    6018:	mrc2	7, 6, pc, cr6, cr12, {7}
    601c:			; <UNDEFINED> instruction: 0xf04fb1a8
    6020:	svcvs	0x00230a00
    6024:			; <UNDEFINED> instruction: 0x4650b113
    6028:	svc	0x003af7fb
    602c:	blmi	fedd8b1c <__assert_fail@plt+0xfedd675c>
    6030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6034:	blls	7600a4 <__assert_fail@plt+0x75dce4>
    6038:			; <UNDEFINED> instruction: 0xf040405a
    603c:	andcs	r8, r1, r0, ror #2
    6040:	ldc	0, cr11, [sp], #124	; 0x7c
    6044:	pop	{r2, r8, r9, fp, pc}
    6048:			; <UNDEFINED> instruction: 0xf8d48ff0
    604c:			; <UNDEFINED> instruction: 0xf7fc0080
    6050:	vmul.i8	d30, d0, d24
    6054:	addsmi	r1, r8, #1140850688	; 0x44000000
    6058:			; <UNDEFINED> instruction: 0xf0004681
    605c:			; <UNDEFINED> instruction: 0xf5b08137
    6060:			; <UNDEFINED> instruction: 0xf0807f89
    6064:	stmdacs	r2, {r1, r2, r5, r8, pc}
    6068:	msrhi	CPSR_fsc, r0
    606c:			; <UNDEFINED> instruction: 0xf5b04aab
    6070:	ldrbtmi	r7, [sl], #-3971	; 0xfffff07d
    6074:	bmi	feaba480 <__assert_fail@plt+0xfeab80c0>
    6078:	stmibmi	sl!, {r1, r3, r4, r5, r6, sl, lr}
    607c:			; <UNDEFINED> instruction: 0xf8d44628
    6080:	ldrbtmi	r3, [r9], #-128	; 0xffffff80
    6084:	mcr2	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    6088:	bicle	r2, r8, r0, lsl #16
    608c:			; <UNDEFINED> instruction: 0xf7fc6ee0
    6090:	stmdacs	sl, {r2, r3, r6, r8, fp, sp, lr, pc}
    6094:	tsthi	sp, r0, asr #4	; <UNPREDICTABLE>
    6098:	ldrbtmi	r4, [fp], #-2979	; 0xfffff45d
    609c:	stmibmi	r3!, {r0, r1, r8, r9, ip, pc}
    60a0:	cdpvs	6, 14, cr4, cr3, cr8, {1}
    60a4:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    60a8:	mcr2	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    60ac:			; <UNDEFINED> instruction: 0xd1b62800
    60b0:	ldrdcc	pc, [r4], r4
    60b4:	vmla.f32	s20, s16, s10
    60b8:	cmplt	r3, r0, lsl sl
    60bc:			; <UNDEFINED> instruction: 0x46184611
    60c0:			; <UNDEFINED> instruction: 0xf7ffaa04
    60c4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    60c8:			; <UNDEFINED> instruction: 0xf8d4d1a9
    60cc:	ldmibmi	r8, {r2, r7, ip, sp}
    60d0:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
    60d4:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    60d8:	mrc2	7, 3, pc, cr6, cr12, {7}
    60dc:	orrsle	r2, lr, r0, lsl #16
    60e0:			; <UNDEFINED> instruction: 0x46284994
    60e4:	ldrdcc	pc, [r4], r4
    60e8:			; <UNDEFINED> instruction: 0x2010f8bd
    60ec:			; <UNDEFINED> instruction: 0xf7fc4479
    60f0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    60f4:			; <UNDEFINED> instruction: 0xf8d4d193
    60f8:	bge	452320 <__assert_fail@plt+0x44ff60>
    60fc:	bcs	fe441924 <__assert_fail@plt+0xfe43f564>
    6100:	ldrmi	fp, [r1], -fp, asr #2
    6104:			; <UNDEFINED> instruction: 0xf10d4618
    6108:			; <UNDEFINED> instruction: 0xf7ff0212
    610c:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6110:			; <UNDEFINED> instruction: 0xf8d4d185
    6114:	stmibmi	r8, {r3, r7, ip, sp}
    6118:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
    611c:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    6120:	mrc2	7, 2, pc, cr2, cr12, {7}
    6124:			; <UNDEFINED> instruction: 0xf47f2800
    6128:	stmibmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    612c:			; <UNDEFINED> instruction: 0xf8d44628
    6130:			; <UNDEFINED> instruction: 0xf8bd3088
    6134:	ldrbtmi	r2, [r9], #-18	; 0xffffffee
    6138:	ldc2l	7, cr15, [r8, #1008]	; 0x3f0
    613c:			; <UNDEFINED> instruction: 0xf47f2800
    6140:			; <UNDEFINED> instruction: 0xf8d4af6e
    6144:	mcr	0, 0, sl, cr9, cr0, {3}
    6148:			; <UNDEFINED> instruction: 0x4653aa10
    614c:	svceq	0x0000f1ba
    6150:	ldrbmi	sp, [r0], -r8
    6154:	ldm	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6158:	beq	441984 <__assert_fail@plt+0x43f5c4>
    615c:			; <UNDEFINED> instruction: 0xf872f7ff
    6160:	strmi	r6, [r2], r3, lsr #30
    6164:			; <UNDEFINED> instruction: 0x46284976
    6168:	bcs	4419d4 <__assert_fail@plt+0x43f614>
    616c:			; <UNDEFINED> instruction: 0xf7fc4479
    6170:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    6174:	svcge	0x0055f47f
    6178:	ldrsbtcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    617c:	bcc	fe4419a8 <__assert_fail@plt+0xfe43f5e8>
    6180:			; <UNDEFINED> instruction: 0x4618b133
    6184:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6188:	ldrsbtcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
    618c:	beq	fe4419b8 <__assert_fail@plt+0xfe43f5f8>
    6190:	strtmi	r4, [r8], -ip, ror #18
    6194:	bcs	fe441a00 <__assert_fail@plt+0xfe43f640>
    6198:			; <UNDEFINED> instruction: 0xf7fc4479
    619c:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    61a0:	svcge	0x003ff47f
    61a4:	tstlt	r0, r0, ror #30
    61a8:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    61ac:	andcs	r4, r0, r2, lsl #13
    61b0:			; <UNDEFINED> instruction: 0xfff8f004
    61b4:	stmdbls	r2, {r1, r3, r4, r5, r9, sl, lr}
    61b8:			; <UNDEFINED> instruction: 0x4628465b
    61bc:			; <UNDEFINED> instruction: 0xf7ff9400
    61c0:			; <UNDEFINED> instruction: 0xf8d4f811
    61c4:	stmdbmi	r0!, {r2, r3, r4, r5, r6, r7, ip, sp, lr}^
    61c8:	cdp	3, 1, cr2, cr9, cr0, {0}
    61cc:			; <UNDEFINED> instruction: 0x46282a90
    61d0:	smlsdxls	r0, r9, r4, r4
    61d4:			; <UNDEFINED> instruction: 0xf89af7ff
    61d8:	ldmdbmi	ip, {r0, r1, r2, r5, r6, r8, sl, fp, sp, lr}^
    61dc:	strbmi	r2, [r2], -r0, lsl #6
    61e0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    61e4:			; <UNDEFINED> instruction: 0xf7ff9700
    61e8:	mcrvs	8, 5, pc, cr3, cr1, {4}	; <UNPREDICTABLE>
    61ec:			; <UNDEFINED> instruction: 0x4630b15b
    61f0:			; <UNDEFINED> instruction: 0xff86f7fe
    61f4:	bmi	15d8f54 <__assert_fail@plt+0x15d6b94>
    61f8:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    61fc:	andls	r4, r0, sl, ror r4
    6200:			; <UNDEFINED> instruction: 0xf0052004
    6204:	blls	104a10 <__assert_fail@plt+0x102650>
    6208:	bmi	14ce628 <__assert_fail@plt+0x14cc268>
    620c:	movwls	r2, #4
    6210:	blmi	1497400 <__assert_fail@plt+0x1495040>
    6214:			; <UNDEFINED> instruction: 0xf005447b
    6218:	vmul.i8	<illegal reg q15.5>, q8, <illegal reg q11.5>
    621c:	ldrmi	r1, [r9, #785]	; 0x311
    6220:			; <UNDEFINED> instruction: 0xf5b9d067
    6224:	subsle	r7, sl, #548	; 0x224
    6228:	svceq	0x0002f1b9
    622c:			; <UNDEFINED> instruction: 0xf5b9d064
    6230:	cmnle	r6, r3, lsl #31
    6234:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    6238:	mrscs	r9, LR_und
    623c:	andcs	r4, r4, r9, asr #22
    6240:	ldrbtmi	r4, [fp], #-2633	; 0xfffff5b7
    6244:			; <UNDEFINED> instruction: 0xf005447a
    6248:	svcvs	0x0026f9df
    624c:	movwcs	r4, #2375	; 0x947
    6250:	bcs	441abc <__assert_fail@plt+0x43f6fc>
    6254:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6258:			; <UNDEFINED> instruction: 0xf7ff9600
    625c:			; <UNDEFINED> instruction: 0x4622f857
    6260:			; <UNDEFINED> instruction: 0x46284651
    6264:			; <UNDEFINED> instruction: 0xff5af7fe
    6268:	ldrdcc	pc, [r4], r4
    626c:	stmdami	r0, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    6270:	bne	441ad8 <__assert_fail@plt+0x43f718>
    6274:			; <UNDEFINED> instruction: 0x2010f8bd
    6278:			; <UNDEFINED> instruction: 0xf7ff4478
    627c:			; <UNDEFINED> instruction: 0xf8d4fe45
    6280:	teqlt	fp, r8, lsl #1
    6284:	mrc	8, 0, r4, cr8, cr11, {1}
    6288:			; <UNDEFINED> instruction: 0xf8bd1a90
    628c:	ldrbtmi	r2, [r8], #-18	; 0xffffffee
    6290:	mrc2	7, 1, pc, cr10, cr15, {7}
    6294:			; <UNDEFINED> instruction: 0xf8d44628
    6298:			; <UNDEFINED> instruction: 0xf7fd10d0
    629c:	strtmi	pc, [r8], -fp, lsr #19
    62a0:			; <UNDEFINED> instruction: 0xf976f7fd
    62a4:			; <UNDEFINED> instruction: 0xf8d5e6bd
    62a8:	ldrbmi	fp, [r8, #-28]	; 0xffffffe4
    62ac:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {1}
    62b0:	vmin.s8	d30, d16, d21
    62b4:	addsmi	r1, r8, #-67108864	; 0xfc000000
    62b8:	bmi	bfa2c8 <__assert_fail@plt+0xbf7f08>
    62bc:			; <UNDEFINED> instruction: 0xe6dc447a
    62c0:	ldrbtmi	r4, [sl], #-2606	; 0xfffff5d2
    62c4:	bmi	bbfe30 <__assert_fail@plt+0xbbda70>
    62c8:			; <UNDEFINED> instruction: 0xe6d6447a
    62cc:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    62d0:	blmi	b7fe24 <__assert_fail@plt+0xb7da64>
    62d4:			; <UNDEFINED> instruction: 0xf853447b
    62d8:	movwls	r3, #12320	; 0x3020
    62dc:	vmin.s8	q15, q8, <illegal reg q7.5>
    62e0:	ldrmi	r1, [r9, #831]	; 0x33f
    62e4:	blmi	a7a6f4 <__assert_fail@plt+0xa78334>
    62e8:			; <UNDEFINED> instruction: 0xe7a5447b
    62ec:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    62f0:	blmi	a40180 <__assert_fail@plt+0xa3ddc0>
    62f4:			; <UNDEFINED> instruction: 0xe79f447b
    62f8:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    62fc:			; <UNDEFINED> instruction: 0xf7fbe79c
    6300:	blmi	9c1b68 <__assert_fail@plt+0x9bf7a8>
    6304:			; <UNDEFINED> instruction: 0xe797447b
    6308:	andeq	ip, r1, r6, lsr #27
    630c:	andeq	r0, r0, r4, lsl r2
    6310:	andeq	r9, r0, r8, ror #13
    6314:	andeq	r9, r0, r2, lsl #14
    6318:	andeq	ip, r1, r0, lsr sp
    631c:			; <UNDEFINED> instruction: 0x000097be
    6320:			; <UNDEFINED> instruction: 0x000097b4
    6324:	muleq	r0, sl, r6
    6328:	andeq	r8, r0, r2, lsl #22
    632c:	ldrdeq	r8, [r0], -lr
    6330:	andeq	r9, r0, r6, ror #12
    6334:	andeq	r9, r0, ip, asr r6
    6338:	andeq	r9, r0, r6, lsr r6
    633c:	andeq	r9, r0, sl, lsr #12
    6340:	andeq	r9, r0, r0, lsl #11
    6344:	ldrdeq	r9, [r0], -r4
    6348:	muleq	r0, ip, r5
    634c:	strdeq	r9, [r0], -sl
    6350:	andeq	r9, r0, lr, lsr r6
    6354:	andeq	r9, r0, r8, lsl r5
    6358:	andeq	r8, r0, r4, ror lr
    635c:	andeq	r8, r0, r4, ror #28
    6360:	strdeq	r9, [r0], -r6
    6364:	andeq	r9, r0, r2, lsl #12
    6368:	ldrdeq	r9, [r0], -r8
    636c:	muleq	r0, r6, r4
    6370:	andeq	r9, r0, r4, asr #9
    6374:	andeq	r9, r0, r6, asr #9
    6378:	andeq	r9, r0, r4, ror r5
    637c:	andeq	r9, r0, r2, ror #10
    6380:	andeq	r9, r0, ip, asr r5
    6384:	andeq	r9, r0, r6, ror #10
    6388:	andeq	ip, r1, r0, ror #9
    638c:	andeq	r9, r0, ip, lsr r5
    6390:	andeq	r9, r0, r2, asr #10
    6394:	andeq	r9, r0, r0, asr #10
    6398:	andeq	r9, r0, sl, lsr #10
    639c:	andeq	r9, r0, ip, lsr #10
    63a0:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    63a4:	adcvc	pc, sl, #1325400064	; 0x4f000000
    63a8:	ldrblt	r4, [r0, #-2847]!	; 0xfffff4e1
    63ac:	ldrshlt	r4, [r6], #76	; 0x4c
    63b0:			; <UNDEFINED> instruction: 0xf85c4605
    63b4:	strmi	r3, [lr], -r3
    63b8:	tstcs	r0, ip, ror #12
    63bc:	ldmdavs	fp, {r5, r9, sl, lr}
    63c0:			; <UNDEFINED> instruction: 0xf04f9355
    63c4:			; <UNDEFINED> instruction: 0xf7fb0300
    63c8:	bmi	641f58 <__assert_fail@plt+0x63fb98>
    63cc:	ldcmi	6, cr4, [r8, #-160]	; 0xffffff60
    63d0:			; <UNDEFINED> instruction: 0x4623447a
    63d4:	ldmdbpl	r2, {r8, sp}^
    63d8:	ldc	7, cr15, [r8, #1004]	; 0x3ec
    63dc:	mvnlt	r6, r3, ror #16
    63e0:	bicslt	r6, r0, r0, lsr #17
    63e4:	svc	0x000af7fb
    63e8:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    63ec:	svc	0x0068f7fb
    63f0:	strmi	r6, [r2], -r3, ror #29
    63f4:			; <UNDEFINED> instruction: 0xf8d4b18b
    63f8:	cmnlt	r3, r0, lsl #1
    63fc:	strtmi	r4, [r9], -r3, lsr #12
    6400:			; <UNDEFINED> instruction: 0xf7ff4630
    6404:	bmi	305b50 <__assert_fail@plt+0x303790>
    6408:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    640c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6410:	subsmi	r9, sl, r5, asr fp
    6414:	subslt	sp, r6, r4, lsl #2
    6418:			; <UNDEFINED> instruction: 0xf04fbd70
    641c:	udf	#8975	; 0x230f
    6420:	stc	7, cr15, [r6, #1004]	; 0x3ec
    6424:			; <UNDEFINED> instruction: 0x0001c9b4
    6428:	andeq	r0, r0, r4, lsl r2
    642c:	muleq	r1, r0, r9
    6430:	andeq	r0, r0, r8, asr r2
    6434:	andeq	ip, r1, r6, asr r9
    6438:	svcmi	0x00f0e92d
    643c:	cfstr32vc	mvfx15, [sp, #-692]!	; 0xfffffd4c
    6440:	stcge	13, cr4, [r1], {56}	; 0x38
    6444:			; <UNDEFINED> instruction: 0x46804b38
    6448:	mrcmi	4, 1, r4, cr8, cr13, {3}
    644c:	adcvc	pc, sl, #1325400064	; 0x4f000000
    6450:	stmiapl	fp!, {r0, r1, r2, r3, r9, sl, lr}^
    6454:	ldfmis	f2, [r6, #-0]
    6458:	ldmdavs	fp, {r5, r9, sl, lr}
    645c:			; <UNDEFINED> instruction: 0xf04f93ab
    6460:			; <UNDEFINED> instruction: 0xf7fb0300
    6464:	ldrbtmi	lr, [sp], #-3732	; 0xfffff16c
    6468:	strbmi	r4, [r0], -r3, lsr #12
    646c:			; <UNDEFINED> instruction: 0xf8552100
    6470:	strtmi	sl, [sl], -r6
    6474:			; <UNDEFINED> instruction: 0xf7fb4652
    6478:	stmdavs	r3!, {r1, r3, r6, r8, sl, fp, sp, lr, pc}^
    647c:	eorsle	r2, lr, r0, lsl #22
    6480:	stmdacs	r0, {r5, r7, fp, sp, lr}
    6484:	svcvs	0x00a3d03b
    6488:			; <UNDEFINED> instruction: 0xf7fbb3cb
    648c:	ldclge	14, cr14, [r6, #-736]	; 0xfffffd20
    6490:	stmdavs	r0!, {r0, r7, r9, sl, lr}^
    6494:	svc	0x0014f7fb
    6498:	strmi	r6, [r0], r6, lsr #31
    649c:			; <UNDEFINED> instruction: 0xf7fb4630
    64a0:			; <UNDEFINED> instruction: 0x4604eed8
    64a4:			; <UNDEFINED> instruction: 0xf7fb4630
    64a8:	pkhtbmi	lr, r3, r4, asr #29
    64ac:			; <UNDEFINED> instruction: 0xf7fb4630
    64b0:	bl	302228 <__assert_fail@plt+0x2ffe68>
    64b4:	strtmi	r0, [r0], -r0, lsl #2
    64b8:			; <UNDEFINED> instruction: 0xf7fb1b09
    64bc:	cmnlt	r0, #48, 30	; 0xc0
    64c0:	adcvc	pc, sl, #1325400064	; 0x4f000000
    64c4:	strtmi	r2, [r8], -r0, lsl #2
    64c8:	mcr	7, 3, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    64cc:	ldrbmi	r4, [r1], -sl, lsr #12
    64d0:			; <UNDEFINED> instruction: 0xf7fb4620
    64d4:	stmdacs	r1, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    64d8:	mcrvs	1, 7, sp, cr11, cr3, {0}
    64dc:			; <UNDEFINED> instruction: 0xf8d5b17b
    64e0:	cmnlt	r3, r0, lsl #1
    64e4:	strbmi	r4, [r2], -fp, lsr #12
    64e8:	ldrtmi	r4, [r8], -r9, asr #12
    64ec:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    64f0:	tstle	r6, r1, lsl #16
    64f4:			; <UNDEFINED> instruction: 0xf7fb4620
    64f8:	strmi	lr, [r4], -r2, lsr #27
    64fc:			; <UNDEFINED> instruction: 0xf04fe7d2
    6500:	bmi	312904 <__assert_fail@plt+0x310544>
    6504:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    6508:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    650c:	subsmi	r9, sl, fp, lsr #23
    6510:			; <UNDEFINED> instruction: 0xf50dd105
    6514:	pop	{r0, r2, r3, r5, r8, sl, fp, ip, sp, lr}
    6518:	strdcs	r8, [r1], -r0
    651c:			; <UNDEFINED> instruction: 0xf7fbe7f1
    6520:	svclt	0x0000ed08
    6524:	andeq	ip, r1, r8, lsl r9
    6528:	andeq	r0, r0, r4, lsl r2
    652c:	andeq	r0, r0, r8, asr r2
    6530:	strdeq	ip, [r1], -sl
    6534:	andeq	ip, r1, sl, asr r8
    6538:	svcmi	0x00f0e92d
    653c:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
    6540:	strmi	r8, [r6], -r2, lsl #22
    6544:	pkhtbmi	r6, r8, sp, asr #17
    6548:	addlt	r4, r9, r7, lsl r6
    654c:			; <UNDEFINED> instruction: 0x4628b11d
    6550:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    6554:	ldmibvs	r3!, {r0, r2, r9, sl, lr}^
    6558:	andle	r4, ip, fp, lsr #5
    655c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6560:	tstlt	r3, r3, lsr #30
    6564:			; <UNDEFINED> instruction: 0xf7fb4648
    6568:	mulcs	r1, ip, ip
    656c:	ldc	0, cr11, [sp], #36	; 0x24
    6570:	pop	{r1, r8, r9, fp, pc}
    6574:	stclvs	15, cr8, [r0, #-960]!	; 0xfffffc40
    6578:	mcr	7, 5, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    657c:			; <UNDEFINED> instruction: 0x6d63499e
    6580:	sxtab16mi	r4, r2, r9, ror #8
    6584:	ldrtmi	r4, [r0], -r2, lsl #12
    6588:	blx	fec44582 <__assert_fail@plt+0xfec421c2>
    658c:	mvnle	r2, r0, lsl #16
    6590:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    6594:			; <UNDEFINED> instruction: 0xb12b469b
    6598:			; <UNDEFINED> instruction: 0xf7fb4618
    659c:			; <UNDEFINED> instruction: 0xf8d4ee92
    65a0:			; <UNDEFINED> instruction: 0x468330f0
    65a4:			; <UNDEFINED> instruction: 0x465a4995
    65a8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    65ac:	blx	fe7c45a6 <__assert_fail@plt+0xfe7c21e6>
    65b0:	bicsle	r2, r3, r0, lsl #16
    65b4:	blcs	21c48 <__assert_fail@plt+0x1f888>
    65b8:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    65bc:			; <UNDEFINED> instruction: 0xf7fb4618
    65c0:	stcvs	14, cr14, [r3, #512]!	; 0x200
    65c4:	stmibmi	lr, {r0, r1, ip, pc}
    65c8:	bls	d7e90 <__assert_fail@plt+0xd5ad0>
    65cc:			; <UNDEFINED> instruction: 0xf7fc4479
    65d0:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    65d4:	stfvsp	f5, [r3, #776]!	; 0x308
    65d8:			; <UNDEFINED> instruction: 0xf0002b00
    65dc:			; <UNDEFINED> instruction: 0x461880f2
    65e0:	mcr	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    65e4:	andls	r6, r4, r3, ror #27
    65e8:	ldrtmi	r4, [r0], -r6, lsl #19
    65ec:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    65f0:	blx	1f445ea <__assert_fail@plt+0x1f4222a>
    65f4:			; <UNDEFINED> instruction: 0xd1b12800
    65f8:			; <UNDEFINED> instruction: 0xf7fb6e20
    65fc:	stmibmi	r2, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    6600:	ldrbtmi	r6, [r9], #-3619	; 0xfffff1dd
    6604:	beq	441e2c <__assert_fail@plt+0x43fa6c>
    6608:	ldrtmi	r4, [r0], -r2, lsl #12
    660c:	blx	1bc4606 <__assert_fail@plt+0x1bc2246>
    6610:			; <UNDEFINED> instruction: 0xd1a32800
    6614:	blcs	21fa8 <__assert_fail@plt+0x1fbe8>
    6618:	sbcshi	pc, r5, r0
    661c:			; <UNDEFINED> instruction: 0xf7fb4618
    6620:	stmdacs	r2, {r2, r7, r9, sl, fp, sp, lr, pc}
    6624:	vhadd.s8	d25, d0, d5
    6628:	bmi	1e26978 <__assert_fail@plt+0x1e245b8>
    662c:	ldrbtmi	r6, [sl], #-3683	; 0xfffff19d
    6630:			; <UNDEFINED> instruction: 0x46304977
    6634:			; <UNDEFINED> instruction: 0xf7fc4479
    6638:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    663c:	tanvsd	f5, #0.5
    6640:	mrc	7, 3, APSR_nzcv, cr2, cr11, {7}
    6644:			; <UNDEFINED> instruction: 0xf7fe9006
    6648:	ldmdbmi	r2!, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
    664c:	ldrbtmi	r6, [r9], #-3747	; 0xfffff15d
    6650:	ldrtmi	r4, [r0], -r2, lsl #12
    6654:	blx	fee4464e <__assert_fail@plt+0xfee4228e>
    6658:			; <UNDEFINED> instruction: 0xf47f2800
    665c:	mcrvs	15, 7, sl, cr0, cr15, {3}
    6660:	mcr	7, 3, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    6664:	vadd.i8	d18, d0, d6
    6668:	blmi	1ae6954 <__assert_fail@plt+0x1ae4594>
    666c:	movwls	r4, #29819	; 0x747b
    6670:	ldrtmi	r4, [r0], -sl, ror #18
    6674:	bls	1e2208 <__assert_fail@plt+0x1dfe48>
    6678:			; <UNDEFINED> instruction: 0xf7fc4479
    667c:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6680:	svcge	0x006cf47f
    6684:	ldrsbtls	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    6688:	bls	fe441eb0 <__assert_fail@plt+0xfe43faf0>
    668c:			; <UNDEFINED> instruction: 0xf1b9464b
    6690:	andle	r0, r8, r0, lsl #30
    6694:			; <UNDEFINED> instruction: 0xf7fb4648
    6698:	mcr	14, 0, lr, cr8, cr4, {0}
    669c:			; <UNDEFINED> instruction: 0xf7fe0a90
    66a0:	svcvs	0x0023fdd1
    66a4:	ldmdbmi	lr, {r0, r7, r9, sl, lr}^
    66a8:	mrc	6, 0, r4, cr8, cr0, {1}
    66ac:	ldrbtmi	r2, [r9], #-2704	; 0xfffff570
    66b0:	blx	7446aa <__assert_fail@plt+0x7422ea>
    66b4:			; <UNDEFINED> instruction: 0xf47f2800
    66b8:	svcvs	0x0060af53
    66bc:			; <UNDEFINED> instruction: 0xf7fbb110
    66c0:	pkhbtmi	lr, r1, lr, lsl #27
    66c4:			; <UNDEFINED> instruction: 0xf0042000
    66c8:	strtmi	pc, [fp], -sp, ror #26
    66cc:	ldrtmi	r4, [r9], -r2, asr #12
    66d0:	strls	r4, [r0], #-1584	; 0xfffff9d0
    66d4:	stc2	7, cr15, [r6, #1016]	; 0x3f8
    66d8:	ldmdbmi	r2, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
    66dc:	ldrbmi	r2, [r2], -r0, lsl #6
    66e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    66e4:			; <UNDEFINED> instruction: 0xf7fe9500
    66e8:	stcvs	14, cr15, [r3, #68]!	; 0x44
    66ec:	blls	f2c20 <__assert_fail@plt+0xf0860>
    66f0:	bmi	134eb10 <__assert_fail@plt+0x134c750>
    66f4:	movwls	r2, #4
    66f8:	blmi	13178e8 <__assert_fail@plt+0x1315528>
    66fc:			; <UNDEFINED> instruction: 0xf004447b
    6700:	stmdals	r6, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    6704:	ldc2l	7, cr15, [ip], #1016	; 0x3f8
    6708:	bmi	1299434 <__assert_fail@plt+0x1297074>
    670c:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    6710:	andls	r4, r0, sl, ror r4
    6714:			; <UNDEFINED> instruction: 0xf0042004
    6718:	blls	2064fc <__assert_fail@plt+0x20413c>
    671c:	tstcs	r6, r6, asr #20
    6720:	movwls	r2, #4
    6724:	blmi	1157914 <__assert_fail@plt+0x1155554>
    6728:			; <UNDEFINED> instruction: 0xf004447b
    672c:	stclvs	15, cr15, [r3, #436]!	; 0x1b4
    6730:	blls	132c64 <__assert_fail@plt+0x1308a4>
    6734:	bmi	108eb54 <__assert_fail@plt+0x108c794>
    6738:	movwls	r2, #4
    673c:	blmi	105792c <__assert_fail@plt+0x105556c>
    6740:			; <UNDEFINED> instruction: 0xf004447b
    6744:	cdpvs	14, 2, cr15, cr5, cr1, {2}
    6748:	ldmdbmi	pc!, {r8, r9, sp}	; <UNPREDICTABLE>
    674c:	mrc	6, 0, r4, cr8, cr0, {1}
    6750:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    6754:			; <UNDEFINED> instruction: 0xf7fe9500
    6758:	mcrvs	13, 3, pc, cr3, cr9, {6}	; <UNPREDICTABLE>
    675c:	blls	172d10 <__assert_fail@plt+0x170950>
    6760:	stmdble	r2, {r1, r8, r9, fp, sp}^
    6764:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    6768:	tstcs	r6, r9, lsr sl
    676c:	andcs	r9, r4, r0, lsl #6
    6770:	ldrbtmi	r4, [sl], #-2872	; 0xfffff4c8
    6774:			; <UNDEFINED> instruction: 0xf004447b
    6778:			; <UNDEFINED> instruction: 0xf8d4ff47
    677c:			; <UNDEFINED> instruction: 0x465a50f0
    6780:			; <UNDEFINED> instruction: 0x46304935
    6784:	strls	r2, [r0, #-768]	; 0xfffffd00
    6788:			; <UNDEFINED> instruction: 0xf7fe4479
    678c:	svcvs	0x0025fdbf
    6790:	movwcs	r4, #2354	; 0x932
    6794:	bcs	fe441ffc <__assert_fail@plt+0xfe43fc3c>
    6798:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    679c:			; <UNDEFINED> instruction: 0xf7fe9500
    67a0:			; <UNDEFINED> instruction: 0x4622fdb5
    67a4:	ldrtmi	r4, [r0], -r9, asr #12
    67a8:	ldc2	7, cr15, [r8], #1016	; 0x3f8
    67ac:			; <UNDEFINED> instruction: 0xf8d44630
    67b0:			; <UNDEFINED> instruction: 0xf7fc10d0
    67b4:	shadd16mi	pc, r0, pc	; <UNPREDICTABLE>
    67b8:	mcr2	7, 7, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    67bc:	movwls	lr, #14032	; 0x36d0
    67c0:	movwls	lr, #18177	; 0x4701
    67c4:	bmi	9c040c <__assert_fail@plt+0x9be04c>
    67c8:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
    67cc:	bmi	980494 <__assert_fail@plt+0x97e0d4>
    67d0:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    67d4:			; <UNDEFINED> instruction: 0xf8526e63
    67d8:	str	r2, [r9, -r1, lsr #32]!
    67dc:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    67e0:	addeq	lr, r0, r3, lsl #22
    67e4:	movwls	r6, #30915	; 0x78c3
    67e8:	blmi	8404f8 <__assert_fail@plt+0x83e138>
    67ec:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    67f0:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    67f4:	svclt	0x0000e7b8
    67f8:	andeq	r9, r0, ip, asr r1
    67fc:	andeq	r9, r0, r6, ror #2
    6800:	andeq	r9, r0, r8, lsl r1
    6804:	andeq	r9, r0, sl, lsl #2
    6808:	andeq	r9, r0, lr, ror #1
    680c:	andeq	r8, r0, lr, ror #10
    6810:	andeq	r9, r0, ip, asr #1
    6814:	ldrdeq	r9, [r0], -r6
    6818:	andeq	r8, r0, r0, lsr r5
    681c:	andeq	r8, r0, ip, lsl #20
    6820:	andeq	r9, r0, lr, lsr r0
    6824:	strdeq	r8, [r0], -sl
    6828:	andeq	r8, r0, ip, ror #31
    682c:	andeq	r9, r0, r0, ror #3
    6830:	ldrdeq	r9, [r0], -sl
    6834:	andeq	r9, r0, r4, lsl r0
    6838:	andeq	r8, r0, r0, ror #18
    683c:	andeq	r8, r0, r0, asr r9
    6840:			; <UNDEFINED> instruction: 0x00008fbc
    6844:			; <UNDEFINED> instruction: 0x000091b4
    6848:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    684c:	andeq	r8, r0, r6, lsr r4
    6850:	andeq	r8, r0, lr, lsl #31
    6854:	andeq	r9, r0, ip, lsl #3
    6858:	andeq	r8, r0, r8, lsl #31
    685c:	andeq	r8, r0, r2, asr pc
    6860:	andeq	r9, r0, r6, lsl #2
    6864:	andeq	ip, r1, lr
    6868:	andeq	ip, r1, r2
    686c:	strdeq	fp, [r1], -r2
    6870:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    6874:	adcvc	pc, sl, #1325400064	; 0x4f000000
    6878:	ldrblt	r4, [r0, #-2849]!	; 0xfffff4df
    687c:	ldrshlt	r4, [r6], #76	; 0x4c
    6880:			; <UNDEFINED> instruction: 0xf85c4605
    6884:	strmi	r3, [lr], -r3
    6888:	tstcs	r0, ip, ror #12
    688c:	ldmdavs	fp, {r5, r9, sl, lr}
    6890:			; <UNDEFINED> instruction: 0xf04f9355
    6894:			; <UNDEFINED> instruction: 0xf7fb0300
    6898:	bmi	6c1a88 <__assert_fail@plt+0x6bf6c8>
    689c:	ldcmi	6, cr4, [sl, #-160]	; 0xffffff60
    68a0:			; <UNDEFINED> instruction: 0x4623447a
    68a4:	ldmdbpl	r2, {r8, sp}^
    68a8:	bl	c4489c <__assert_fail@plt+0xc424dc>
    68ac:			; <UNDEFINED> instruction: 0xb1b36863
    68b0:	lsrlt	r6, r0, #17
    68b4:	stc	7, cr15, [r2], #1004	; 0x3ec
    68b8:	stmdavs	r0!, {r0, r2, r9, sl, lr}^
    68bc:	stc	7, cr15, [r0, #-1004]	; 0xfffffc14
    68c0:	cmnlt	r3, r3, ror #26
    68c4:	cmplt	r3, r3, lsr #28
    68c8:	smlaltblt	r6, r3, r3, lr
    68cc:	teqlt	r3, r3, ror #29
    68d0:	strtmi	r4, [r3], -r2, lsl #12
    68d4:	ldrtmi	r4, [r0], -r9, lsr #12
    68d8:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    68dc:			; <UNDEFINED> instruction: 0xf04fe001
    68e0:	bmi	292ce4 <__assert_fail@plt+0x290924>
    68e4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    68e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    68ec:	subsmi	r9, sl, r5, asr fp
    68f0:	subslt	sp, r6, r1, lsl #2
    68f4:			; <UNDEFINED> instruction: 0xf7fbbd70
    68f8:	svclt	0x0000eb1c
    68fc:	andeq	ip, r1, r4, ror #9
    6900:	andeq	r0, r0, r4, lsl r2
    6904:	andeq	ip, r1, r0, asr #9
    6908:	andeq	r0, r0, r8, asr r2
    690c:	andeq	ip, r1, sl, ror r4
    6910:	svcmi	0x00f0e92d
    6914:	cfstr32vc	mvfx15, [sp, #-692]!	; 0xfffffd4c
    6918:	stcge	13, cr4, [r1], {60}	; 0x3c
    691c:			; <UNDEFINED> instruction: 0x46804b3c
    6920:	mrcmi	4, 1, r4, cr12, cr13, {3}
    6924:	adcvc	pc, sl, #1325400064	; 0x4f000000
    6928:	stmiapl	fp!, {r0, r1, r2, r3, r9, sl, lr}^
    692c:	ldfmis	f2, [sl, #-0]
    6930:	ldmdavs	fp, {r5, r9, sl, lr}
    6934:			; <UNDEFINED> instruction: 0xf04f93ab
    6938:			; <UNDEFINED> instruction: 0xf7fb0300
    693c:	ldrbtmi	lr, [sp], #-3112	; 0xfffff3d8
    6940:	strbmi	r4, [r0], -r3, lsr #12
    6944:	stmibpl	lr!, {r8, sp}
    6948:	ldrtmi	r4, [r2], -sl, lsr #12
    694c:	b	ff7c4940 <__assert_fail@plt+0xff7c2580>
    6950:	blcs	20ae4 <__assert_fail@plt+0x1e724>
    6954:	stmiavs	r0!, {r3, r6, ip, lr, pc}
    6958:	suble	r2, r5, r0, lsl #16
    695c:	blcs	21cf0 <__assert_fail@plt+0x1f930>
    6960:			; <UNDEFINED> instruction: 0xf7fbd042
    6964:			; <UNDEFINED> instruction: 0xf50dec4c
    6968:	strmi	r7, [r1], ip, lsr #21
    696c:			; <UNDEFINED> instruction: 0xf7fb6860
    6970:	stclvs	12, cr14, [r5], #672	; 0x2a0
    6974:	strtmi	r4, [r8], -r0, lsl #13
    6978:	stcl	7, cr15, [sl], #-1004	; 0xfffffc14
    697c:	ands	r4, r4, r4, lsl #12
    6980:	ldrdcc	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    6984:			; <UNDEFINED> instruction: 0xf8dab383
    6988:	cmnlt	fp, #104	; 0x68
    698c:	ldrdcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    6990:			; <UNDEFINED> instruction: 0x4653b353
    6994:	strbmi	r4, [r9], -r2, asr #12
    6998:			; <UNDEFINED> instruction: 0xf7ff4638
    699c:	stmdacs	r1, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    69a0:	strtmi	sp, [r0], -r4, lsr #2
    69a4:	bl	12c4998 <__assert_fail@plt+0x12c25d8>
    69a8:	strtmi	r4, [r8], -r4, lsl #12
    69ac:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    69b0:	strtmi	r4, [r8], -r3, lsl #13
    69b4:	ldcl	7, cr15, [r8], {251}	; 0xfb
    69b8:	tsteq	r0, fp, lsl #22
    69bc:	blne	258244 <__assert_fail@plt+0x255e84>
    69c0:	stc	7, cr15, [ip], #1004	; 0x3ec
    69c4:	vst4.<illegal width 64>	{d27,d29,d31,d33}, [pc :256], r0
    69c8:	smlatbcs	r0, sl, r2, r7
    69cc:			; <UNDEFINED> instruction: 0xf7fb4650
    69d0:			; <UNDEFINED> instruction: 0x4652ebde
    69d4:			; <UNDEFINED> instruction: 0x46204631
    69d8:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    69dc:	tstle	r5, r1, lsl #16
    69e0:	ldrsbcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
    69e4:	bicle	r2, fp, r0, lsl #22
    69e8:	rscscc	pc, pc, pc, asr #32
    69ec:	blmi	219220 <__assert_fail@plt+0x216e60>
    69f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    69f4:	blls	feae0a64 <__assert_fail@plt+0xfeade6a4>
    69f8:	qaddle	r4, sl, r5
    69fc:	cfstr32vc	mvfx15, [sp, #-52]!	; 0xffffffcc
    6a00:	svchi	0x00f0e8bd
    6a04:	ldrb	r2, [r1, r1]!
    6a08:	b	fe4c49fc <__assert_fail@plt+0xfe4c263c>
    6a0c:	andeq	ip, r1, r0, asr #8
    6a10:	andeq	r0, r0, r4, lsl r2
    6a14:	andeq	r0, r0, r8, asr r2
    6a18:	andeq	ip, r1, r2, lsr #8
    6a1c:	andeq	ip, r1, r0, ror r3
    6a20:	addlt	fp, sl, r0, ror r5
    6a24:	stcge	14, cr4, [r1], {22}
    6a28:			; <UNDEFINED> instruction: 0x46054b16
    6a2c:	eorcs	r4, r0, #2113929216	; 0x7e000000
    6a30:	strtmi	r2, [r0], -r0, lsl #2
    6a34:	mrcmi	8, 0, r5, cr4, cr3, {7}
    6a38:	movwls	r6, #38939	; 0x981b
    6a3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6a40:	bl	fe944a34 <__assert_fail@plt+0xfe942674>
    6a44:			; <UNDEFINED> instruction: 0x46284a11
    6a48:	blmi	4582d4 <__assert_fail@plt+0x455f14>
    6a4c:	ldrbtmi	r4, [sl], #-3345	; 0xfffff2ef
    6a50:	ldrbtmi	r4, [fp], #-3089	; 0xfffff3ef
    6a54:	movwls	r4, #9342	; 0x247e
    6a58:	ldrbtmi	r9, [sp], #-772	; 0xfffffcfc
    6a5c:			; <UNDEFINED> instruction: 0x9603447c
    6a60:	strpl	lr, [r5], #-2509	; 0xfffff633
    6a64:	blx	7c4a5e <__assert_fail@plt+0x7c269e>
    6a68:	blmi	1992a0 <__assert_fail@plt+0x196ee0>
    6a6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a70:	blls	260ae0 <__assert_fail@plt+0x25e720>
    6a74:	qaddle	r4, sl, r1
    6a78:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    6a7c:	b	1644a70 <__assert_fail@plt+0x16426b0>
    6a80:	andeq	ip, r1, r4, lsr r3
    6a84:	andeq	r0, r0, r4, lsl r2
    6a88:	andeq	r7, r0, ip, lsr fp
    6a8c:	andeq	r8, r0, lr, lsr #32
    6a90:	andeq	r0, r0, pc, ror #1
    6a94:	andeq	r8, r0, r6
    6a98:	andeq	r0, r0, r1, lsr r2
    6a9c:	strdeq	ip, [r1], -r4
    6aa0:	bmi	4d8ef0 <__assert_fail@plt+0x4d6b30>
    6aa4:	blmi	4d7c90 <__assert_fail@plt+0x4d58d0>
    6aa8:	addlt	fp, r8, r0, lsl r5
    6aac:	stmdbge	r1, {r1, r3, r7, fp, ip, lr}
    6ab0:	ldrbtmi	r4, [fp], #-3089	; 0xfffff3ef
    6ab4:	andls	r6, r7, #1179648	; 0x120000
    6ab8:	andeq	pc, r0, #79	; 0x4f
    6abc:	mrsvs	r2, R10_fiq
    6ac0:	andls	r4, r1, #124, 8	; 0x7c000000
    6ac4:	bmi	35eff4 <__assert_fail@plt+0x35cc34>
    6ac8:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    6acc:	movwmi	lr, #14797	; 0x39cd
    6ad0:	blx	ffa44ac8 <__assert_fail@plt+0xffa42708>
    6ad4:	blmi	199304 <__assert_fail@plt+0x196f44>
    6ad8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6adc:	blls	1e0b4c <__assert_fail@plt+0x1de78c>
    6ae0:	qaddle	r4, sl, r1
    6ae4:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
    6ae8:	b	8c4adc <__assert_fail@plt+0x8c271c>
    6aec:			; <UNDEFINED> instruction: 0x0001c2bc
    6af0:	andeq	r0, r0, r4, lsl r2
    6af4:	andeq	r0, r0, fp, asr #1
    6af8:	andeq	r7, r0, r0, lsr #31
    6afc:			; <UNDEFINED> instruction: 0x00007fb2
    6b00:	andeq	ip, r1, r8, lsl #5
    6b04:			; <UNDEFINED> instruction: 0x4604b570
    6b08:	tstcs	r1, sl, lsl #26
    6b0c:	ldrbtmi	r4, [sp], #-3594	; 0xfffff1f6
    6b10:	bmi	2a0d24 <__assert_fail@plt+0x29e964>
    6b14:	stmibpl	sp!, {r3, r5, r9, sl, lr}
    6b18:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    6b1c:	bl	1a44b10 <__assert_fail@plt+0x1a42750>
    6b20:	stmiavs	r3!, {r0, r1, r2, r9, fp, lr}
    6b24:	stmdavs	r8!, {r0, r8, sp}
    6b28:			; <UNDEFINED> instruction: 0xf7fb447a
    6b2c:	andcs	lr, r0, r2, ror #22
    6b30:	svclt	0x0000bd70
    6b34:	andeq	ip, r1, r2, asr r2
    6b38:	andeq	r0, r0, r0, ror r2
    6b3c:	andeq	r8, r0, r0, lsr #28
    6b40:	andeq	r8, r0, r4, lsr lr
    6b44:	tstcs	r1, sl, lsl #20
    6b48:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    6b4c:	stmvs	r3, {r0, r3, sl, fp, lr}
    6b50:	bmi	258398 <__assert_fail@plt+0x255fd8>
    6b54:	ldrbtmi	r5, [sl], #-2308	; 0xfffff6fc
    6b58:			; <UNDEFINED> instruction: 0xf7fb6820
    6b5c:	stmdami	r7, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    6b60:	eorscs	r6, r4, #2293760	; 0x230000
    6b64:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6b68:	b	b44b5c <__assert_fail@plt+0xb4279c>
    6b6c:	ldclt	0, cr2, [r0, #-0]
    6b70:	andeq	ip, r1, r6, lsl r2
    6b74:	andeq	r0, r0, r0, ror r2
    6b78:	andeq	r8, r0, sl, lsr lr
    6b7c:	andeq	r8, r0, lr, asr #28
    6b80:	addlt	fp, r2, r0, lsl r5
    6b84:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6b88:			; <UNDEFINED> instruction: 0xf8df4604
    6b8c:	movwcs	ip, #20560	; 0x5050
    6b90:			; <UNDEFINED> instruction: 0x466a44fe
    6b94:			; <UNDEFINED> instruction: 0xf85e2106
    6b98:			; <UNDEFINED> instruction: 0xf8dcc00c
    6b9c:			; <UNDEFINED> instruction: 0xf8cdc000
    6ba0:			; <UNDEFINED> instruction: 0xf04fc004
    6ba4:			; <UNDEFINED> instruction: 0xf7fc0c00
    6ba8:	strtmi	pc, [r0], -r3, asr #21
    6bac:	blx	ff544ba4 <__assert_fail@plt+0xff5427e4>
    6bb0:	stmdbmi	fp, {r4, r5, r8, fp, ip, sp, pc}
    6bb4:	blls	18444 <__assert_fail@plt+0x16084>
    6bb8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6bbc:	blx	544bb6 <__assert_fail@plt+0x5427f6>
    6bc0:	blmi	1993e8 <__assert_fail@plt+0x197028>
    6bc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6bc8:	blls	60c38 <__assert_fail@plt+0x5e878>
    6bcc:	qaddle	r4, sl, r1
    6bd0:	ldclt	0, cr11, [r0, #-8]
    6bd4:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bd8:	ldrdeq	ip, [r1], -r0
    6bdc:	andeq	r0, r0, r4, lsl r2
    6be0:	andeq	r0, r0, fp, lsr #32
    6be4:	muleq	r1, ip, r1
    6be8:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    6bec:	adcvc	pc, sl, #1325400064	; 0x4f000000
    6bf0:	tstcs	r0, pc, lsl fp
    6bf4:	ldrbtmi	fp, [ip], #1328	; 0x530
    6bf8:			; <UNDEFINED> instruction: 0x4605b0d9
    6bfc:			; <UNDEFINED> instruction: 0xf85cac02
    6c00:	strtmi	r3, [r0], -r3
    6c04:	cmpls	r7, #1769472	; 0x1b0000
    6c08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6c0c:	b	fefc4c00 <__assert_fail@plt+0xfefc2840>
    6c10:			; <UNDEFINED> instruction: 0x46284a18
    6c14:	ldrbtmi	r4, [sl], #-3352	; 0xfffff2e8
    6c18:	tstcs	r0, r3, lsr #12
    6c1c:			; <UNDEFINED> instruction: 0xf7fb5952
    6c20:			; <UNDEFINED> instruction: 0xf8d4e976
    6c24:	cmnlt	r0, r8, lsl #2
    6c28:	bl	1fc4c1c <__assert_fail@plt+0x1fc285c>
    6c2c:	ldmdble	r5, {r0, fp, sp}
    6c30:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    6c34:	tstcs	r6, r2, lsl sl
    6c38:	andcs	r9, r4, r0, lsl #6
    6c3c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    6c40:			; <UNDEFINED> instruction: 0xf004447b
    6c44:	bmi	445fd0 <__assert_fail@plt+0x443c10>
    6c48:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    6c4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c50:	subsmi	r9, sl, r7, asr fp
    6c54:	andcs	sp, r1, r7, lsl #2
    6c58:	ldclt	0, cr11, [r0, #-356]!	; 0xfffffe9c
    6c5c:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    6c60:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    6c64:			; <UNDEFINED> instruction: 0xf7fbe7e6
    6c68:	svclt	0x0000e964
    6c6c:	andeq	ip, r1, sl, ror #2
    6c70:	andeq	r0, r0, r4, lsl r2
    6c74:	andeq	ip, r1, sl, asr #2
    6c78:	andeq	r0, r0, r8, asr r2
    6c7c:	andeq	r7, r0, sl, asr pc
    6c80:	andeq	r7, r0, r2, lsr #28
    6c84:	andeq	r8, r0, ip, lsr #27
    6c88:	andeq	ip, r1, r6, lsl r1
    6c8c:	andeq	fp, r1, sl, lsr #23
    6c90:	blmi	a19534 <__assert_fail@plt+0xa17174>
    6c94:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    6c98:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    6c9c:	cfmadda32mi	mvax0, mvax4, mvfx6, mvfx4
    6ca0:	movwls	r6, #6171	; 0x181b
    6ca4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6ca8:	mcr2	7, 7, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    6cac:	ldmdblt	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    6cb0:			; <UNDEFINED> instruction: 0xf7fb4620
    6cb4:	stmdbmi	r1!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    6cb8:			; <UNDEFINED> instruction: 0x46054479
    6cbc:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6cc0:	ldmdbmi	pc, {r4, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    6cc4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6cc8:	stmia	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ccc:	blmi	773354 <__assert_fail@plt+0x770f94>
    6cd0:	ldmdami	sp, {r1, r3, r5, r9, sp}
    6cd4:	ldmpl	r3!, {r0, r8, sp}^
    6cd8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6cdc:	ldmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6ce0:	andseq	pc, r5, pc, rrx
    6ce4:	blmi	4d9550 <__assert_fail@plt+0x4d7190>
    6ce8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6cec:	blls	60d5c <__assert_fail@plt+0x5e99c>
    6cf0:	tstle	fp, sl, asr r0
    6cf4:	ldcllt	0, cr11, [r0, #-8]!
    6cf8:			; <UNDEFINED> instruction: 0xf7fb4620
    6cfc:	ldmdbmi	r4, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    6d00:			; <UNDEFINED> instruction: 0xf7fb4479
    6d04:	movwcs	lr, #22660	; 0x5884
    6d08:	tstcs	r7, sl, ror #12
    6d0c:	strtmi	r4, [r0], -r5, lsl #12
    6d10:	blx	3c4d08 <__assert_fail@plt+0x3c2948>
    6d14:			; <UNDEFINED> instruction: 0xf285fab5
    6d18:	cmpcs	r2, r0, ror #20
    6d1c:			; <UNDEFINED> instruction: 0xf7fb0952
    6d20:	stmdbls	r0, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    6d24:			; <UNDEFINED> instruction: 0xf7fc4620
    6d28:	ldrb	pc, [fp, r1, asr #21]	; <UNPREDICTABLE>
    6d2c:	stmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d30:	andeq	ip, r1, ip, asr #1
    6d34:	andeq	r0, r0, r4, lsl r2
    6d38:	strheq	ip, [r1], -r4
    6d3c:	andeq	r8, r0, ip, ror #26
    6d40:	andeq	r8, r0, sl, ror #26
    6d44:	andeq	r0, r0, ip, lsr #4
    6d48:	andeq	r8, r0, r0, lsr #26
    6d4c:	andeq	ip, r1, r8, ror r0
    6d50:	andeq	r8, r0, r0, lsr sp
    6d54:	addlt	fp, ip, r0, ror r5
    6d58:	stcge	14, cr4, [r1], {25}
    6d5c:			; <UNDEFINED> instruction: 0x46054b19
    6d60:	eorcs	r4, r8, #2113929216	; 0x7e000000
    6d64:	strtmi	r2, [r0], -r0, lsl #2
    6d68:	mrcmi	8, 0, r5, cr7, cr3, {7}
    6d6c:	movwls	r6, #47131	; 0xb81b
    6d70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d74:	b	2c4d68 <__assert_fail@plt+0x2c29a8>
    6d78:			; <UNDEFINED> instruction: 0x46284a14
    6d7c:			; <UNDEFINED> instruction: 0x46214b14
    6d80:	andls	r4, r5, #2046820352	; 0x7a000000
    6d84:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
    6d88:	ldrbtmi	r4, [lr], #-3347	; 0xfffff2ed
    6d8c:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
    6d90:	ldrbtmi	r9, [sp], #-772	; 0xfffffcfc
    6d94:	blmi	499de0 <__assert_fail@plt+0x497a20>
    6d98:			; <UNDEFINED> instruction: 0x9603447c
    6d9c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6da0:	movwls	r5, #33798	; 0x8406
    6da4:			; <UNDEFINED> instruction: 0xf97ef7fc
    6da8:	blmi	1995e8 <__assert_fail@plt+0x197228>
    6dac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6db0:	blls	2e0e20 <__assert_fail@plt+0x2dea60>
    6db4:	qaddle	r4, sl, r1
    6db8:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    6dbc:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6dc0:	andeq	ip, r1, r0
    6dc4:	andeq	r0, r0, r4, lsl r2
    6dc8:	ldrdeq	r7, [r0], -r2
    6dcc:	andeq	r7, r0, ip, ror #29
    6dd0:			; <UNDEFINED> instruction: 0xfffffd17
    6dd4:	andeq	r8, r0, sl, lsr #25
    6dd8:			; <UNDEFINED> instruction: 0xfffffc8b
    6ddc:	strdeq	r7, [r0], -r8
    6de0:			; <UNDEFINED> instruction: 0xfffffd65
    6de4:			; <UNDEFINED> instruction: 0x0001bfb4
    6de8:			; <UNDEFINED> instruction: 0xb095b5f0
    6dec:	stcge	14, cr4, [r1], {37}	; 0x25
    6df0:	strmi	r4, [r5], -r5, lsr #22
    6df4:	subcs	r4, r8, #2113929216	; 0x7e000000
    6df8:	strtmi	r2, [r0], -r0, lsl #2
    6dfc:	mcrmi	8, 1, r5, cr3, cr3, {7}
    6e00:	tstls	r3, #1769472	; 0x1b0000
    6e04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6e08:	stmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e0c:	ldrbtmi	r4, [lr], #-2592	; 0xfffff5e0
    6e10:	strtmi	r4, [r8], -r0, lsr #22
    6e14:			; <UNDEFINED> instruction: 0x9607447a
    6e18:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    6e1c:			; <UNDEFINED> instruction: 0x46214e1e
    6e20:	movwls	r4, #10782	; 0x2a1e
    6e24:	movwls	r4, #17534	; 0x447e
    6e28:	movwls	r4, #25722	; 0x647a
    6e2c:	ldcmi	13, cr4, [sp], {28}
    6e30:	ldrbtmi	r4, [sp], #-2845	; 0xfffff4e3
    6e34:	andvs	lr, ip, #3358720	; 0x334000
    6e38:	bmi	718030 <__assert_fail@plt+0x715c70>
    6e3c:	strls	r4, [r9, #-1147]	; 0xfffffb85
    6e40:	ldrbtmi	r9, [sl], #-1034	; 0xfffffbf6
    6e44:			; <UNDEFINED> instruction: 0xf8df930b
    6e48:	svcmi	0x001ac068
    6e4c:	ldrbtmi	r4, [ip], #3354	; 0xd1a
    6e50:	ldrbtmi	r4, [pc], #-3098	; 6e58 <__assert_fail@plt+0x4a98>
    6e54:	ldrbtmi	r4, [sp], #-2842	; 0xfffff4e6
    6e58:			; <UNDEFINED> instruction: 0xf8cd447c
    6e5c:	ldrbtmi	ip, [fp], #-12
    6e60:	tstls	r0, #1310720	; 0x140000
    6e64:	strpl	lr, [lr], #-2509	; 0xfffff633
    6e68:			; <UNDEFINED> instruction: 0xf91cf7fc
    6e6c:	blmi	1996c8 <__assert_fail@plt+0x197308>
    6e70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e74:	blls	4e0ee4 <__assert_fail@plt+0x4deb24>
    6e78:	qaddle	r4, sl, r1
    6e7c:	ldcllt	0, cr11, [r0, #84]!	; 0x54
    6e80:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e84:	andeq	fp, r1, ip, ror #30
    6e88:	andeq	r0, r0, r4, lsl r2
    6e8c:	andeq	r8, r0, sl, lsr ip
    6e90:	andeq	r0, r0, r1, lsr #7
    6e94:	andeq	r0, r0, fp, lsl r4
    6e98:	andeq	r0, r0, r1, lsr #2
    6e9c:	andeq	r8, r0, r0, lsr ip
    6ea0:	andeq	r7, r0, sl, lsr lr
    6ea4:	andeq	r0, r0, sp, lsl #3
    6ea8:	andeq	r8, r0, r4, lsl ip
    6eac:	andeq	r7, r0, sl, lsr ip
    6eb0:	andeq	r7, r0, lr, lsl #28
    6eb4:	andeq	r7, r0, r2, lsl lr
    6eb8:	andeq	r0, r0, pc, rrx
    6ebc:	andeq	r7, r0, r8, lsr r7
    6ec0:	muleq	r0, r7, r9
    6ec4:	strdeq	fp, [r1], -r0
    6ec8:	addlt	fp, sl, r0, ror r5
    6ecc:	stcge	14, cr4, [r1], {22}
    6ed0:			; <UNDEFINED> instruction: 0x46054b16
    6ed4:	eorcs	r4, r0, #2113929216	; 0x7e000000
    6ed8:	strtmi	r2, [r0], -r0, lsl #2
    6edc:	mrcmi	8, 0, r5, cr4, cr3, {7}
    6ee0:	movwls	r6, #38939	; 0x981b
    6ee4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6ee8:	ldmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6eec:			; <UNDEFINED> instruction: 0x46284a11
    6ef0:	blmi	45877c <__assert_fail@plt+0x4563bc>
    6ef4:	ldrbtmi	r4, [sl], #-3345	; 0xfffff2ef
    6ef8:	ldrbtmi	r4, [fp], #-3089	; 0xfffff3ef
    6efc:	movwls	r4, #9342	; 0x247e
    6f00:	ldrbtmi	r9, [sp], #-774	; 0xfffffcfa
    6f04:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    6f08:	strls	r6, [r5], #-1283	; 0xfffffafd
    6f0c:			; <UNDEFINED> instruction: 0xf8caf7fc
    6f10:	blmi	199748 <__assert_fail@plt+0x197388>
    6f14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f18:	blls	260f88 <__assert_fail@plt+0x25ebc8>
    6f1c:	qaddle	r4, sl, r1
    6f20:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    6f24:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f28:	andeq	fp, r1, ip, lsl #29
    6f2c:	andeq	r0, r0, r4, lsl r2
    6f30:	andeq	r9, r0, r4, ror #17
    6f34:	andeq	r7, r0, r6, lsl #23
    6f38:	strdeq	r0, [r0], -fp
    6f3c:	andeq	r0, r0, r3, asr #9
    6f40:	andeq	r7, r0, ip, lsl #13
    6f44:	andeq	fp, r1, ip, asr #28
    6f48:	addlt	fp, sl, r0, ror r5
    6f4c:	stcge	14, cr4, [r1], {22}
    6f50:			; <UNDEFINED> instruction: 0x46054b16
    6f54:	eorcs	r4, r0, #2113929216	; 0x7e000000
    6f58:	strtmi	r2, [r0], -r0, lsl #2
    6f5c:	mrcmi	8, 0, r5, cr4, cr3, {7}
    6f60:	movwls	r6, #38939	; 0x981b
    6f64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f68:	ldmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f6c:			; <UNDEFINED> instruction: 0x46284a11
    6f70:	blmi	4587fc <__assert_fail@plt+0x45643c>
    6f74:	ldrbtmi	r4, [sl], #-3345	; 0xfffff2ef
    6f78:	ldrbtmi	r4, [fp], #-3089	; 0xfffff3ef
    6f7c:	movwls	r4, #9342	; 0x247e
    6f80:	ldrbtmi	r9, [sp], #-774	; 0xfffffcfa
    6f84:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    6f88:	strls	r6, [r5], #-1283	; 0xfffffafd
    6f8c:			; <UNDEFINED> instruction: 0xf88af7fc
    6f90:	blmi	1997c8 <__assert_fail@plt+0x197408>
    6f94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f98:	blls	261008 <__assert_fail@plt+0x25ec48>
    6f9c:	qaddle	r4, sl, r1
    6fa0:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    6fa4:	svc	0x00c4f7fa
    6fa8:	andeq	fp, r1, ip, lsl #28
    6fac:	andeq	r0, r0, r4, lsl r2
    6fb0:	andeq	r9, r0, r4, ror #16
    6fb4:	andeq	r7, r0, r6, lsl #22
    6fb8:	andeq	r0, r0, fp, ror r8
    6fbc:	andeq	r0, r0, r3, asr r4
    6fc0:	andeq	r7, r0, ip, lsl #12
    6fc4:	andeq	fp, r1, ip, asr #27
    6fc8:	addlt	fp, sl, r0, ror r5
    6fcc:	stcge	14, cr4, [r1], {22}
    6fd0:			; <UNDEFINED> instruction: 0x46054b16
    6fd4:	eorcs	r4, r0, #2113929216	; 0x7e000000
    6fd8:	strtmi	r2, [r0], -r0, lsl #2
    6fdc:	mrcmi	8, 0, r5, cr4, cr3, {7}
    6fe0:	movwls	r6, #38939	; 0x981b
    6fe4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6fe8:	ldm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fec:			; <UNDEFINED> instruction: 0x46284a11
    6ff0:	blmi	45887c <__assert_fail@plt+0x4564bc>
    6ff4:	ldrbtmi	r4, [sl], #-3345	; 0xfffff2ef
    6ff8:	ldrbtmi	r4, [fp], #-3089	; 0xfffff3ef
    6ffc:	movwls	r4, #9342	; 0x247e
    7000:	ldrbtmi	r9, [sp], #-774	; 0xfffffcfa
    7004:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    7008:	strls	r6, [r5], #-1283	; 0xfffffafd
    700c:			; <UNDEFINED> instruction: 0xf84af7fc
    7010:	blmi	199848 <__assert_fail@plt+0x197488>
    7014:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7018:	blls	261088 <__assert_fail@plt+0x25ecc8>
    701c:	qaddle	r4, sl, r1
    7020:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    7024:	svc	0x0084f7fa
    7028:	andeq	fp, r1, ip, lsl #27
    702c:	andeq	r0, r0, r4, lsl r2
    7030:	andeq	r9, r0, r4, ror #15
    7034:	andeq	r7, r0, r6, lsl #21
    7038:	strdeq	r0, [r0], -fp
    703c:	andeq	r0, r0, r3, ror #7
    7040:	andeq	r7, r0, ip, lsl #11
    7044:	andeq	fp, r1, ip, asr #26
    7048:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    704c:	ldrbtmi	fp, [ip], #1328	; 0x530
    7050:	addlt	r4, r9, r5, lsl ip
    7054:	stmdbge	r1, {r0, r1, r6, r7, r8, fp, sp, lr}
    7058:			; <UNDEFINED> instruction: 0xf85c4a14
    705c:	ldcmi	0, cr4, [r4, #-16]
    7060:	stmdavs	r4!, {r1, r3, r4, r5, r6, sl, lr}
    7064:			; <UNDEFINED> instruction: 0xf04f9407
    7068:	cfldrsmi	mvf0, [r2], {-0}
    706c:	andls	r4, r2, #2097152000	; 0x7d000000
    7070:	andcs	r4, r0, #124, 8	; 0x7c000000
    7074:	strpl	lr, [r3], #-2509	; 0xfffff633
    7078:	andls	r6, r1, #-2147483646	; 0x80000002
    707c:	ldmdblt	r3, {r1, r3, r6, r8, sp, lr}^
    7080:	bmi	3588e8 <__assert_fail@plt+0x356528>
    7084:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    7088:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    708c:	subsmi	r9, sl, r7, lsl #22
    7090:	andlt	sp, r9, r6, lsl #2
    7094:	bmi	27655c <__assert_fail@plt+0x27419c>
    7098:			; <UNDEFINED> instruction: 0xf7fc447a
    709c:	ldrb	pc, [r0, r3, lsl #16]!	; <UNPREDICTABLE>
    70a0:	svc	0x0046f7fa
    70a4:	andeq	fp, r1, r2, lsl sp
    70a8:	andeq	r0, r0, r4, lsl r2
    70ac:	andeq	r0, r0, r9, ror sl
    70b0:	strdeq	r8, [r0], -r4
    70b4:	andeq	r0, r0, sp, asr #32
    70b8:	ldrdeq	fp, [r1], -sl
    70bc:	andeq	r7, r0, r4, ror #19
    70c0:	addlt	fp, ip, r0, ror r5
    70c4:			; <UNDEFINED> instruction: 0x4c18ab03
    70c8:	eorcs	r9, r0, #1
    70cc:	blmi	5d8934 <__assert_fail@plt+0x5d6574>
    70d0:	tstcs	r0, ip, ror r4
    70d4:	stmiapl	r3!, {r1, r2, r4, r9, sl, fp, lr}^
    70d8:	ldrbtmi	r9, [lr], #-3073	; 0xfffff3ff
    70dc:	movwls	r6, #47131	; 0xb81b
    70e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    70e4:	ldmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70e8:	vldrmi	s8, [r3, #-72]	; 0xffffffb8
    70ec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    70f0:	bmi	49f908 <__assert_fail@plt+0x49d548>
    70f4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    70f8:	strtmi	r4, [r0], -r3, lsl #12
    70fc:	ldcmi	6, cr4, [r0], {25}
    7100:	ldrbtmi	r4, [ip], #-2832	; 0xfffff4f0
    7104:	strpl	lr, [r6], #-2509	; 0xfffff633
    7108:	movwls	r4, #33915	; 0x847b
    710c:			; <UNDEFINED> instruction: 0xffcaf7fb
    7110:	blmi	19994c <__assert_fail@plt+0x19758c>
    7114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7118:	blls	2e1188 <__assert_fail@plt+0x2dedc8>
    711c:	qaddle	r4, sl, r1
    7120:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
    7124:	svc	0x0004f7fa
    7128:	muleq	r1, r0, ip
    712c:	andeq	r0, r0, r4, lsl r2
    7130:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    7134:	andeq	r8, r0, r0, asr #28
    7138:	strdeq	r0, [r0], -sp
    713c:	andeq	r7, r0, r6, lsl #19
    7140:	andeq	r8, r0, r2, lsr #12
    7144:	andeq	r0, r0, r1, asr #32
    7148:	andeq	fp, r1, ip, asr #24
    714c:	blmi	5199a0 <__assert_fail@plt+0x5175e0>
    7150:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    7154:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    7158:	andcs	sl, r0, #16384	; 0x4000
    715c:	ldmdavs	fp, {r0, r4, r8, sl, fp, lr}
    7160:			; <UNDEFINED> instruction: 0xf04f9307
    7164:	mrsvs	r0, (UNDEF: 58)
    7168:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
    716c:	bmi	39f69c <__assert_fail@plt+0x39d2dc>
    7170:	blmi	3da1b0 <__assert_fail@plt+0x3d7df0>
    7174:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    7178:	ldrbtmi	r9, [fp], #-1282	; 0xfffffafe
    717c:	movwmi	lr, #14797	; 0x39cd
    7180:			; <UNDEFINED> instruction: 0xff90f7fb
    7184:	blmi	1999b8 <__assert_fail@plt+0x1975f8>
    7188:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    718c:	blls	1e11fc <__assert_fail@plt+0x1dee3c>
    7190:	qaddle	r4, sl, r1
    7194:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    7198:	mcr	7, 6, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    719c:	andeq	fp, r1, r0, lsl ip
    71a0:	andeq	r0, r0, r4, lsl r2
    71a4:	andeq	r0, r0, fp, lsl #13
    71a8:	andeq	r7, r0, r8, lsl #18
    71ac:	andeq	r7, r0, r2, asr #14
    71b0:	andeq	r0, r0, r3, ror r6
    71b4:	ldrdeq	fp, [r1], -r8
    71b8:	addlt	fp, sl, r0, ror r5
    71bc:	stcge	14, cr4, [r1], {22}
    71c0:			; <UNDEFINED> instruction: 0x46054b16
    71c4:	eorcs	r4, r0, #2113929216	; 0x7e000000
    71c8:	strtmi	r2, [r0], -r0, lsl #2
    71cc:	mrcmi	8, 0, r5, cr4, cr3, {7}
    71d0:	movwls	r6, #38939	; 0x981b
    71d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    71d8:	svc	0x00d8f7fa
    71dc:			; <UNDEFINED> instruction: 0x46284a11
    71e0:	blmi	458a6c <__assert_fail@plt+0x4566ac>
    71e4:	ldrbtmi	r4, [sl], #-3345	; 0xfffff2ef
    71e8:	ldrbtmi	r4, [fp], #-3089	; 0xfffff3ef
    71ec:	movwls	r4, #9342	; 0x247e
    71f0:	ldrbtmi	r9, [sp], #-772	; 0xfffffcfc
    71f4:			; <UNDEFINED> instruction: 0x9603447c
    71f8:	strpl	lr, [r5], #-2509	; 0xfffff633
    71fc:			; <UNDEFINED> instruction: 0xff52f7fb
    7200:	blmi	199a38 <__assert_fail@plt+0x197678>
    7204:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7208:	blls	261278 <__assert_fail@plt+0x25eeb8>
    720c:	qaddle	r4, sl, r1
    7210:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    7214:	mcr	7, 4, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7218:	muleq	r1, ip, fp
    721c:	andeq	r0, r0, r4, lsl r2
    7220:	strdeq	r9, [r0], -r4
    7224:	muleq	r0, r6, r8
    7228:	andeq	r0, r0, fp, lsl #4
    722c:	muleq	r0, lr, r3
    7230:	andeq	r0, r0, r1, lsl #12
    7234:	andeq	fp, r1, ip, asr fp
    7238:	addlt	fp, sl, r0, ror r5
    723c:	stcge	14, cr4, [r1], {22}
    7240:			; <UNDEFINED> instruction: 0x46054b16
    7244:	eorcs	r4, r0, #2113929216	; 0x7e000000
    7248:	strtmi	r2, [r0], -r0, lsl #2
    724c:	mrcmi	8, 0, r5, cr4, cr3, {7}
    7250:	movwls	r6, #38939	; 0x981b
    7254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7258:	svc	0x0098f7fa
    725c:			; <UNDEFINED> instruction: 0x46284a11
    7260:	blmi	458aec <__assert_fail@plt+0x45672c>
    7264:	ldrbtmi	r4, [sl], #-3345	; 0xfffff2ef
    7268:	ldrbtmi	r4, [fp], #-3089	; 0xfffff3ef
    726c:	movwls	r4, #9342	; 0x247e
    7270:	ldrbtmi	r9, [sp], #-772	; 0xfffffcfc
    7274:			; <UNDEFINED> instruction: 0x9603447c
    7278:	strpl	lr, [r5], #-2509	; 0xfffff633
    727c:			; <UNDEFINED> instruction: 0xff12f7fb
    7280:	blmi	199ab8 <__assert_fail@plt+0x1976f8>
    7284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7288:	blls	2612f8 <__assert_fail@plt+0x25ef38>
    728c:	qaddle	r4, sl, r1
    7290:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    7294:	mcr	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7298:	andeq	fp, r1, ip, lsl fp
    729c:	andeq	r0, r0, r4, lsl r2
    72a0:	andeq	r9, r0, r4, ror r5
    72a4:	andeq	r7, r0, r6, lsl r8
    72a8:	muleq	r0, fp, r1
    72ac:	andeq	r7, r0, lr, lsl r3
    72b0:	andeq	r0, r0, r1, lsl #11
    72b4:	ldrdeq	fp, [r1], -ip
    72b8:	addlt	fp, lr, r0, ror r5
    72bc:	stcge	13, cr4, [r3], {26}
    72c0:	eorcs	r4, r8, #26624	; 0x6800
    72c4:	andls	r4, r1, sp, ror r4
    72c8:	strtmi	r2, [r0], -r0, lsl #2
    72cc:	stcls	8, cr5, [r1, #-940]	; 0xfffffc54
    72d0:	movwls	r6, #55323	; 0xd81b
    72d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    72d8:	svc	0x0058f7fa
    72dc:			; <UNDEFINED> instruction: 0x46214a14
    72e0:			; <UNDEFINED> instruction: 0x46284b14
    72e4:	andls	r4, r7, #2046820352	; 0x7a000000
    72e8:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
    72ec:	movwls	r4, #19987	; 0x4e13
    72f0:	movwls	r4, #25722	; 0x647a
    72f4:	cfldrsmi	mvf4, [r2, #-504]	; 0xfffffe08
    72f8:	blmi	4da348 <__assert_fail@plt+0x4d7f88>
    72fc:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    7300:	ldrbtmi	r9, [fp], #-1541	; 0xfffff9fb
    7304:	strpl	lr, [r8], #-2509	; 0xfffff633
    7308:			; <UNDEFINED> instruction: 0xf7fb930a
    730c:	bmi	406e40 <__assert_fail@plt+0x404a80>
    7310:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7314:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7318:	subsmi	r9, sl, sp, lsl #22
    731c:	andlt	sp, lr, r1, lsl #2
    7320:			; <UNDEFINED> instruction: 0xf7fabd70
    7324:	svclt	0x0000ee06
    7328:	muleq	r1, ip, sl
    732c:	andeq	r0, r0, r4, lsl r2
    7330:	andeq	r8, r0, r0, lsr r3
    7334:	andeq	r0, r0, fp, lsr #2
    7338:	andeq	r7, r0, ip, lsl #15
    733c:	andeq	r9, r0, ip, ror #9
    7340:	ldrdeq	r0, [r0], -r1
    7344:	muleq	r0, r2, r2
    7348:	strdeq	r0, [r0], -r3
    734c:	andeq	fp, r1, lr, asr #20
    7350:	blmi	619bb4 <__assert_fail@plt+0x6177f4>
    7354:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    7358:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    735c:	strmi	sl, [r4], -r2, lsl #18
    7360:	ldmdavs	fp, {r0, r2, r4, r8, sl, fp, lr}
    7364:			; <UNDEFINED> instruction: 0xf04f9303
    7368:			; <UNDEFINED> instruction: 0xf7fb0300
    736c:	ldrbtmi	pc, [sp], #-2959	; 0xfffff471	; <UNPREDICTABLE>
    7370:	bmi	4b38f8 <__assert_fail@plt+0x4b1538>
    7374:	ldrtcs	r2, [lr], -r1, lsl #6
    7378:	eorscc	pc, r8, r4, lsl #17
    737c:	blls	8f7c8 <__assert_fail@plt+0x8d408>
    7380:	strtmi	r5, [r0], -sl, lsr #17
    7384:			; <UNDEFINED> instruction: 0xf7fd9600
    7388:	msrlt	CPSR_f, fp, ror #25
    738c:	strtmi	r4, [r0], -ip, lsl #22
    7390:	stmiapl	sl!, {r0, r4, r8, sp}^
    7394:	stc2	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    7398:	blmi	199bc8 <__assert_fail@plt+0x197808>
    739c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    73a0:	blls	e1410 <__assert_fail@plt+0xdf050>
    73a4:	qaddle	r4, sl, r1
    73a8:	ldcllt	0, cr11, [r0, #-16]!
    73ac:	stcl	7, cr15, [r0, #1000]	; 0x3e8
    73b0:	andeq	fp, r1, ip, lsl #20
    73b4:	andeq	r0, r0, r4, lsl r2
    73b8:	strdeq	fp, [r1], -r2
    73bc:	andeq	r0, r0, r8, lsl r2
    73c0:	andeq	r0, r0, ip, ror #4
    73c4:	andeq	fp, r1, r4, asr #19
    73c8:	andcs	r4, r1, #32768	; 0x8000
    73cc:			; <UNDEFINED> instruction: 0xf7fb4479
    73d0:	svclt	0x0000bfa7
    73d4:	andeq	r0, r0, r1, ror #2
    73d8:	andcs	r4, r1, #32768	; 0x8000
    73dc:			; <UNDEFINED> instruction: 0xf7fb4479
    73e0:	svclt	0x0000bf9f
    73e4:	andeq	r0, r0, r5, lsr #12
    73e8:	andcs	r4, r0, #32768	; 0x8000
    73ec:			; <UNDEFINED> instruction: 0xf7fb4479
    73f0:	svclt	0x0000bf97
    73f4:			; <UNDEFINED> instruction: 0xfffffc59
    73f8:	andcs	r4, r0, #32768	; 0x8000
    73fc:			; <UNDEFINED> instruction: 0xf7fb4479
    7400:	svclt	0x0000bf8f
    7404:	ldrdeq	r0, [r0], -sp
    7408:	andcs	r4, r0, #32768	; 0x8000
    740c:			; <UNDEFINED> instruction: 0xf7fb4479
    7410:	svclt	0x0000bf87
    7414:	andeq	r0, r0, sp, asr r7
    7418:	andcs	r4, r0, #32768	; 0x8000
    741c:			; <UNDEFINED> instruction: 0xf7fb4479
    7420:	svclt	0x0000bf7f
    7424:	andeq	r0, r0, r9, ror #15
    7428:	blmi	659c90 <__assert_fail@plt+0x6578d0>
    742c:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    7430:	strmi	fp, [r4], -r4, lsl #1
    7434:	ldmpl	r3, {r0, r8, ip, pc}^
    7438:	movwls	r6, #14363	; 0x381b
    743c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7440:	blx	ffe45434 <__assert_fail@plt+0xffe43074>
    7444:			; <UNDEFINED> instruction: 0xf7fb9901
    7448:	stmiblt	r8, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    744c:			; <UNDEFINED> instruction: 0xf7fb4620
    7450:	strtmi	pc, [r0], -pc, lsl #22
    7454:	blx	ffbc5448 <__assert_fail@plt+0xffbc3088>
    7458:	andcs	sl, sl, #32768	; 0x8000
    745c:	stcl	7, cr15, [r2], #1000	; 0x3e8
    7460:	strtmi	r4, [r0], -r3, lsl #12
    7464:			; <UNDEFINED> instruction: 0xf7fb461c
    7468:	bmi	2c607c <__assert_fail@plt+0x2c3cbc>
    746c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    7470:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7474:	subsmi	r9, sl, r3, lsl #22
    7478:	strtmi	sp, [r0], -r5, lsl #2
    747c:	ldclt	0, cr11, [r0, #-16]
    7480:	ldreq	pc, [r5], #-111	; 0xffffff91
    7484:			; <UNDEFINED> instruction: 0xf7fae7f1
    7488:	svclt	0x0000ed54
    748c:	andeq	fp, r1, r2, lsr r9
    7490:	andeq	r0, r0, r4, lsl r2
    7494:	strdeq	fp, [r1], -r2
    7498:	addlt	fp, r2, r0, ror r5
    749c:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
    74a0:			; <UNDEFINED> instruction: 0xf8df4604
    74a4:	movwcs	ip, #20612	; 0x5084
    74a8:			; <UNDEFINED> instruction: 0x460e44fe
    74ac:	tstcs	r2, r5, lsl r6
    74b0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    74b4:			; <UNDEFINED> instruction: 0xf8dc466a
    74b8:			; <UNDEFINED> instruction: 0xf8cdc000
    74bc:			; <UNDEFINED> instruction: 0xf04fc004
    74c0:			; <UNDEFINED> instruction: 0xf7fb0c00
    74c4:	bvs	1846da0 <__assert_fail@plt+0x18449e0>
    74c8:	cmpcs	sl, r2, lsl #4
    74cc:	ldc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    74d0:	andscs	r6, r3, #96, 20	; 0x60000
    74d4:			; <UNDEFINED> instruction: 0xf7fa214b
    74d8:	stmibvs	r2!, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    74dc:	tstcs	r1, r0, ror #20
    74e0:	ldc	7, cr15, [r2, #-1000]!	; 0xfffffc18
    74e4:	bvs	1821c74 <__assert_fail@plt+0x181f8b4>
    74e8:			; <UNDEFINED> instruction: 0xf7fa2103
    74ec:	bvs	18429ac <__assert_fail@plt+0x18405ec>
    74f0:	cmpcs	pc, r2, lsr r6	; <UNPREDICTABLE>
    74f4:	stc	7, cr15, [r8, #-1000]!	; 0xfffffc18
    74f8:	bvs	1818da8 <__assert_fail@plt+0x18169e8>
    74fc:			; <UNDEFINED> instruction: 0xf7fa2115
    7500:	stmdbls	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
    7504:			; <UNDEFINED> instruction: 0xf7fb4620
    7508:	bmi	247054 <__assert_fail@plt+0x244c94>
    750c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    7510:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7514:	subsmi	r9, sl, r1, lsl #22
    7518:	andlt	sp, r2, r1, lsl #2
    751c:			; <UNDEFINED> instruction: 0xf7fabd70
    7520:	svclt	0x0000ed08
    7524:			; <UNDEFINED> instruction: 0x0001b8b8
    7528:	andeq	r0, r0, r4, lsl r2
    752c:	andeq	fp, r1, r2, asr r8
    7530:	blmi	1259e58 <__assert_fail@plt+0x1257a98>
    7534:	push	{r1, r3, r4, r5, r6, sl, lr}
    7538:	strdlt	r4, [r4], r0
    753c:	svcge	0x000258d3
    7540:	andscs	r4, lr, r4, lsl #12
    7544:	rsbsvs	r6, fp, fp, lsl r8
    7548:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    754c:	stc	7, cr15, [r4, #-1000]	; 0xfffffc18
    7550:	svcpl	0x0000f5b0
    7554:			; <UNDEFINED> instruction: 0xf44fbfa8
    7558:	blle	19dcd60 <__assert_fail@plt+0x19da9a0>
    755c:			; <UNDEFINED> instruction: 0x1df3493f
    7560:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    7564:	bl	feb58dec <__assert_fail@plt+0xfeb56a2c>
    7568:	ldrbtmi	r0, [r9], #-3331	; 0xfffff2fd
    756c:	blx	feac5560 <__assert_fail@plt+0xfeac31a0>
    7570:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    7574:	cmnlt	r0, r5, lsl #12
    7578:	blmi	dd9e64 <__assert_fail@plt+0xdd7aa4>
    757c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7580:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    7584:	qdsuble	r4, sl, r2
    7588:	strcc	r4, [r8, -r8, lsr #12]
    758c:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    7590:	ldmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
    7594:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7598:			; <UNDEFINED> instruction: 0xff46f7ff
    759c:	strtmi	r4, [r0], -r5, lsl #12
    75a0:	blx	11c5594 <__assert_fail@plt+0x11c31d4>
    75a4:	cmple	r6, r0, lsl #16
    75a8:	ldrtmi	r2, [sl], -r5, lsl #6
    75ac:			; <UNDEFINED> instruction: 0x46202111
    75b0:	ldc2	7, cr15, [lr, #1004]!	; 0x3ec
    75b4:	bvs	1821c44 <__assert_fail@plt+0x181f884>
    75b8:			; <UNDEFINED> instruction: 0xf7fa2101
    75bc:	stmibvs	r2!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}^
    75c0:	tstcs	r3, r0, ror #20
    75c4:	stcl	7, cr15, [r0], {250}	; 0xfa
    75c8:	andscs	r6, r3, #96, 20	; 0x60000
    75cc:			; <UNDEFINED> instruction: 0xf7fa214b
    75d0:			; <UNDEFINED> instruction: 0x462aecbc
    75d4:	cmpcs	pc, r0, ror #20
    75d8:	ldc	7, cr15, [r6], #1000	; 0x3e8
    75dc:			; <UNDEFINED> instruction: 0xf7fb4620
    75e0:			; <UNDEFINED> instruction: 0x4605fdbb
    75e4:	bicle	r2, r7, r0, lsl #16
    75e8:			; <UNDEFINED> instruction: 0xf7fa6a20
    75ec:	ldrtmi	lr, [r2], -r0, lsr #27
    75f0:	strmi	r4, [r3], -r1, asr #12
    75f4:	ldrmi	r6, [lr], -r0, lsr #20
    75f8:	mrc	7, 1, APSR_nzcv, cr6, cr10, {7}
    75fc:	svclt	0x00d81e01
    7600:	ldcle	6, cr4, [r9, #52]!	; 0x34
    7604:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7608:	ldmdavs	sl!, {r0, r1, r4, r5, r9, sl, lr}
    760c:	ldrbtmi	r4, [ip], #1600	; 0x640
    7610:			; <UNDEFINED> instruction: 0xf8cd9401
    7614:			; <UNDEFINED> instruction: 0xf7fac000
    7618:			; <UNDEFINED> instruction: 0x4603ed54
    761c:	ldrmi	r6, [ip], -r0, lsr #20
    7620:	mcr	7, 1, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7624:	svclt	0x00182c01
    7628:	str	r4, [r5, r5, lsr #12]!
    762c:			; <UNDEFINED> instruction: 0xf7fa201e
    7630:			; <UNDEFINED> instruction: 0x4606ec94
    7634:	stmdbmi	sp, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    7638:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    763c:	mrc2	7, 7, pc, cr4, cr15, {7}
    7640:	strmi	r4, [r2], -r9, lsr #12
    7644:			; <UNDEFINED> instruction: 0xf7ff4620
    7648:	strmi	pc, [r5], -r7, lsr #30
    764c:			; <UNDEFINED> instruction: 0xf7fae794
    7650:	svclt	0x0000ec70
    7654:	andeq	fp, r1, ip, lsr #16
    7658:	andeq	r0, r0, r4, lsl r2
    765c:	andeq	fp, r1, r6, lsr #5
    7660:	andeq	fp, r1, r4, ror #15
    7664:	ldrdeq	r8, [r0], -r2
    7668:	andeq	r0, r0, pc, asr r0
    766c:	andeq	r8, r0, r2, lsr #1
    7670:	ldrbmi	lr, [r0, sp, lsr #18]!
    7674:	cfstr32vc	mvfx15, [ip, #-692]!	; 0xfffffd4c
    7678:	stcge	12, cr4, [r1, #-212]	; 0xffffff2c
    767c:			; <UNDEFINED> instruction: 0x46074b35
    7680:	mrcmi	4, 1, r4, cr5, cr12, {3}
    7684:	adcvc	pc, sl, #1325400064	; 0x4f000000
    7688:	stmiapl	r3!, {r3, r7, r9, sl, lr}^
    768c:	ldfmis	f2, [r3], #-0
    7690:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    7694:			; <UNDEFINED> instruction: 0xf04f93ab
    7698:			; <UNDEFINED> instruction: 0xf7fa0300
    769c:	ldrbtmi	lr, [ip], #-3448	; 0xfffff288
    76a0:			; <UNDEFINED> instruction: 0x462b4638
    76a4:			; <UNDEFINED> instruction: 0xf8542100
    76a8:	strtmi	sl, [r2], -r6
    76ac:			; <UNDEFINED> instruction: 0xf7fa4652
    76b0:			; <UNDEFINED> instruction: 0xf8d5ec2e
    76b4:	stmdacs	r0, {r2, r3, r4, r5, r8}
    76b8:			; <UNDEFINED> instruction: 0xf7fad044
    76bc:	stclvs	14, cr14, [pc], #8	; 76cc <__assert_fail@plt+0x530c>
    76c0:	svccs	0x00004681
    76c4:			; <UNDEFINED> instruction: 0x4638d03e
    76c8:			; <UNDEFINED> instruction: 0xf7faae56
    76cc:	strmi	lr, [r4], -r2, asr #27
    76d0:	vst4.8	{d30-d33}, [pc :64], sl
    76d4:	smlatbcs	r0, sl, r2, r7
    76d8:			; <UNDEFINED> instruction: 0xf7fa4630
    76dc:			; <UNDEFINED> instruction: 0x4632ed58
    76e0:			; <UNDEFINED> instruction: 0x46204651
    76e4:	ldc	7, cr15, [sl, #1000]!	; 0x3e8
    76e8:			; <UNDEFINED> instruction: 0xd1282801
    76ec:	teqlt	r0, #112, 26	; 0x1c00
    76f0:	stcl	7, cr15, [r6, #1000]!	; 0x3e8
    76f4:	strmi	r4, [r2], -r9, asr #12
    76f8:			; <UNDEFINED> instruction: 0xf7ff4640
    76fc:	bllt	247238 <__assert_fail@plt+0x244e78>
    7700:			; <UNDEFINED> instruction: 0xf7fa4620
    7704:			; <UNDEFINED> instruction: 0x4604ec9c
    7708:			; <UNDEFINED> instruction: 0xf7fa4638
    770c:	strmi	lr, [r5], -r2, lsr #27
    7710:			; <UNDEFINED> instruction: 0xf7fa4638
    7714:	strmi	lr, [r5], #-3626	; 0xfffff1d6
    7718:	blne	a58fa0 <__assert_fail@plt+0xa56be0>
    771c:	ldcl	7, cr15, [lr, #1000]!	; 0x3e8
    7720:	bicsle	r2, r6, r0, lsl #16
    7724:	bmi	38f730 <__assert_fail@plt+0x38d370>
    7728:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    772c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7730:	subsmi	r9, sl, fp, lsr #23
    7734:			; <UNDEFINED> instruction: 0xf50dd109
    7738:	pop	{r2, r3, r5, r8, sl, fp, ip, sp, lr}
    773c:			; <UNDEFINED> instruction: 0xf06f87f0
    7740:			; <UNDEFINED> instruction: 0xe7f00015
    7744:	rscscc	pc, pc, pc, asr #32
    7748:			; <UNDEFINED> instruction: 0xf7fae7ed
    774c:	svclt	0x0000ebf2
    7750:	andeq	fp, r1, r0, ror #13
    7754:	andeq	r0, r0, r4, lsl r2
    7758:	andeq	r0, r0, r8, asr r2
    775c:	andeq	fp, r1, r2, asr #13
    7760:	andeq	fp, r1, r6, lsr r6
    7764:	addlt	fp, r3, r0, lsr r5
    7768:	ldrsbt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    776c:			; <UNDEFINED> instruction: 0xf8df4604
    7770:	movwcs	ip, #20600	; 0x5078
    7774:			; <UNDEFINED> instruction: 0x460d44fe
    7778:	tstcs	r0, sl, ror #12
    777c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    7780:	ldrdgt	pc, [r0], -ip
    7784:	andgt	pc, r4, sp, asr #17
    7788:	stceq	0, cr15, [r0], {79}	; 0x4f
    778c:	ldc2l	7, cr15, [r0], {251}	; 0xfb
    7790:	smlatbcs	r1, r2, r9, r6
    7794:			; <UNDEFINED> instruction: 0xf7fa6a60
    7798:	stmibvs	r2!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    779c:	tstcs	r3, r0, ror #20
    77a0:	bl	ff4c5790 <__assert_fail@plt+0xff4c33d0>
    77a4:	andscs	r6, r3, #96, 20	; 0x60000
    77a8:			; <UNDEFINED> instruction: 0xf7fa214b
    77ac:	bvs	18426ec <__assert_fail@plt+0x184032c>
    77b0:	cmpcs	sl, r1, lsl #4
    77b4:	bl	ff2457a4 <__assert_fail@plt+0xff2433e4>
    77b8:	bvs	1819068 <__assert_fail@plt+0x1816ca8>
    77bc:			; <UNDEFINED> instruction: 0xf7fa214c
    77c0:	stmdbls	r0, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    77c4:			; <UNDEFINED> instruction: 0xf7fb4620
    77c8:	bmi	246d94 <__assert_fail@plt+0x2449d4>
    77cc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    77d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77d4:	subsmi	r9, sl, r1, lsl #22
    77d8:	andlt	sp, r3, r1, lsl #2
    77dc:			; <UNDEFINED> instruction: 0xf7fabd30
    77e0:	svclt	0x0000eba8
    77e4:	andeq	fp, r1, ip, ror #11
    77e8:	andeq	r0, r0, r4, lsl r2
    77ec:	muleq	r1, r2, r5
    77f0:	ldr	r2, [r7, r1, lsl #2]!
    77f4:	ldr	r2, [r5, r0, lsl #2]!
    77f8:			; <UNDEFINED> instruction: 0x4605b570
    77fc:	tstcs	r1, sl, asr ip
    7800:	ldrbtmi	r4, [ip], #-3674	; 0xfffff1a6
    7804:	bmi	16a1a18 <__assert_fail@plt+0x169f658>
    7808:	stmibpl	r4!, {r5, r9, sl, lr}
    780c:	mrcmi	4, 2, r4, cr9, cr10, {3}
    7810:	ldrbtmi	r6, [lr], #-2080	; 0xfffff7e0
    7814:	stcl	7, cr15, [ip], #1000	; 0x3e8
    7818:	stmiavs	fp!, {r0, r1, r2, r4, r6, r9, fp, lr}
    781c:	stmdavs	r0!, {r0, r8, sp}
    7820:			; <UNDEFINED> instruction: 0xf7fa447a
    7824:	bmi	1582bc4 <__assert_fail@plt+0x1580804>
    7828:	smlatbcs	r1, fp, r8, r6
    782c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    7830:	ldcl	7, cr15, [lr], {250}	; 0xfa
    7834:	stmiavs	fp!, {r1, r4, r6, r9, fp, lr}
    7838:	stmdavs	r0!, {r0, r8, sp}
    783c:			; <UNDEFINED> instruction: 0xf7fa447a
    7840:	bmi	1442ba8 <__assert_fail@plt+0x14407e8>
    7844:	smlatbcs	r1, fp, r8, r6
    7848:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    784c:	ldcl	7, cr15, [r0], {250}	; 0xfa
    7850:	stmiavs	fp!, {r0, r2, r3, r6, r9, fp, lr}
    7854:	stmdavs	r0!, {r0, r8, sp}
    7858:			; <UNDEFINED> instruction: 0xf7fa447a
    785c:	bmi	1302b8c <__assert_fail@plt+0x13007cc>
    7860:	smlatbcs	r1, fp, r8, r6
    7864:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    7868:	stcl	7, cr15, [r2], {250}	; 0xfa
    786c:	ldrtmi	r6, [r2], -fp, lsr #17
    7870:	tstcs	r1, r0, lsr #16
    7874:	ldc	7, cr15, [ip], #1000	; 0x3e8
    7878:	stmiavs	fp!, {r0, r2, r6, r9, fp, lr}
    787c:	stmdavs	r0!, {r0, r8, sp}
    7880:			; <UNDEFINED> instruction: 0xf7fa447a
    7884:	stmdami	r3, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    7888:	andscs	r6, r8, #2293760	; 0x230000
    788c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7890:	bl	fe645880 <__assert_fail@plt+0xfe6434c0>
    7894:	stmdavs	r3!, {r6, fp, lr}
    7898:	tstcs	r1, sp, lsl r2
    789c:			; <UNDEFINED> instruction: 0xf7fa4478
    78a0:	ldmdami	lr!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    78a4:	eorcs	r6, r7, #2293760	; 0x230000
    78a8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    78ac:	bl	fe2c589c <__assert_fail@plt+0xfe2c34dc>
    78b0:	stmdavs	r3!, {r0, r1, r3, r4, r5, fp, lr}
    78b4:	tstcs	r1, sl, lsl #4
    78b8:			; <UNDEFINED> instruction: 0xf7fa4478
    78bc:	bmi	e826d4 <__assert_fail@plt+0xe80314>
    78c0:	smlatbcs	r1, fp, r8, r6
    78c4:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    78c8:	ldc	7, cr15, [r2], {250}	; 0xfa
    78cc:	stmiavs	fp!, {r1, r2, r4, r5, r9, fp, lr}
    78d0:	stmdavs	r0!, {r0, r8, sp}
    78d4:			; <UNDEFINED> instruction: 0xf7fa447a
    78d8:	bmi	d42b10 <__assert_fail@plt+0xd40750>
    78dc:	smlatbcs	r1, fp, r8, r6
    78e0:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    78e4:	stc	7, cr15, [r4], {250}	; 0xfa
    78e8:	stmiavs	fp!, {r0, r4, r5, r9, fp, lr}
    78ec:	stmdavs	r0!, {r0, r8, sp}
    78f0:			; <UNDEFINED> instruction: 0xf7fa447a
    78f4:	bmi	c02af4 <__assert_fail@plt+0xc00734>
    78f8:	smlatbcs	r1, fp, r8, r6
    78fc:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    7900:	ldcl	7, cr15, [r6], #-1000	; 0xfffffc18
    7904:	stmiavs	fp!, {r2, r3, r5, r9, fp, lr}
    7908:	stmdavs	r0!, {r0, r8, sp}
    790c:			; <UNDEFINED> instruction: 0xf7fa447a
    7910:	bmi	ac2ad8 <__assert_fail@plt+0xac0718>
    7914:	smlatbcs	r1, fp, r8, r6
    7918:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    791c:	stcl	7, cr15, [r8], #-1000	; 0xfffffc18
    7920:	stmiavs	fp!, {r0, r1, r2, r5, r9, fp, lr}
    7924:	stmdavs	r0!, {r0, r8, sp}
    7928:			; <UNDEFINED> instruction: 0xf7fa447a
    792c:	bmi	982abc <__assert_fail@plt+0x9806fc>
    7930:	smlatbcs	r1, fp, r8, r6
    7934:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    7938:	mrrc	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    793c:	stmiavs	fp!, {r1, r5, r9, fp, lr}
    7940:	stmdavs	r0!, {r0, r8, sp}
    7944:			; <UNDEFINED> instruction: 0xf7fa447a
    7948:	stmiavs	fp!, {r2, r4, r6, sl, fp, sp, lr, pc}
    794c:	stmdavs	r0!, {r1, r4, r5, r9, sl, lr}
    7950:			; <UNDEFINED> instruction: 0xf7fa2101
    7954:	bmi	782a94 <__assert_fail@plt+0x7806d4>
    7958:	smlatbcs	r1, fp, r8, r6
    795c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    7960:	mcrr	7, 15, pc, r6, cr10	; <UNPREDICTABLE>
    7964:	ldcllt	0, cr2, [r0, #-0]
    7968:	andeq	fp, r1, lr, asr r5
    796c:	andeq	r0, r0, r0, ror r2
    7970:	andeq	r8, r0, r4, ror #4
    7974:	andeq	r8, r0, r6, lsr r4
    7978:	andeq	r8, r0, r4, lsl #5
    797c:	muleq	r0, sl, r2
    7980:	andeq	r8, r0, r4, ror #5
    7984:	strdeq	r8, [r0], -sl
    7988:	andeq	r8, r0, r4, asr #6
    798c:	muleq	r0, r2, r3
    7990:	andeq	r8, r0, r4, ror #7
    7994:	andeq	r8, r0, sl, lsl #8
    7998:	andeq	r8, r0, r8, lsl r4
    799c:	andeq	r8, r0, sl, lsr #8
    79a0:	andeq	r8, r0, r4, asr #8
    79a4:	andeq	r8, r0, r2, asr #8
    79a8:	andeq	r8, r0, r4, asr r4
    79ac:	andeq	r8, r0, r2, ror r4
    79b0:	andeq	r8, r0, r4, lsl #9
    79b4:	andeq	r8, r0, r2, lsr #9
    79b8:	andeq	r8, r0, ip, asr #9
    79bc:	strdeq	r8, [r0], -r2
    79c0:	andeq	r8, r0, r8, lsl r5
    79c4:	andeq	r8, r0, r6, asr #10
    79c8:	andeq	r8, r0, ip, ror #10
    79cc:	muleq	r0, r2, r5
    79d0:	ldrlt	r4, [r0, #-2314]	; 0xfffff6f6
    79d4:			; <UNDEFINED> instruction: 0xf5014479
    79d8:	strmi	r7, [r4], -r0, lsl #2
    79dc:			; <UNDEFINED> instruction: 0xf872f7fb
    79e0:	ldfltd	f3, [r0, #-0]
    79e4:			; <UNDEFINED> instruction: 0xf7fb4620
    79e8:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    79ec:	stmdbmi	r4, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    79f0:	pop	{r5, r9, sl, lr}
    79f4:	ldrbtmi	r4, [r9], #-16
    79f8:	ldcllt	7, cr15, [ip, #-1004]	; 0xfffffc14
    79fc:	andeq	sl, r1, ip, lsr lr
    7a00:			; <UNDEFINED> instruction: 0xfffff957
    7a04:	blmi	c1a2c8 <__assert_fail@plt+0xc17f08>
    7a08:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    7a0c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    7a10:	ldmdavs	fp, {r2, r9, sl, lr}
    7a14:			; <UNDEFINED> instruction: 0xf04f9301
    7a18:			; <UNDEFINED> instruction: 0xf7fb0300
    7a1c:	stmdacs	r0, {r0, r4, r5, fp, ip, sp, lr, pc}
    7a20:	stmdbmi	sl!, {r3, r6, r8, ip, lr, pc}
    7a24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7a28:			; <UNDEFINED> instruction: 0xf84cf7fb
    7a2c:	bmi	a33f54 <__assert_fail@plt+0xa31b94>
    7a30:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    7a34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a38:	subsmi	r9, sl, r1, lsl #22
    7a3c:	andlt	sp, r3, r0, asr #2
    7a40:	stmdbmi	r4!, {r4, r5, r8, sl, fp, ip, sp, pc}
    7a44:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7a48:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    7a4c:	strbtmi	r2, [sl], -r5, lsl #6
    7a50:			; <UNDEFINED> instruction: 0x46052110
    7a54:			; <UNDEFINED> instruction: 0xf7fb4620
    7a58:	bvs	184680c <__assert_fail@plt+0x184444c>
    7a5c:	cmpcs	sl, r2, lsl #4
    7a60:	b	1cc5a50 <__assert_fail@plt+0x1cc3690>
    7a64:	andscs	r6, r3, #96, 20	; 0x60000
    7a68:			; <UNDEFINED> instruction: 0xf7fa214b
    7a6c:	stmibvs	r2!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    7a70:	tstcs	r1, r0, ror #20
    7a74:	b	1a45a64 <__assert_fail@plt+0x1a436a4>
    7a78:	bvs	1822208 <__assert_fail@plt+0x181fe48>
    7a7c:			; <UNDEFINED> instruction: 0xf7fa2103
    7a80:	bvs	1842418 <__assert_fail@plt+0x1840058>
    7a84:	tstcs	r5, sl, lsr #12
    7a88:	b	17c5a78 <__assert_fail@plt+0x17c36b8>
    7a8c:			; <UNDEFINED> instruction: 0xf7fa4620
    7a90:	stmdblt	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7a94:	strtmi	r9, [r0], -r0, lsl #18
    7a98:	stc2	7, cr15, [r8], {251}	; 0xfb
    7a9c:	stmdbmi	lr, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    7aa0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7aa4:	stc2l	7, cr15, [r0], {255}	; 0xff
    7aa8:	strmi	r2, [r2], -pc, asr #2
    7aac:			; <UNDEFINED> instruction: 0xf7fa6a60
    7ab0:	strb	lr, [pc, ip, asr #20]!
    7ab4:			; <UNDEFINED> instruction: 0xf7ff4620
    7ab8:			; <UNDEFINED> instruction: 0xf06ffe9f
    7abc:			; <UNDEFINED> instruction: 0xe7b60015
    7ac0:	b	dc5ab0 <__assert_fail@plt+0xdc36f0>
    7ac4:	andeq	fp, r1, r8, asr r3
    7ac8:	andeq	r0, r0, r4, lsl r2
    7acc:	andeq	sl, r1, sl, ror #27
    7ad0:	andeq	fp, r1, lr, lsr #6
    7ad4:	muleq	r0, r6, ip
    7ad8:	andeq	r7, r0, r6, asr #31
    7adc:	blmi	81a360 <__assert_fail@plt+0x817fa0>
    7ae0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    7ae4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7ae8:	movwls	r6, #6171	; 0x181b
    7aec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7af0:	ldmdblt	r3, {r0, r1, r6, r7, r8, fp, sp, lr}^
    7af4:	bmi	6d935c <__assert_fail@plt+0x6d6f9c>
    7af8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    7afc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b00:	subsmi	r9, sl, r1, lsl #22
    7b04:	andlt	sp, r2, r8, lsr #2
    7b08:			; <UNDEFINED> instruction: 0x4604bd10
    7b0c:	strbtmi	r2, [sl], -r5, lsl #6
    7b10:			; <UNDEFINED> instruction: 0xf7fb2111
    7b14:	stmibvs	r2!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    7b18:	tstcs	r1, r0, ror #20
    7b1c:	b	545b0c <__assert_fail@plt+0x54374c>
    7b20:	bvs	18222b0 <__assert_fail@plt+0x181fef0>
    7b24:			; <UNDEFINED> instruction: 0xf7fa2103
    7b28:	bvs	1842370 <__assert_fail@plt+0x183ffb0>
    7b2c:	cmpcs	sl, r2, lsl #4
    7b30:	b	2c5b20 <__assert_fail@plt+0x2c3760>
    7b34:	andscs	r6, r3, #96, 20	; 0x60000
    7b38:			; <UNDEFINED> instruction: 0xf7fa214b
    7b3c:	strtmi	lr, [r0], -r6, lsl #20
    7b40:	blx	2c5b36 <__assert_fail@plt+0x2c3776>
    7b44:	bicsle	r2, r6, r0, lsl #16
    7b48:	strtmi	r4, [r2], -r7, lsl #18
    7b4c:	strtmi	r9, [r0], -r0, lsl #22
    7b50:			; <UNDEFINED> instruction: 0xf7fb4479
    7b54:	strb	pc, [lr, r9, asr #22]	; <UNPREDICTABLE>
    7b58:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b5c:	andeq	fp, r1, r0, lsl #5
    7b60:	andeq	r0, r0, r4, lsl r2
    7b64:	andeq	fp, r1, r6, ror #4
    7b68:	andeq	r0, r0, r1, lsr r1
    7b6c:	blmi	89a3f8 <__assert_fail@plt+0x898038>
    7b70:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    7b74:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7b78:	movwls	r6, #6171	; 0x181b
    7b7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7b80:	ldmdblt	r3, {r0, r1, r6, r7, r8, fp, sp, lr}^
    7b84:	bmi	7593ec <__assert_fail@plt+0x75702c>
    7b88:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    7b8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b90:	subsmi	r9, sl, r1, lsl #22
    7b94:	andlt	sp, r2, fp, lsr #2
    7b98:	ldmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    7b9c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    7ba0:			; <UNDEFINED> instruction: 0xff90f7fa
    7ba4:	mvnle	r2, r0, lsl #16
    7ba8:	movwcc	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    7bac:	tstcs	r1, sl, ror #12
    7bb0:			; <UNDEFINED> instruction: 0xf7fb4620
    7bb4:	stmibvs	r2!, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    7bb8:	tstcs	r1, r0, ror #20
    7bbc:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bc0:	bvs	1822350 <__assert_fail@plt+0x181ff90>
    7bc4:			; <UNDEFINED> instruction: 0xf7fa2103
    7bc8:	bvs	18422d0 <__assert_fail@plt+0x183ff10>
    7bcc:	cmpcs	fp, r3, lsl r2
    7bd0:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bd4:			; <UNDEFINED> instruction: 0xf7fb4620
    7bd8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    7bdc:	stmdbmi	r9, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    7be0:	blls	19470 <__assert_fail@plt+0x170b0>
    7be4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7be8:	blx	fffc5bdc <__assert_fail@plt+0xfffc381c>
    7bec:			; <UNDEFINED> instruction: 0xf7fae7cb
    7bf0:	svclt	0x0000e9a0
    7bf4:	strdeq	fp, [r1], -r0
    7bf8:	andeq	r0, r0, r4, lsl r2
    7bfc:	ldrdeq	fp, [r1], -r6
    7c00:	andeq	sl, r1, r2, ror ip
    7c04:	andeq	r0, r0, r3, asr r3
    7c08:	blmi	6da478 <__assert_fail@plt+0x6d80b8>
    7c0c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    7c10:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7c14:	movwls	r6, #6171	; 0x181b
    7c18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7c1c:	ldmdblt	r3, {r0, r1, r6, r7, r8, fp, sp, lr}^
    7c20:	bmi	599488 <__assert_fail@plt+0x5970c8>
    7c24:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    7c28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7c2c:	subsmi	r9, sl, r1, lsl #22
    7c30:	andlt	sp, r2, lr, lsl r1
    7c34:			; <UNDEFINED> instruction: 0x4604bd10
    7c38:	strbtmi	r2, [sl], -r5, lsl #6
    7c3c:			; <UNDEFINED> instruction: 0xf7fb2111
    7c40:	stmibvs	r2!, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    7c44:	tstcs	r1, r0, ror #20
    7c48:	ldmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c4c:	stmibvs	r2!, {r5, r6, r9, fp, sp, lr}^
    7c50:			; <UNDEFINED> instruction: 0xf7fa2103
    7c54:			; <UNDEFINED> instruction: 0x4620e97a
    7c58:	blx	1fc5c4c <__assert_fail@plt+0x1fc388c>
    7c5c:	mvnle	r2, r0, lsl #16
    7c60:	strtmi	r4, [r2], -r7, lsl #18
    7c64:	strtmi	r9, [r0], -r0, lsl #22
    7c68:			; <UNDEFINED> instruction: 0xf7fb4479
    7c6c:			; <UNDEFINED> instruction: 0xe7d8fabd
    7c70:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c74:	andeq	fp, r1, r4, asr r1
    7c78:	andeq	r0, r0, r4, lsl r2
    7c7c:	andeq	fp, r1, sl, lsr r1
    7c80:	andeq	r0, r0, r9, ror #12
    7c84:	ldrsbgt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    7c88:	adcvc	pc, sl, #1325400064	; 0x4f000000
    7c8c:	push	{r1, r2, r3, r4, r6, r8, r9, fp, lr}
    7c90:	ldrbtmi	r4, [ip], #4080	; 0xff0
    7c94:			; <UNDEFINED> instruction: 0x460fb0fd
    7c98:			; <UNDEFINED> instruction: 0xf85cac04
    7c9c:	tstcs	r0, r3
    7ca0:	strmi	r4, [sp], -r6, lsl #12
    7ca4:	ldmdavs	fp, {r5, r9, sl, lr}
    7ca8:			; <UNDEFINED> instruction: 0xf04f937b
    7cac:			; <UNDEFINED> instruction: 0xf8df0300
    7cb0:			; <UNDEFINED> instruction: 0xf7fa815c
    7cb4:	strtmi	lr, [r9], -ip, ror #20
    7cb8:	ldmdage	ip, {r2, r3, r4, r5, r6, r9, sp}^
    7cbc:			; <UNDEFINED> instruction: 0xf7fa955b
    7cc0:	bmi	1502660 <__assert_fail@plt+0x15002a0>
    7cc4:			; <UNDEFINED> instruction: 0x463044f8
    7cc8:	strtmi	r4, [r9], -r3, lsr #12
    7ccc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    7cd0:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cd4:	stmdacs	r0, {r5, r6, fp, sp, lr}
    7cd8:	stmiavs	r3!, {r0, r1, r3, r6, ip, lr, pc}
    7cdc:	suble	r2, r8, r0, lsl #22
    7ce0:	blcs	22074 <__assert_fail@plt+0x1fcb4>
    7ce4:			; <UNDEFINED> instruction: 0xf7fad03b
    7ce8:	strmi	lr, [r0], ip, ror #21
    7cec:			; <UNDEFINED> instruction: 0xf7fa68e0
    7cf0:	strmi	lr, [r2], r8, ror #21
    7cf4:			; <UNDEFINED> instruction: 0xf7fa68a0
    7cf8:			; <UNDEFINED> instruction: 0xf8d4ea82
    7cfc:	strmi	r3, [r1], r8, lsr #2
    7d00:	ldrmi	fp, [r8], -r3, lsr #2
    7d04:	b	ff745cf4 <__assert_fail@plt+0xff743934>
    7d08:	eorsle	r2, r5, r1, lsl #16
    7d0c:	vnmlage.f64	d20, d11, d1
    7d10:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    7d14:	stm	r6, {r0, r1, r2}
    7d18:	andcs	r0, r0, r7
    7d1c:	blx	10c3d30 <__assert_fail@plt+0x10c1970>
    7d20:			; <UNDEFINED> instruction: 0x464a4653
    7d24:	ldrtmi	r4, [r8], -r1, asr #12
    7d28:			; <UNDEFINED> instruction: 0xf7fd9400
    7d2c:	blmi	ec66a0 <__assert_fail@plt+0xec42e0>
    7d30:	tstcs	r6, sl, lsr sl
    7d34:	andcs	r4, r4, fp, ror r4
    7d38:			; <UNDEFINED> instruction: 0x9600447a
    7d3c:	stc2l	0, cr15, [r4], #-12
    7d40:			; <UNDEFINED> instruction: 0xf7fb4638
    7d44:	andcs	pc, r1, r5, lsr #24
    7d48:	blmi	bda624 <__assert_fail@plt+0xbd8264>
    7d4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7d50:	blls	1ee1dc0 <__assert_fail@plt+0x1edfa00>
    7d54:	cmple	r2, sl, asr r0
    7d58:	pop	{r0, r2, r3, r4, r5, r6, ip, sp, pc}
    7d5c:	blmi	c6bd24 <__assert_fail@plt+0xc69964>
    7d60:	ldmdami	r1!, {r0, r1, r2, r5, r9, sp}
    7d64:			; <UNDEFINED> instruction: 0xf8582101
    7d68:	ldrbtmi	r3, [r8], #-3
    7d6c:			; <UNDEFINED> instruction: 0xf7fa681b
    7d70:			; <UNDEFINED> instruction: 0xf04fe92a
    7d74:			; <UNDEFINED> instruction: 0xe7e730ff
    7d78:	teqeq	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    7d7c:	rscsle	r2, r8, r0, lsl #16
    7d80:	b	fe7c5d70 <__assert_fail@plt+0xfe7c39b0>
    7d84:	vnmlsge.f64	d20, d11, d25
    7d88:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
    7d8c:	ldm	r3, {r0, r1, r7, r9, sl, lr}
    7d90:	blge	1647da4 <__assert_fail@plt+0x16459e4>
    7d94:	stm	r3, {r0, r1, r8, r9, ip, pc}
    7d98:	strtmi	r0, [r9], -r3
    7d9c:			; <UNDEFINED> instruction: 0xf7fa4630
    7da0:	bmi	902580 <__assert_fail@plt+0x9001c0>
    7da4:	ldrtmi	r9, [r0], -r3, lsl #22
    7da8:	orrcs	r4, r0, sl, ror r4
    7dac:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7db0:	svceq	0x0000f1bb
    7db4:			; <UNDEFINED> instruction: 0xf01bd01c
    7db8:	andsle	r0, r2, r1, lsl #30
    7dbc:			; <UNDEFINED> instruction: 0xf7fa4630
    7dc0:	blmi	742458 <__assert_fail@plt+0x740098>
    7dc4:	andcs	r4, r5, #28, 18	; 0x70000
    7dc8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7dcc:			; <UNDEFINED> instruction: 0xc000f8b3
    7dd0:	ldmdane	r0!, {r0, r2, r9, sl, lr}
    7dd4:			; <UNDEFINED> instruction: 0xf8263001
    7dd8:	bne	cf7df4 <__assert_fail@plt+0xcf5a34>
    7ddc:			; <UNDEFINED> instruction: 0xf7fa3380
    7de0:	ldmdbmi	r6, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    7de4:	ldrtmi	r2, [r0], -r0, lsl #5
    7de8:			; <UNDEFINED> instruction: 0xf7fa4479
    7dec:			; <UNDEFINED> instruction: 0xe794e9b2
    7df0:	addcs	r4, r0, #311296	; 0x4c000
    7df4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7df8:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7dfc:			; <UNDEFINED> instruction: 0xf7fae78d
    7e00:	svclt	0x0000e898
    7e04:	andeq	fp, r1, lr, asr #1
    7e08:	andeq	r0, r0, r4, lsl r2
    7e0c:	muleq	r1, ip, r0
    7e10:	andeq	r0, r0, r8, asr r2
    7e14:	andeq	r8, r0, r4, lsl r2
    7e18:	strdeq	r8, [r0], -ip
    7e1c:	andeq	r7, r0, r0, lsl sp
    7e20:	andeq	fp, r1, r4, lsl r0
    7e24:	andeq	r0, r0, ip, lsr #4
    7e28:	andeq	r6, r0, r6, lsr #20
    7e2c:			; <UNDEFINED> instruction: 0x000081b2
    7e30:	andeq	r8, r0, r0, ror #18
    7e34:	andeq	r6, r0, r4, asr #28
    7e38:	andeq	r7, r0, sl, asr r9
    7e3c:	andeq	r8, r0, r0, lsr r1
    7e40:	andeq	r8, r0, r6, lsr #2
    7e44:	svcmi	0x00f0e92d
    7e48:	bmi	dd9894 <__assert_fail@plt+0xdd74d4>
    7e4c:	blmi	df41c0 <__assert_fail@plt+0xdf1e00>
    7e50:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    7e54:	strmi	r4, [pc], -r8, lsl #12
    7e58:	ldrsbge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    7e5c:	mcrge	8, 0, r5, cr4, cr3, {6}
    7e60:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    7e64:			; <UNDEFINED> instruction: 0xf04f9359
    7e68:			; <UNDEFINED> instruction: 0xf7fa0300
    7e6c:			; <UNDEFINED> instruction: 0x4604e9f2
    7e70:			; <UNDEFINED> instruction: 0xf8d6e00a
    7e74:	ldrbmi	r5, [r9], -r8, asr #2
    7e78:	strls	r4, [r0, #-1600]	; 0xfffff9c0
    7e7c:	blx	11c5e78 <__assert_fail@plt+0x11c3ab8>
    7e80:			; <UNDEFINED> instruction: 0xf7fa4620
    7e84:			; <UNDEFINED> instruction: 0x4604e8dc
    7e88:			; <UNDEFINED> instruction: 0xf7fa4638
    7e8c:	strmi	lr, [r5], -r2, ror #19
    7e90:			; <UNDEFINED> instruction: 0xf7fa4638
    7e94:	stmdane	r9!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    7e98:	blne	259720 <__assert_fail@plt+0x257360>
    7e9c:	b	fc5e8c <__assert_fail@plt+0xfc3acc>
    7ea0:	eorsle	r2, sp, r0, lsl #16
    7ea4:	adcvc	pc, sl, #1325400064	; 0x4f000000
    7ea8:	ldrtmi	r2, [r0], -r0, lsl #2
    7eac:	stmdb	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7eb0:	ldrtmi	r4, [r2], -r0, lsr #22
    7eb4:			; <UNDEFINED> instruction: 0xf85a4620
    7eb8:			; <UNDEFINED> instruction: 0xf7fa1003
    7ebc:	stmdacs	r1, {r4, r6, r7, r8, fp, sp, lr, pc}
    7ec0:			; <UNDEFINED> instruction: 0xf8d6d121
    7ec4:	mvnslt	r0, r8, asr #2
    7ec8:	ldrdcc	pc, [ip, #-134]	; 0xffffff7a
    7ecc:			; <UNDEFINED> instruction: 0xf1b9b1db
    7ed0:	sbcsle	r0, r5, r0, lsl #30
    7ed4:	ldmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ed8:			; <UNDEFINED> instruction: 0xf8d64683
    7edc:			; <UNDEFINED> instruction: 0xf7fa014c
    7ee0:			; <UNDEFINED> instruction: 0xf8d8e82e
    7ee4:			; <UNDEFINED> instruction: 0x46025034
    7ee8:	stccs	6, cr4, [r0, #-44]	; 0xffffffd4
    7eec:			; <UNDEFINED> instruction: 0xf8d8d0c1
    7ef0:	stmdbcs	r0, {r4, r5, ip}
    7ef4:			; <UNDEFINED> instruction: 0x4640d1bd
    7ef8:	movwcs	lr, #10701	; 0x29cd
    7efc:	blx	16c5ef2 <__assert_fail@plt+0x16c3b32>
    7f00:	movwcs	lr, #10717	; 0x29dd
    7f04:			; <UNDEFINED> instruction: 0xf06fe7b5
    7f08:	bmi	2c7f64 <__assert_fail@plt+0x2c5ba4>
    7f0c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7f10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f14:	subsmi	r9, sl, r9, asr fp
    7f18:	subslt	sp, fp, r4, lsl #2
    7f1c:	svchi	0x00f0e8bd
    7f20:	ldrb	r2, [r2, r1]!
    7f24:	stmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f28:	andeq	sl, r1, lr, lsl #30
    7f2c:	andeq	r0, r0, r4, lsl r2
    7f30:	andeq	sl, r1, r0, lsl #30
    7f34:	andeq	r0, r0, r8, asr r2
    7f38:	andeq	sl, r1, r2, asr lr
    7f3c:	svcmi	0x00f0e92d
    7f40:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
    7f44:	ldrmi	r8, [pc], -r8, lsl #22
    7f48:	pkhtbmi	r4, r0, r2, asr #27
    7f4c:			; <UNDEFINED> instruction: 0xf44f4bd2
    7f50:	ldrbtmi	r7, [sp], #-682	; 0xfffffd56
    7f54:			; <UNDEFINED> instruction: 0xf2ad4ed1
    7f58:	tstcs	r0, r4, lsr sp
    7f5c:	stcge	8, cr5, [ip], {235}	; 0xeb
    7f60:	strtmi	r4, [r0], -pc, asr #27
    7f64:			; <UNDEFINED> instruction: 0xf8cd681b
    7f68:			; <UNDEFINED> instruction: 0xf04f342c
    7f6c:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    7f70:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f74:	strbmi	r4, [r0], -r3, lsr #12
    7f78:	andls	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    7f7c:	tstcs	r0, sl, lsr #12
    7f80:			; <UNDEFINED> instruction: 0xf7f9464a
    7f84:	stmdavs	r3!, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    7f88:			; <UNDEFINED> instruction: 0xf0002b00
    7f8c:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, r8, pc}
    7f90:			; <UNDEFINED> instruction: 0xf0002800
    7f94:			; <UNDEFINED> instruction: 0xf8d48179
    7f98:	blcs	14470 <__assert_fail@plt+0x120b0>
    7f9c:	cmnhi	r4, r0	; <UNPREDICTABLE>
    7fa0:	vmls.f64	d4, d24, d0
    7fa4:	ldrbtmi	r9, [fp], #-2576	; 0xfffff5f0
    7fa8:	bcc	fe4437d4 <__assert_fail@plt+0xfe441414>
    7fac:	stmdb	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fb0:	stmdavs	r0!, {r0, r1, r9, sl, lr}^
    7fb4:			; <UNDEFINED> instruction: 0xf7fa930a
    7fb8:	blmi	fef025d0 <__assert_fail@plt+0xfef00210>
    7fbc:	teqge	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    7fc0:	mcr	4, 0, r4, cr10, cr11, {3}
    7fc4:	blmi	fee5680c <__assert_fail@plt+0xfee5444c>
    7fc8:	bge	4437f4 <__assert_fail@plt+0x441434>
    7fcc:	movwls	r4, #38011	; 0x947b
    7fd0:	ldrbtmi	r4, [fp], #-2999	; 0xfffff449
    7fd4:	bcc	fe443804 <__assert_fail@plt+0xfe441444>
    7fd8:	ldrbmi	r9, [r0], -fp
    7fdc:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fe0:			; <UNDEFINED> instruction: 0x468346ba
    7fe4:	beq	443850 <__assert_fail@plt+0x441490>
    7fe8:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fec:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx4
    7ff0:			; <UNDEFINED> instruction: 0xf7fa0a10
    7ff4:	stmdane	r1!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    7ff8:	bl	fe859960 <__assert_fail@plt+0xfe8575a0>
    7ffc:			; <UNDEFINED> instruction: 0xf7fa010b
    8000:	andls	lr, r5, lr, lsl #19
    8004:			; <UNDEFINED> instruction: 0xf0002800
    8008:	stclge	0, cr8, [r1], #-752	; 0xfffffd10
    800c:	adcvc	pc, sl, #1325400064	; 0x4f000000
    8010:	strtmi	r2, [r0], -r0, lsl #2
    8014:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8018:	bne	443880 <__assert_fail@plt+0x4414c0>
    801c:	ldrbmi	r4, [r8], -r2, lsr #12
    8020:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8024:	strmi	r2, [r0], r1, lsl #16
    8028:	addhi	pc, r1, r0, asr #32
    802c:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
    8030:	adchi	pc, r0, r0
    8034:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8038:			; <UNDEFINED> instruction: 0xf8d49006
    803c:	stfvse	f3, [r6], #256	; 0x100
    8040:	svclt	0x00182e00
    8044:	movwls	r2, #19200	; 0x4b00
    8048:	tsthi	lr, r0	; <UNPREDICTABLE>
    804c:	teqeq	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    8050:			; <UNDEFINED> instruction: 0xf0002800
    8054:			; <UNDEFINED> instruction: 0xf7fa8119
    8058:			; <UNDEFINED> instruction: 0xee19e934
    805c:			; <UNDEFINED> instruction: 0xf8d41a90
    8060:			; <UNDEFINED> instruction: 0x4602313c
    8064:	ldrbmi	r9, [r0], -r7
    8068:	mcr2	7, 2, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    806c:	cmnle	ip, r0, lsl #16
    8070:	andls	r6, r3, r0, lsr #30
    8074:	rsbsle	r2, pc, r0, lsl #16
    8078:	stmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    807c:	beq	fe4438a4 <__assert_fail@plt+0xfe4414e4>
    8080:			; <UNDEFINED> instruction: 0xf8e0f7fd
    8084:	andls	r6, r3, r3, lsr #30
    8088:	bcs	fe4438f0 <__assert_fail@plt+0xfe441530>
    808c:	mrc	6, 0, r4, cr10, cr0, {2}
    8090:			; <UNDEFINED> instruction: 0xf7fa1a10
    8094:	stmdacs	r0, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    8098:	svcvs	0x0060d167
    809c:			; <UNDEFINED> instruction: 0xf7fab110
    80a0:	andls	lr, r3, lr, lsr #17
    80a4:			; <UNDEFINED> instruction: 0xf8df4630
    80a8:			; <UNDEFINED> instruction: 0xf7fa820c
    80ac:	svcge	0x00b6e8d2
    80b0:	ldrbtmi	r9, [r8], #1032	; 0x408
    80b4:	bmi	44391c <__assert_fail@plt+0x44155c>
    80b8:	ands	r4, pc, r5, lsl #12
    80bc:	adcvc	pc, sl, #1325400064	; 0x4f000000
    80c0:	ldrtmi	r2, [r8], -r0, lsl #2
    80c4:	stmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80c8:			; <UNDEFINED> instruction: 0x4621463a
    80cc:			; <UNDEFINED> instruction: 0xf7fa4628
    80d0:	stmdacs	r1, {r1, r2, r6, r7, fp, sp, lr, pc}
    80d4:	sbcshi	pc, r5, r0, asr #32
    80d8:	stmdacs	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr}
    80dc:	sbcshi	pc, r1, r0
    80e0:	stmia	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80e4:			; <UNDEFINED> instruction: 0x46416d7b
    80e8:	ldrbmi	r4, [r0], -r2, lsl #12
    80ec:	ldc2l	7, cr15, [lr, #1000]!	; 0x3e8
    80f0:	teqle	sl, r0, lsl #16
    80f4:			; <UNDEFINED> instruction: 0xf7f94628
    80f8:	strmi	lr, [r5], -r2, lsr #31
    80fc:			; <UNDEFINED> instruction: 0xf7fa4630
    8100:	strmi	lr, [r1], r8, lsr #17
    8104:			; <UNDEFINED> instruction: 0xf7fa4630
    8108:	bl	2825d0 <__assert_fail@plt+0x280210>
    810c:	strtmi	r0, [r8], -r0, lsl #2
    8110:			; <UNDEFINED> instruction: 0xf7fa1b49
    8114:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
    8118:			; <UNDEFINED> instruction: 0x4602d1d0
    811c:	strmi	r9, [r1], r4, lsl #18
    8120:	stcls	6, cr4, [r8], {80}	; 0x50
    8124:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    8128:	strmi	r2, [r0], r1, lsl #16
    812c:	bmi	18bc1e4 <__assert_fail@plt+0x18b9e24>
    8130:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
    8134:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8138:	strtcc	pc, [ip], #-2269	; 0xfffff723
    813c:			; <UNDEFINED> instruction: 0xf040405a
    8140:	strbmi	r8, [r0], -r6, lsr #1
    8144:	lfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    8148:	blhi	243444 <__assert_fail@plt+0x241084>
    814c:	svchi	0x00f0e8bd
    8150:	andcs	r4, r4, sl, asr r9
    8154:	blt	fe4439bc <__assert_fail@plt+0xfe4415fc>
    8158:	mrc	4, 0, r4, cr11, cr9, {3}
    815c:			; <UNDEFINED> instruction: 0xf003aa10
    8160:	cdp	8, 1, cr15, cr11, cr1, {3}
    8164:			; <UNDEFINED> instruction: 0xf7fb0a10
    8168:			; <UNDEFINED> instruction: 0x4658fa13
    816c:	svc	0x0066f7f9
    8170:	ldr	r4, [r7, -r3, lsl #13]!
    8174:	strb	r9, [r0, -r6]!
    8178:	vmla.f32	s18, s16, s6
    817c:			; <UNDEFINED> instruction: 0x46132a90
    8180:			; <UNDEFINED> instruction: 0xf04fe782
    8184:	ldrb	r0, [r2, r1, lsl #16]
    8188:	cfmadd32	mvax2, mvfx4, mvfx11, mvfx8
    818c:			; <UNDEFINED> instruction: 0xf003aa10
    8190:	ldmib	sp, {r0, r3, fp, ip, sp, lr, pc}^
    8194:	ldrbmi	r2, [r0], -sl, lsl #2
    8198:	strls	r9, [r0], #-2822	; 0xfffff4fa
    819c:			; <UNDEFINED> instruction: 0xf7fdadb6
    81a0:	blls	20622c <__assert_fail@plt+0x203e6c>
    81a4:	tstcs	r6, r6, asr #20
    81a8:	movwls	r2, #4
    81ac:	blmi	115939c <__assert_fail@plt+0x1156fdc>
    81b0:			; <UNDEFINED> instruction: 0xf003447b
    81b4:	svcvs	0x0027f909
    81b8:	strbmi	r4, [fp], -r3, asr #18
    81bc:	bcs	fe443a24 <__assert_fail@plt+0xfe441664>
    81c0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    81c4:			; <UNDEFINED> instruction: 0xf7fd9700
    81c8:	strtmi	pc, [r2], -r1, lsr #17
    81cc:	stmdbls	r3, {r4, r6, r9, sl, lr}
    81d0:			; <UNDEFINED> instruction: 0xffa4f7fc
    81d4:	stmdbls	r4, {r1, r6, r9, sl, lr}
    81d8:			; <UNDEFINED> instruction: 0xf7ff4650
    81dc:	ldmdbmi	fp!, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    81e0:	cdp	0, 1, cr2, cr10, cr2, {0}
    81e4:	ldrbtmi	sl, [r9], #-2704	; 0xfffff570
    81e8:	blt	fe443a10 <__assert_fail@plt+0xfe441650>
    81ec:			; <UNDEFINED> instruction: 0xfff6f002
    81f0:			; <UNDEFINED> instruction: 0x464a4b37
    81f4:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
    81f8:			; <UNDEFINED> instruction: 0xf8cd2106
    81fc:	ldrtmi	r9, [r0], r0
    8200:	blx	c4214 <__assert_fail@plt+0xc1e54>
    8204:			; <UNDEFINED> instruction: 0xf7fa4630
    8208:	cdp	8, 1, cr14, cr8, cr4, {1}
    820c:	vmovls	s10, r9
    8210:	and	r4, fp, r4, lsl #12
    8214:	ldrbmi	r2, [r3], -r0, lsl #4
    8218:	andcs	r2, r4, r6, lsl #2
    821c:	ldrmi	r9, [r6], -r0, lsl #14
    8220:			; <UNDEFINED> instruction: 0xf8d2f003
    8224:			; <UNDEFINED> instruction: 0xf7f94620
    8228:	strmi	lr, [r4], -sl, lsl #30
    822c:			; <UNDEFINED> instruction: 0xf7fa4640
    8230:			; <UNDEFINED> instruction: 0x4607e810
    8234:			; <UNDEFINED> instruction: 0xf7fa4640
    8238:	ldmdane	r9!, {r3, r4, r7, fp, sp, lr, pc}
    823c:	blne	259ac4 <__assert_fail@plt+0x257704>
    8240:	stmda	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8244:	addle	r2, r3, r0, lsl #16
    8248:	adcvc	pc, sl, #1325400064	; 0x4f000000
    824c:	strtmi	r2, [r8], -r0, lsl #2
    8250:	svc	0x009cf7f9
    8254:	strbmi	r4, [r9], -sl, lsr #12
    8258:			; <UNDEFINED> instruction: 0xf7fa4620
    825c:	stmdacs	r1, {fp, sp, lr, pc}
    8260:	smlabble	lr, r3, r6, r4
    8264:	cmnlt	r0, r8, ror #26
    8268:	stmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    826c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx7
    8270:	blls	27c9b8 <__assert_fail@plt+0x27a5f8>
    8274:			; <UNDEFINED> instruction: 0x46584632
    8278:	strls	r2, [r0], -r6, lsl #2
    827c:			; <UNDEFINED> instruction: 0xf9c4f003
    8280:			; <UNDEFINED> instruction: 0xf06fe7c8
    8284:	smmla	r2, r5, r8, r0
    8288:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    828c:			; <UNDEFINED> instruction: 0xf7f9e74f
    8290:	svclt	0x0000ee50
    8294:	andeq	sl, r1, lr, lsl #28
    8298:	andeq	r0, r0, r4, lsl r2
    829c:	andeq	r0, r0, r8, asr r2
    82a0:	strdeq	sl, [r1], -r2
    82a4:	andeq	r7, r0, r2, asr #21
    82a8:	andeq	r7, r0, ip, lsr #14
    82ac:	andeq	r6, r0, r0, asr #15
    82b0:	andeq	r7, r0, lr, lsl #31
    82b4:	andeq	r7, r0, sl, lsr #12
    82b8:	andeq	sl, r1, lr, lsr #24
    82bc:	andeq	r6, r0, r0, lsl #22
    82c0:			; <UNDEFINED> instruction: 0x000078bc
    82c4:	muleq	r0, r4, sp
    82c8:	andeq	r7, r0, sl, lsr #10
    82cc:	strdeq	r7, [r0], -r6
    82d0:	andeq	r7, r0, sl, asr sp
    82d4:	ldrshlt	fp, [r9], #80	; 0x50
    82d8:	stcge	15, cr4, [r2], {45}	; 0x2d
    82dc:	strmi	r4, [r6], -sp, lsr #22
    82e0:	vst3.16	{d20-d22}, [pc :256]
    82e4:	strmi	r7, [sp], -sl, lsr #5
    82e8:	ldmpl	fp!, {r5, r9, sl, lr}^
    82ec:	ldmdavs	fp, {r8, sp}
    82f0:			; <UNDEFINED> instruction: 0xf04f9357
    82f4:			; <UNDEFINED> instruction: 0xf7f90300
    82f8:	bmi	a04028 <__assert_fail@plt+0xa01c68>
    82fc:	mcrmi	6, 1, r4, cr7, cr0, {1}
    8300:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    8304:	ldmibpl	r2, {r8, sp}
    8308:	mcr	7, 0, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    830c:	blcs	224a0 <__assert_fail@plt+0x200e0>
    8310:	stmiavs	r0!, {r3, r4, r5, ip, lr, pc}
    8314:	eorsle	r2, r5, r0, lsl #16
    8318:	orrslt	r6, fp, #14876672	; 0xe30000
    831c:	ldrdcc	pc, [r0, #-132]	; 0xffffff7c
    8320:			; <UNDEFINED> instruction: 0xf7f9b383
    8324:	strmi	lr, [r7], -ip, ror #30
    8328:			; <UNDEFINED> instruction: 0xf7f968e0
    832c:	strmi	lr, [r6], -sl, asr #31
    8330:			; <UNDEFINED> instruction: 0xf0022000
    8334:	blmi	6c8018 <__assert_fail@plt+0x6c5c58>
    8338:	tstcs	r6, sl, lsl sl
    833c:	andcs	r4, r4, fp, ror r4
    8340:	smlsdxls	r0, sl, r4, r4
    8344:			; <UNDEFINED> instruction: 0xf960f003
    8348:	bmi	61afac <__assert_fail@plt+0x618bec>
    834c:	ldrbtmi	r2, [fp], #-262	; 0xfffffefa
    8350:	ldrbtmi	r2, [sl], #-4
    8354:			; <UNDEFINED> instruction: 0xf0039600
    8358:			; <UNDEFINED> instruction: 0xf8d4f837
    835c:	andcs	r1, r1, #64, 2
    8360:			; <UNDEFINED> instruction: 0xf7ff4628
    8364:	strmi	pc, [r4], -pc, ror #26
    8368:			; <UNDEFINED> instruction: 0xf7fb4628
    836c:	bmi	4467b8 <__assert_fail@plt+0x4443f8>
    8370:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    8374:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8378:	subsmi	r9, sl, r7, asr fp
    837c:	strtmi	sp, [r0], -r5, lsl #2
    8380:	ldcllt	0, cr11, [r0, #356]!	; 0x164
    8384:	ldrbtcc	pc, [pc], #79	; 838c <__assert_fail@plt+0x5fcc>	; <UNPREDICTABLE>
    8388:			; <UNDEFINED> instruction: 0xf7f9e7f1
    838c:	svclt	0x0000edd2
    8390:	andeq	sl, r1, r0, lsl #21
    8394:	andeq	r0, r0, r4, lsl r2
    8398:	andeq	sl, r1, lr, asr sl
    839c:	andeq	r0, r0, r8, asr r2
    83a0:	andeq	r6, r0, r0, ror #25
    83a4:	andeq	r6, r0, ip, ror r8
    83a8:	andeq	r6, r0, r2, lsr #26
    83ac:	strdeq	r7, [r0], -sl
    83b0:	andeq	sl, r1, lr, ror #19
    83b4:			; <UNDEFINED> instruction: 0xb091b5f0
    83b8:	stcge	14, cr4, [r1], {30}
    83bc:			; <UNDEFINED> instruction: 0x46054b1e
    83c0:	eorscs	r4, r8, #2113929216	; 0x7e000000
    83c4:	strtmi	r2, [r0], -r0, lsl #2
    83c8:	mrcmi	8, 0, r5, cr12, cr3, {7}
    83cc:	movwls	r6, #63515	; 0xf81b
    83d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    83d4:	mrc	7, 6, APSR_nzcv, cr10, cr9, {7}
    83d8:			; <UNDEFINED> instruction: 0x46284a19
    83dc:	blmi	659c68 <__assert_fail@plt+0x6578a8>
    83e0:	ldrbtmi	r4, [sl], #-3353	; 0xfffff2e7
    83e4:	ldrbtmi	r4, [lr], #-3097	; 0xfffff3e7
    83e8:	andvs	lr, r8, #3358720	; 0x334000
    83ec:	bmi	6195e0 <__assert_fail@plt+0x617220>
    83f0:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    83f4:	movwls	r9, #17154	; 0x4302
    83f8:	movwls	r4, #25722	; 0x647a
    83fc:	strls	r9, [r5], #-1283	; 0xfffffafd
    8400:	ldcmi	15, cr4, [r5, #-80]	; 0xffffffb0
    8404:	ldrbtmi	r4, [pc], #-3093	; 840c <__assert_fail@plt+0x604c>
    8408:	ldrbtmi	r4, [sp], #-2837	; 0xfffff4eb
    840c:	smlsdxls	r7, ip, r4, r4
    8410:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8414:	movwls	r5, #50186	; 0xc40a
    8418:	mcr2	7, 2, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    841c:	blmi	19ac68 <__assert_fail@plt+0x1988a8>
    8420:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8424:	blls	3e2494 <__assert_fail@plt+0x3e00d4>
    8428:	qaddle	r4, sl, r1
    842c:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    8430:	ldcl	7, cr15, [lr, #-996]!	; 0xfffffc1c
    8434:	andeq	sl, r1, r0, lsr #19
    8438:	andeq	r0, r0, r4, lsl r2
    843c:			; <UNDEFINED> instruction: 0xfffff40f
    8440:	andeq	r7, r0, r2, lsr #4
    8444:			; <UNDEFINED> instruction: 0xffffeec9
    8448:	andeq	r6, r0, ip, ror #16
    844c:	andeq	r6, r0, r2, ror r8
    8450:	andeq	r7, r0, ip, ror #22
    8454:	andeq	r6, r0, sl, lsl #3
    8458:			; <UNDEFINED> instruction: 0xffffe9db
    845c:	andeq	r7, r0, r8, lsl #4
    8460:			; <UNDEFINED> instruction: 0xfffff5bd
    8464:	andeq	sl, r1, r0, asr #18
    8468:	ldrbmi	lr, [r0, sp, lsr #18]!
    846c:			; <UNDEFINED> instruction: 0xf8d3461d
    8470:	strdlt	r3, [r2], r8
    8474:	strmi	r4, [sl], r4, lsl #12
    8478:			; <UNDEFINED> instruction: 0x46984617
    847c:	ldrmi	fp, [r8], -fp, lsr #2
    8480:	svc	0x001ef7f9
    8484:	ldrsbtcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    8488:			; <UNDEFINED> instruction: 0xf8df4680
    848c:			; <UNDEFINED> instruction: 0x4642905c
    8490:	ldrbtmi	r4, [r9], #1568	; 0x620
    8494:			; <UNDEFINED> instruction: 0xf7fa4649
    8498:	strmi	pc, [r6], -r9, lsr #24
    849c:	andcs	fp, r1, r8, lsl r1
    84a0:	pop	{r1, ip, sp, pc}
    84a4:			; <UNDEFINED> instruction: 0xf00287f0
    84a8:			; <UNDEFINED> instruction: 0x4639fe7d
    84ac:			; <UNDEFINED> instruction: 0x46204652
    84b0:	mrc2	7, 3, pc, cr8, cr12, {7}
    84b4:	ldrsbtvc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    84b8:	strbmi	r4, [r2], -r9, asr #12
    84bc:			; <UNDEFINED> instruction: 0x46204633
    84c0:			; <UNDEFINED> instruction: 0xf7fc9700
    84c4:			; <UNDEFINED> instruction: 0xf8d5ff23
    84c8:			; <UNDEFINED> instruction: 0xb1291140
    84cc:	strtmi	r2, [r0], -r1, lsl #4
    84d0:	ldc2	7, cr15, [r8], #1020	; 0x3fc
    84d4:	mvnle	r2, r1, lsl #16
    84d8:			; <UNDEFINED> instruction: 0xf7fb4620
    84dc:	andcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    84e0:	pop	{r1, ip, sp, pc}
    84e4:	svclt	0x000087f0
    84e8:	andeq	r7, r0, sl, lsl r3
    84ec:	ldrsbtgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    84f0:	adcvc	pc, sl, #1325400064	; 0x4f000000
    84f4:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
    84f8:	ldrshlt	r4, [r8], #76	; 0x4c
    84fc:	stcge	6, cr4, [r2], {5}
    8500:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8504:	tstcs	r0, lr, lsl #12
    8508:	ldmdavs	fp, {r5, r9, sl, lr}
    850c:			; <UNDEFINED> instruction: 0xf04f9357
    8510:			; <UNDEFINED> instruction: 0xf7f90300
    8514:	bmi	5c3e0c <__assert_fail@plt+0x5c1a4c>
    8518:	ldcmi	6, cr4, [r6, #-160]	; 0xffffff60
    851c:			; <UNDEFINED> instruction: 0x4623447a
    8520:	ldmdbpl	r2, {r8, sp}^
    8524:	ldcl	7, cr15, [r2], #996	; 0x3e4
    8528:			; <UNDEFINED> instruction: 0xb1bb6863
    852c:			; <UNDEFINED> instruction: 0xb1a868a0
    8530:	mcr	7, 3, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    8534:	stmdavs	r0!, {r0, ip, pc}^
    8538:	mcr	7, 6, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    853c:	strtmi	r9, [r3], -r1, lsl #18
    8540:	ldrtmi	r4, [r0], -r2, lsl #12
    8544:			; <UNDEFINED> instruction: 0xff90f7ff
    8548:	blmi	21ad7c <__assert_fail@plt+0x2189bc>
    854c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8550:	blls	15e25c0 <__assert_fail@plt+0x15e0200>
    8554:	qaddle	r4, sl, r4
    8558:	ldcllt	0, cr11, [r0, #-352]!	; 0xfffffea0
    855c:	rscscc	pc, pc, pc, asr #32
    8560:			; <UNDEFINED> instruction: 0xf7f9e7f2
    8564:	svclt	0x0000ece6
    8568:	andeq	sl, r1, r8, ror #16
    856c:	andeq	r0, r0, r4, lsl r2
    8570:	andeq	sl, r1, r4, asr #16
    8574:	andeq	r0, r0, r8, asr r2
    8578:	andeq	sl, r1, r4, lsl r8
    857c:	svcmi	0x00f0e92d
    8580:	cfstr32vc	mvfx15, [sp, #-692]!	; 0xfffffd4c
    8584:	stcge	13, cr4, [r1], {55}	; 0x37
    8588:			; <UNDEFINED> instruction: 0x46804b37
    858c:	mrcmi	4, 1, r4, cr7, cr13, {3}
    8590:	adcvc	pc, sl, #1325400064	; 0x4f000000
    8594:	stmiapl	fp!, {r0, r1, r2, r3, r9, sl, lr}^
    8598:	ldfmis	f2, [r5, #-0]
    859c:	ldmdavs	fp, {r5, r9, sl, lr}
    85a0:			; <UNDEFINED> instruction: 0xf04f93ab
    85a4:			; <UNDEFINED> instruction: 0xf7f90300
    85a8:	ldrbtmi	lr, [sp], #-3570	; 0xfffff20e
    85ac:	strbmi	r4, [r0], -r3, lsr #12
    85b0:			; <UNDEFINED> instruction: 0xf8552100
    85b4:	strtmi	sl, [sl], -r6
    85b8:			; <UNDEFINED> instruction: 0xf7f94652
    85bc:	stmdavs	r3!, {r3, r5, r7, sl, fp, sp, lr, pc}^
    85c0:	suble	r2, sl, r0, lsl #22
    85c4:	stmdacs	r0, {r5, r7, fp, sp, lr}
    85c8:			; <UNDEFINED> instruction: 0xf8d4d047
    85cc:	blcs	14854 <__assert_fail@plt+0x12494>
    85d0:			; <UNDEFINED> instruction: 0xf7f9d043
    85d4:	ldclge	14, cr14, [r6, #-80]	; 0xffffffb0
    85d8:	stmdavs	r0!, {r0, r7, r9, sl, lr}^
    85dc:	mrc	7, 3, APSR_nzcv, cr0, cr9, {7}
    85e0:	ldrdvs	pc, [r0], r4	; <UNPREDICTABLE>
    85e4:	ldrtmi	r4, [r0], -r0, lsl #13
    85e8:	mrc	7, 1, APSR_nzcv, cr2, cr9, {7}
    85ec:	ands	r4, r8, r4, lsl #12
    85f0:	adcvc	pc, sl, #1325400064	; 0x4f000000
    85f4:	strtmi	r2, [r8], -r0, lsl #2
    85f8:	stcl	7, cr15, [r8, #996]	; 0x3e4
    85fc:	ldrbmi	r4, [r1], -sl, lsr #12
    8600:			; <UNDEFINED> instruction: 0xf7f94620
    8604:	stmdacs	r1, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    8608:			; <UNDEFINED> instruction: 0x462bd11b
    860c:	strbmi	r4, [r9], -r2, asr #12
    8610:			; <UNDEFINED> instruction: 0xf7ff4638
    8614:	stmdacs	r1, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    8618:			; <UNDEFINED> instruction: 0x4620d113
    861c:	stc	7, cr15, [lr, #-996]	; 0xfffffc1c
    8620:	ldrtmi	r4, [r0], -r4, lsl #12
    8624:	mrc	7, 0, APSR_nzcv, cr4, cr9, {7}
    8628:	ldrtmi	r4, [r0], -r3, lsl #13
    862c:	mrc	7, 4, APSR_nzcv, cr12, cr9, {7}
    8630:	tsteq	r0, fp, lsl #22
    8634:	blne	259ebc <__assert_fail@plt+0x257afc>
    8638:	mrc	7, 3, APSR_nzcv, cr0, cr9, {7}
    863c:	bicsle	r2, r7, r0, lsl #16
    8640:	bmi	31064c <__assert_fail@plt+0x30e28c>
    8644:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    8648:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    864c:	subsmi	r9, sl, fp, lsr #23
    8650:			; <UNDEFINED> instruction: 0xf50dd106
    8654:	pop	{r0, r2, r3, r5, r8, sl, fp, ip, sp, lr}
    8658:			; <UNDEFINED> instruction: 0xf04f8ff0
    865c:	udf	#783	; 0x30f
    8660:	stcl	7, cr15, [r6], #-996	; 0xfffffc1c
    8664:	ldrdeq	sl, [r1], -r4
    8668:	andeq	r0, r0, r4, lsl r2
    866c:	andeq	r0, r0, r8, asr r2
    8670:			; <UNDEFINED> instruction: 0x0001a7b6
    8674:	andeq	sl, r1, sl, lsl r7
    8678:	blcs	aa98c <__assert_fail@plt+0xa85cc>
    867c:	blcs	2bc6c4 <__assert_fail@plt+0x2ba304>
    8680:	stmvs	r2, {r0, r2, r3, r8, ip, lr, pc}
    8684:	ldmdblt	sl, {r0, r1, fp, pc}
    8688:	stmdblt	sl, {r1, r6, r7, fp, sp, lr}
    868c:	orrslt	r6, r2, r2, lsl #18
    8690:	bcs	fffe6ea0 <__assert_fail@plt+0xfffe4ae0>
    8694:			; <UNDEFINED> instruction: 0xf043d00b
    8698:	andhi	r0, r3, r2, lsl #6
    869c:			; <UNDEFINED> instruction: 0x47704770
    86a0:	stmdahi	r3, {r1, r7, fp, sp, lr}
    86a4:			; <UNDEFINED> instruction: 0xf002b152
    86a8:	bcs	ff809270 <__assert_fail@plt+0xff806eb0>
    86ac:			; <UNDEFINED> instruction: 0xf043d1f3
    86b0:	andhi	r0, r3, sl, lsl #6
    86b4:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    86b8:	mvnle	r2, r0, lsl #20
    86bc:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    86c0:	ldrbmi	r8, [r0, -r3]!
    86c4:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    86c8:	strmi	fp, [r5], -r4, lsl #3
    86cc:			; <UNDEFINED> instruction: 0xf7f9e009
    86d0:	stmdavs	r3, {r2, r8, sl, fp, sp, lr, pc}
    86d4:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    86d8:	strle	r0, [r4], #-1179	; 0xfffffb65
    86dc:	svcmi	0x0001f815
    86e0:	stfcsd	f3, [pc], #-144	; 8658 <__assert_fail@plt+0x6298>
    86e4:			; <UNDEFINED> instruction: 0xf04fd1f3
    86e8:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    86ec:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    86f0:	mvnsmi	lr, #737280	; 0xb4000
    86f4:	mrrcmi	0, 11, fp, sl, cr11
    86f8:	ldclmi	15, cr10, [sl, #-100]	; 0xffffff9c
    86fc:	ldrbtmi	r2, [ip], #-896	; 0xfffffc80
    8700:	cfldrdmi	mvd9, [r9], {-0}
    8704:	tstls	r2, sp, ror r4
    8708:	andls	r4, r1, r9, lsl #13
    870c:	stmdbpl	ip!, {r1, r2, r4, r9, sl, lr}
    8710:			; <UNDEFINED> instruction: 0x46194638
    8714:	stmdavs	r4!, {r0, r9, sp}
    8718:			; <UNDEFINED> instruction: 0xf04f9439
    871c:			; <UNDEFINED> instruction: 0xf7f90400
    8720:			; <UNDEFINED> instruction: 0xf8dfee44
    8724:	ldrbtmi	r8, [r8], #328	; 0x148
    8728:	ldmdacs	lr!, {r0, fp, ip, sp}^
    872c:	ldmdbmi	r0, {r0, r3, r4, r6, fp, ip, lr, pc}^
    8730:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8734:	ldcl	7, cr15, [lr, #996]	; 0x3e4
    8738:	stmdacs	r0, {r2, r9, sl, lr}
    873c:	stcge	0, cr13, [r5, #-424]	; 0xfffffe58
    8740:	cmpcs	r0, r2, lsl #12
    8744:			; <UNDEFINED> instruction: 0xf7f94628
    8748:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    874c:	tstcs	sl, r7, ror r0
    8750:			; <UNDEFINED> instruction: 0xf7f94628
    8754:	smlattlt	r8, r6, ip, lr
    8758:	andvc	r2, r3, r0, lsl #6
    875c:			; <UNDEFINED> instruction: 0xf7f94620
    8760:	andcs	lr, r0, #5760	; 0x1680
    8764:	strtmi	sl, [r8], -r4, lsl #18
    8768:	bl	1746754 <__assert_fail@plt+0x1744394>
    876c:	blne	14eef84 <__assert_fail@plt+0x14ecbc4>
    8770:			; <UNDEFINED> instruction: 0xf383fab3
    8774:	ldmdbeq	fp, {r1, r4, fp, ip, sp, lr}^
    8778:	svclt	0x00182a00
    877c:	strmi	r2, [r4], -r1, lsl #6
    8780:	teqle	fp, r0, lsl #22
    8784:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    8788:	movwcc	r3, #15105	; 0x3b01
    878c:	andcs	sp, r0, ip, lsl #16
    8790:	bmi	e20868 <__assert_fail@plt+0xe1e4a8>
    8794:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    8798:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    879c:	subsmi	r9, sl, r9, lsr fp
    87a0:	eorslt	sp, fp, ip, asr r1
    87a4:	mvnshi	lr, #12386304	; 0xbd0000
    87a8:	stcl	7, cr15, [r6], {249}	; 0xf9
    87ac:	stmdacs	r2!, {fp, sp, lr}
    87b0:	blmi	c7cf6c <__assert_fail@plt+0xc7abac>
    87b4:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    87b8:			; <UNDEFINED> instruction: 0xf7f9682c
    87bc:	bmi	c03924 <__assert_fail@plt+0xc01564>
    87c0:	tstcs	r1, fp, lsr r6
    87c4:	andls	r4, r0, sl, ror r4
    87c8:			; <UNDEFINED> instruction: 0xf7f94620
    87cc:	bmi	b43c1c <__assert_fail@plt+0xb4185c>
    87d0:	stmdavs	r8!, {r0, r1, r3, r4, r5, r9, sl, lr}
    87d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    87d8:	stc	7, cr15, [sl, #-996]	; 0xfffffc1c
    87dc:	rscscc	pc, pc, pc, asr #32
    87e0:	blmi	982744 <__assert_fail@plt+0x980384>
    87e4:	stmdami	r7!, {r1, r2, r5, r9, sp}
    87e8:			; <UNDEFINED> instruction: 0xf8582101
    87ec:	ldrbtmi	r3, [r8], #-3
    87f0:			; <UNDEFINED> instruction: 0xf7f9681b
    87f4:			; <UNDEFINED> instruction: 0xf04febe8
    87f8:			; <UNDEFINED> instruction: 0xe7ca30ff
    87fc:			; <UNDEFINED> instruction: 0x462b481e
    8800:	tstcs	r1, r1, lsr #20
    8804:	andpl	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    8808:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    880c:			; <UNDEFINED> instruction: 0xf7f99700
    8810:			; <UNDEFINED> instruction: 0xe7dcecf0
    8814:			; <UNDEFINED> instruction: 0xf8584b18
    8818:	ldmdavs	ip, {r0, r1, ip, sp}
    881c:	stc	7, cr15, [ip], {249}	; 0xf9
    8820:			; <UNDEFINED> instruction: 0xf7f96800
    8824:	ldrtmi	lr, [fp], -r4, lsr #24
    8828:	strmi	r2, [r2], -r1, lsl #2
    882c:	bmi	5ed034 <__assert_fail@plt+0x5eac74>
    8830:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    8834:	ldcl	7, cr15, [ip], {249}	; 0xf9
    8838:	rscscc	pc, pc, pc, asr #32
    883c:	stmdami	lr, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    8840:	bmi	4da174 <__assert_fail@plt+0x4d7db4>
    8844:			; <UNDEFINED> instruction: 0xf8582101
    8848:	ldrbtmi	r5, [sl], #-0
    884c:	strls	r6, [r0, -r8, lsr #16]
    8850:	stcl	7, cr15, [lr], {249}	; 0xf9
    8854:			; <UNDEFINED> instruction: 0xf7f94620
    8858:	sbfx	lr, lr, #25, #25
    885c:	bl	1a46848 <__assert_fail@plt+0x1a44488>
    8860:	andeq	r7, r0, sl, ror r8
    8864:	andeq	sl, r1, ip, asr r6
    8868:	andeq	r0, r0, r4, lsl r2
    886c:	andeq	sl, r1, sl, lsr r6
    8870:	andeq	r6, r0, r2, asr r3
    8874:	andeq	sl, r1, sl, asr #11
    8878:	andeq	r0, r0, ip, lsr #4
    887c:	andeq	r7, r0, ip, asr r8
    8880:	andeq	r7, r0, sl, asr r8
    8884:	andeq	r7, r0, r2, lsr #15
    8888:	strdeq	r7, [r0], -r0
    888c:	andeq	r7, r0, r6, lsl #15
    8890:	andeq	r7, r0, lr, ror r7
    8894:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    8898:	stmdble	ip, {r0, r2, r8, r9, fp, sp}
    889c:	msreq	SPSR_c, #160, 2	; 0x28
    88a0:	stmdble	r6, {r0, r2, r8, r9, fp, sp}
    88a4:	sbclt	r3, r3, #48, 16	; 0x300000
    88a8:	svclt	0x00882b09
    88ac:	rscscc	pc, pc, pc, asr #32
    88b0:	ldmdacc	r7, {r4, r5, r6, r8, r9, sl, lr}^
    88b4:	ldmdacc	r7!, {r4, r5, r6, r8, r9, sl, lr}
    88b8:	svclt	0x00004770
    88bc:			; <UNDEFINED> instruction: 0x4606b570
    88c0:	addlt	r4, r2, r9, lsl r8
    88c4:	ldrbtmi	r4, [r8], #-2841	; 0xfffff4e7
    88c8:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    88cc:			; <UNDEFINED> instruction: 0xf04f9301
    88d0:			; <UNDEFINED> instruction: 0xb3210300
    88d4:	strmi	r7, [ip], -fp, lsl #16
    88d8:	strbtmi	fp, [r9], -fp, lsl #6
    88dc:			; <UNDEFINED> instruction: 0xf7f94620
    88e0:	blls	43370 <__assert_fail@plt+0x40fb0>
    88e4:	svclt	0x00182b00
    88e8:	strmi	r4, [r5], -r3, lsr #5
    88ec:	ldmdavc	fp, {r0, r1, r2, r4, ip, lr, pc}
    88f0:			; <UNDEFINED> instruction: 0xf100b9ab
    88f4:	blcc	594fc <__assert_fail@plt+0x5713c>
    88f8:	stmdale	fp, {r0, r1, r8, r9, ip, sp}
    88fc:	eorsvs	r2, r5, r0
    8900:	blmi	29b134 <__assert_fail@plt+0x298d74>
    8904:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8908:	blls	62978 <__assert_fail@plt+0x605b8>
    890c:	qaddle	r4, sl, r9
    8910:	ldcllt	0, cr11, [r0, #-8]!
    8914:	ldc	7, cr15, [r0], {249}	; 0xf9
    8918:	blcs	8a292c <__assert_fail@plt+0x8a056c>
    891c:			; <UNDEFINED> instruction: 0xf04fd1ee
    8920:			; <UNDEFINED> instruction: 0xe7ed30ff
    8924:	bl	146910 <__assert_fail@plt+0x144550>
    8928:	muleq	r1, sl, r4
    892c:	andeq	r0, r0, r4, lsl r2
    8930:	andeq	sl, r1, ip, asr r4
    8934:	subsmi	fp, r8, #12288	; 0x3000
    8938:			; <UNDEFINED> instruction: 0xd1074398
    893c:	subseq	fp, fp, r3, lsr #2
    8940:	andeq	pc, r1, r0, lsl #2
    8944:			; <UNDEFINED> instruction: 0x4770d1fb
    8948:			; <UNDEFINED> instruction: 0x47704618
    894c:	rscscc	pc, pc, pc, asr #32
    8950:	svclt	0x00004770
    8954:			; <UNDEFINED> instruction: 0x4606b570
    8958:	addlt	r4, r2, r8, lsl r8
    895c:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    8960:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    8964:			; <UNDEFINED> instruction: 0xf04f9301
    8968:	movwlt	r0, #37632	; 0x9300
    896c:	strmi	r7, [ip], -fp, lsl #16
    8970:			; <UNDEFINED> instruction: 0x4669b1f3
    8974:			; <UNDEFINED> instruction: 0xf7f94620
    8978:	blls	43888 <__assert_fail@plt+0x414c8>
    897c:	svclt	0x00182b00
    8980:	strmi	r4, [r5], -r3, lsr #5
    8984:	ldmdavc	fp, {r2, r4, ip, lr, pc}
    8988:	mcrrne	9, 9, fp, r3, cr3	; <UNPREDICTABLE>
    898c:	andcs	sp, r0, fp
    8990:	bmi	320a6c <__assert_fail@plt+0x31e6ac>
    8994:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    8998:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    899c:	subsmi	r9, sl, r1, lsl #22
    89a0:	andlt	sp, r2, r9, lsl #2
    89a4:			; <UNDEFINED> instruction: 0xf7f9bd70
    89a8:	stmdavs	r3, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
    89ac:	mvnle	r2, r2, lsr #22
    89b0:	rscscc	pc, pc, pc, asr #32
    89b4:			; <UNDEFINED> instruction: 0xf7f9e7ed
    89b8:	svclt	0x0000eabc
    89bc:	andeq	sl, r1, r2, lsl #8
    89c0:	andeq	r0, r0, r4, lsl r2
    89c4:	andeq	sl, r1, sl, asr #7
    89c8:	mvnsmi	lr, sp, lsr #18
    89cc:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    89d0:	strmi	r8, [r0], r2, lsl #22
    89d4:			; <UNDEFINED> instruction: 0x460d4a55
    89d8:			; <UNDEFINED> instruction: 0x46084b55
    89dc:			; <UNDEFINED> instruction: 0x212e447a
    89e0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    89e4:	movwls	r6, #6171	; 0x181b
    89e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    89ec:	bl	fe6469d8 <__assert_fail@plt+0xfe644618>
    89f0:	subsle	r2, fp, r0, lsl #16
    89f4:	strtmi	r4, [r8], -r9, ror #12
    89f8:	bl	ffbc69e4 <__assert_fail@plt+0xffbc4624>
    89fc:	bleq	ff0444d8 <__assert_fail@plt+0xff042118>
    8a00:	blhi	10444c8 <__assert_fail@plt+0x1042108>
    8a04:	blx	4445d0 <__assert_fail@plt+0x442210>
    8a08:	cdpls	4, 0, cr13, cr0, cr1, {2}
    8a0c:	svclt	0x001842ae
    8a10:	eorsle	r2, ip, r0, lsl #28
    8a14:	blvc	1044098 <__assert_fail@plt+0x1041cd8>
    8a18:	bleq	12044f0 <__assert_fail@plt+0x1202130>
    8a1c:	blx	4445e8 <__assert_fail@plt+0x442228>
    8a20:			; <UNDEFINED> instruction: 0xf7f9d15a
    8a24:	stmdavs	r3, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    8a28:	eorsle	r2, r0, r2, lsr #22
    8a2c:	eorsvs	r2, fp, r1, lsl #6
    8a30:	ldcl	8, cr7, [pc, #204]	; 8b04 <__assert_fail@plt+0x6744>
    8a34:	blcs	27330 <__assert_fail@plt+0x24f70>
    8a38:	ldmdbmi	lr!, {r5, r6, ip, lr, pc}
    8a3c:	ldrtmi	r2, [r0], -r0, lsl #6
    8a40:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
    8a44:	b	fe6c6a30 <__assert_fail@plt+0xfe6c4670>
    8a48:	subsle	r2, lr, r0, lsl #16
    8a4c:			; <UNDEFINED> instruction: 0x4630493a
    8a50:			; <UNDEFINED> instruction: 0xf7f94479
    8a54:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    8a58:	ldmdbmi	r8!, {r0, r1, r2, r4, r6, ip, lr, pc}
    8a5c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8a60:	b	fe346a4c <__assert_fail@plt+0xfe34468c>
    8a64:	subsle	r2, r0, r0, lsl #16
    8a68:			; <UNDEFINED> instruction: 0x46304935
    8a6c:			; <UNDEFINED> instruction: 0xf7f94479
    8a70:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
    8a74:	ldmdbmi	r3!, {r0, r2, r4, r5, ip, lr, pc}
    8a78:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8a7c:	b	1fc6a68 <__assert_fail@plt+0x1fc46a8>
    8a80:	ldmdbmi	r1!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    8a84:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8a88:	b	1e46a74 <__assert_fail@plt+0x1e446b4>
    8a8c:			; <UNDEFINED> instruction: 0xf04fb348
    8a90:	bmi	b94e94 <__assert_fail@plt+0xb92ad4>
    8a94:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    8a98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a9c:	subsmi	r9, sl, r1, lsl #22
    8aa0:	andlt	sp, r2, r8, lsr r1
    8aa4:	blhi	c3da0 <__assert_fail@plt+0xc19e0>
    8aa8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8aac:	strbtmi	r4, [r9], -r2, lsl #12
    8ab0:			; <UNDEFINED> instruction: 0xf7f94628
    8ab4:	vmlals.f64	d14, d0, d20
    8ab8:	svclt	0x00182e00
    8abc:	strmi	r4, [r4], -lr, lsr #5
    8ac0:	mcrrne	0, 14, sp, r3, cr5
    8ac4:			; <UNDEFINED> instruction: 0xf7f9d104
    8ac8:	stmdavs	r3, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    8acc:	sbcsle	r2, lr, r2, lsr #22
    8ad0:	bmi	fe4442f4 <__assert_fail@plt+0xfe441f34>
    8ad4:	blhi	1a045bc <__assert_fail@plt+0x1a021fc>
    8ad8:	eorsvs	r2, fp, r1, lsl #6
    8adc:	blcs	26bb0 <__assert_fail@plt+0x247f0>
    8ae0:	nrm<illegal precision>p	f5, #3.0
    8ae4:	vcvt.f64.s32	d7, s16
    8ae8:	vcmp.f64	d6, d23
    8aec:	vsqrt.f64	d22, d8
    8af0:	svclt	0x005cfa10
    8af4:	bvc	4421c <__assert_fail@plt+0x41e5c>
    8af8:	strble	r2, [sl]
    8afc:	cdp	0, 1, cr2, cr7, cr0, {0}
    8b00:	movwcc	r3, #6800	; 0x1a90
    8b04:	andcc	pc, r0, r8, asr #17
    8b08:	ldc	7, cr14, [pc, #780]	; 8e1c <__assert_fail@plt+0x6a5c>
    8b0c:	vmul.f64	d7, d8, d5
    8b10:	strb	r8, [r6, r7, lsl #22]!
    8b14:	b	346b00 <__assert_fail@plt+0x344740>
    8b18:	andeq	r0, r0, r0
    8b1c:	svcvc	0x00f00000	; IMB
    8b20:	andeq	r0, r0, r0
    8b24:	addmi	r4, pc, r0
    8b28:			; <UNDEFINED> instruction: 0xffffffff
    8b2c:	andeq	sl, r1, r4, lsl #7
    8b30:	andeq	r0, r0, r4, lsl r2
    8b34:	andeq	r7, r0, sl, ror #11
    8b38:	strdeq	r7, [r0], -r4
    8b3c:	andeq	r7, r0, sl, ror #11
    8b40:	andeq	r7, r0, ip, lsr #19
    8b44:	ldrdeq	r7, [r0], -r6
    8b48:	ldrdeq	r7, [r0], -r2
    8b4c:	andeq	sl, r1, sl, asr #5
    8b50:			; <UNDEFINED> instruction: 0x4605b5f0
    8b54:	addlt	r4, r3, sl, lsl r8
    8b58:	ldrbtmi	r4, [r8], #-2842	; 0xfffff4e6
    8b5c:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    8b60:			; <UNDEFINED> instruction: 0xf04f9301
    8b64:	teqlt	r1, #0, 6
    8b68:	strmi	r7, [ip], -fp, lsl #16
    8b6c:			; <UNDEFINED> instruction: 0x4669b31b
    8b70:			; <UNDEFINED> instruction: 0xf7f94620
    8b74:	blls	437f4 <__assert_fail@plt+0x41434>
    8b78:	svclt	0x00182b00
    8b7c:	strmi	r4, [r6], -r3, lsr #5
    8b80:	andsle	r4, r8, pc, lsl #12
    8b84:	ldmiblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    8b88:	svclt	0x00081c4b
    8b8c:	svccc	0x00fff1b0
    8b90:	andcs	sp, r0, ip
    8b94:	strvs	lr, [r0, -r5, asr #19]
    8b98:	blmi	29b3cc <__assert_fail@plt+0x29900c>
    8b9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8ba0:	blls	62c10 <__assert_fail@plt+0x60850>
    8ba4:	qaddle	r4, sl, r9
    8ba8:	ldcllt	0, cr11, [r0, #12]!
    8bac:	b	ff146b98 <__assert_fail@plt+0xff1447d8>
    8bb0:	blcs	8a2bc4 <__assert_fail@plt+0x8a0804>
    8bb4:			; <UNDEFINED> instruction: 0xf04fd1ed
    8bb8:			; <UNDEFINED> instruction: 0xe7ed30ff
    8bbc:	ldmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8bc0:	andeq	sl, r1, r6, lsl #4
    8bc4:	andeq	r0, r0, r4, lsl r2
    8bc8:	andeq	sl, r1, r4, asr #3
    8bcc:	svclt	0x0000e6c2
    8bd0:			; <UNDEFINED> instruction: 0x4605b530
    8bd4:	addlt	r4, r3, r8, lsl r8
    8bd8:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    8bdc:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    8be0:			; <UNDEFINED> instruction: 0xf04f9301
    8be4:	movwlt	r0, #37632	; 0x9300
    8be8:	strmi	r7, [ip], -fp, lsl #16
    8bec:			; <UNDEFINED> instruction: 0x4669b1f3
    8bf0:			; <UNDEFINED> instruction: 0xf7f94620
    8bf4:	bls	4360c <__assert_fail@plt+0x4124c>
    8bf8:	svccc	0x0080f5b0
    8bfc:	movwcs	fp, #3892	; 0xf34
    8c00:	bcs	1180c <__assert_fail@plt+0xf44c>
    8c04:	adcmi	fp, r2, #24, 30	; 0x60
    8c08:	ldmdavc	r2, {r4, ip, lr, pc}
    8c0c:	svclt	0x00182a00
    8c10:	ldmdblt	fp, {r0, r8, r9, sp}^
    8c14:	stmdbmi	sl, {r3, r5, pc}
    8c18:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
    8c1c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8c20:	subsmi	r9, r1, r1, lsl #20
    8c24:	ldrmi	sp, [r8], -r5, lsl #2
    8c28:	ldclt	0, cr11, [r0, #-12]!
    8c2c:	mvnscc	pc, #79	; 0x4f
    8c30:			; <UNDEFINED> instruction: 0xf7f9e7f1
    8c34:	svclt	0x0000e97e
    8c38:	andeq	sl, r1, r6, lsl #3
    8c3c:	andeq	r0, r0, r4, lsl r2
    8c40:	andeq	sl, r1, r6, asr #2
    8c44:			; <UNDEFINED> instruction: 0x4605b530
    8c48:	addlt	r4, r3, r7, lsl r8
    8c4c:	ldrbtmi	r4, [r8], #-2839	; 0xfffff4e9
    8c50:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    8c54:			; <UNDEFINED> instruction: 0xf04f9301
    8c58:	movwlt	r0, #4864	; 0x1300
    8c5c:	strmi	r7, [ip], -fp, lsl #16
    8c60:	strbtmi	fp, [r9], -fp, ror #3
    8c64:			; <UNDEFINED> instruction: 0xf7f94620
    8c68:	bls	43598 <__assert_fail@plt+0x411d8>
    8c6c:	svclt	0x009428ff
    8c70:	movwcs	r2, #4864	; 0x1300
    8c74:	svclt	0x00182a00
    8c78:	andsle	r4, r0, r2, lsr #5
    8c7c:	bcs	26ccc <__assert_fail@plt+0x2490c>
    8c80:	movwcs	fp, #7960	; 0x1f18
    8c84:	eorvc	fp, r8, fp, asr r9
    8c88:	bmi	21b0b4 <__assert_fail@plt+0x218cf4>
    8c8c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    8c90:	bls	62cdc <__assert_fail@plt+0x6091c>
    8c94:	qaddle	r4, r1, r5
    8c98:	andlt	r4, r3, r8, lsl r6
    8c9c:			; <UNDEFINED> instruction: 0xf04fbd30
    8ca0:	udf	#4927	; 0x133f
    8ca4:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8ca8:	andeq	sl, r1, r2, lsl r1
    8cac:	andeq	r0, r0, r4, lsl r2
    8cb0:	ldrdeq	sl, [r1], -r4
    8cb4:	svcmi	0x00f0e92d
    8cb8:	bmi	8da704 <__assert_fail@plt+0x8d8344>
    8cbc:	blmi	8f4ed0 <__assert_fail@plt+0x8f2b10>
    8cc0:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    8cc4:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    8cc8:	movwls	r6, #6171	; 0x181b
    8ccc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8cd0:	b	cc6cbc <__assert_fail@plt+0xcc48fc>
    8cd4:	andvs	r2, r3, r0, lsl #6
    8cd8:	stmdavc	r3!, {r2, r7, r8, r9, ip, sp, pc}
    8cdc:			; <UNDEFINED> instruction: 0x464ab373
    8ce0:	strbtmi	r4, [r9], -r0, lsl #13
    8ce4:			; <UNDEFINED> instruction: 0xf7f94620
    8ce8:	bls	432f0 <__assert_fail@plt+0x40f30>
    8cec:	svclt	0x00182a00
    8cf0:	strmi	r4, [r3], -r2, lsr #5
    8cf4:	ldmdavc	r2, {r1, r5, ip, lr, pc}
    8cf8:			; <UNDEFINED> instruction: 0xf04fbb02
    8cfc:	stmne	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    8d00:	andmi	pc, r0, #111	; 0x6f
    8d04:	streq	lr, [r2, -r1, asr #22]
    8d08:	blcc	4e4c <__assert_fail@plt+0x2a8c>
    8d0c:			; <UNDEFINED> instruction: 0xf06f45bb
    8d10:	svclt	0x00080a02
    8d14:	movwle	r4, #54706	; 0xd5b2
    8d18:	stmib	r5, {sp}^
    8d1c:	bmi	315124 <__assert_fail@plt+0x312d64>
    8d20:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    8d24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d28:	subsmi	r9, sl, r1, lsl #22
    8d2c:	andlt	sp, r3, r9, lsl #2
    8d30:	svchi	0x00f0e8bd
    8d34:	ldrdcs	pc, [r0], -r8
    8d38:	mvnle	r2, r2, lsr #20
    8d3c:	rscscc	pc, pc, pc, asr #32
    8d40:			; <UNDEFINED> instruction: 0xf7f9e7ed
    8d44:	svclt	0x0000e8f6
    8d48:	muleq	r1, lr, r0
    8d4c:	andeq	r0, r0, r4, lsl r2
    8d50:	andeq	sl, r1, lr, lsr r0
    8d54:			; <UNDEFINED> instruction: 0x4616b5f0
    8d58:	addlt	r4, r3, ip, lsl sl
    8d5c:			; <UNDEFINED> instruction: 0x46074b1c
    8d60:			; <UNDEFINED> instruction: 0x460c447a
    8d64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d68:			; <UNDEFINED> instruction: 0xf04f9301
    8d6c:			; <UNDEFINED> instruction: 0xf7f90300
    8d70:	movwcs	lr, #2532	; 0x9e4
    8d74:	tstlt	ip, #3
    8d78:	movwlt	r7, #47139	; 0xb823
    8d7c:			; <UNDEFINED> instruction: 0x46054632
    8d80:	strtmi	r4, [r0], -r9, ror #12
    8d84:	stmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d88:	bcs	2f590 <__assert_fail@plt+0x2d1d0>
    8d8c:	adcmi	fp, r2, #24, 30	; 0x60
    8d90:	andsle	r4, r5, r3, lsl #12
    8d94:	ldmiblt	sl, {r1, r4, fp, ip, sp, lr}
    8d98:	andmi	pc, r0, #0, 2
    8d9c:	andcc	r3, r3, #4096	; 0x1000
    8da0:	andcs	sp, r0, fp, lsl #16
    8da4:	bmi	2e0e98 <__assert_fail@plt+0x2dead8>
    8da8:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    8dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8db0:	subsmi	r9, sl, r1, lsl #22
    8db4:	andlt	sp, r3, r7, lsl #2
    8db8:	stmdavs	sl!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8dbc:	mvnsle	r2, r2, lsr #20
    8dc0:	rscscc	pc, pc, pc, asr #32
    8dc4:			; <UNDEFINED> instruction: 0xf7f9e7ef
    8dc8:	svclt	0x0000e8b4
    8dcc:	andeq	sl, r1, r0
    8dd0:	andeq	r0, r0, r4, lsl r2
    8dd4:			; <UNDEFINED> instruction: 0x00019fb6
    8dd8:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    8ddc:	ldrbtmi	r4, [ip], #2833	; 0xb11
    8de0:	addlt	fp, r4, r0, lsl r5
    8de4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8de8:	strbtmi	r4, [r8], -r4, lsl #12
    8dec:	movwls	r6, #14363	; 0x381b
    8df0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8df4:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    8df8:	ldmib	sp, {r3, r5, r8, fp, ip, sp, pc}^
    8dfc:	blt	491a04 <__assert_fail@plt+0x48f644>
    8e00:	rsbvs	fp, r2, fp, lsl sl
    8e04:	bmi	220e98 <__assert_fail@plt+0x21ead8>
    8e08:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    8e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8e10:	subsmi	r9, sl, r3, lsl #22
    8e14:	andlt	sp, r4, r1, lsl #2
    8e18:			; <UNDEFINED> instruction: 0xf7f9bd10
    8e1c:	svclt	0x0000e88a
    8e20:	andeq	r9, r1, r2, lsl #31
    8e24:	andeq	r0, r0, r4, lsl r2
    8e28:	andeq	r9, r1, r6, asr pc
    8e2c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    8e30:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    8e34:	addlt	fp, r2, r0, lsl r5
    8e38:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8e3c:	strbtmi	r4, [r8], -r4, lsl #12
    8e40:	movwls	r6, #6171	; 0x181b
    8e44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e48:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    8e4c:	blls	37294 <__assert_fail@plt+0x34ed4>
    8e50:	eorvs	fp, r3, fp, lsl sl
    8e54:	blmi	19b678 <__assert_fail@plt+0x1992b8>
    8e58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e5c:	blls	62ecc <__assert_fail@plt+0x60b0c>
    8e60:	qaddle	r4, sl, r1
    8e64:	ldclt	0, cr11, [r0, #-8]
    8e68:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e6c:	andeq	r9, r1, lr, lsr #30
    8e70:	andeq	r0, r0, r4, lsl r2
    8e74:	andeq	r9, r1, r8, lsl #30
    8e78:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    8e7c:	ldrbtmi	r4, [ip], #2832	; 0xb10
    8e80:	addlt	fp, r2, r0, lsl r5
    8e84:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8e88:			; <UNDEFINED> instruction: 0xf10d4604
    8e8c:	ldmdavs	fp, {r1}
    8e90:			; <UNDEFINED> instruction: 0xf04f9301
    8e94:			; <UNDEFINED> instruction: 0xf7ff0300
    8e98:	ldmdblt	r8, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    8e9c:			; <UNDEFINED> instruction: 0x3002f8bd
    8ea0:	eorhi	fp, r3, fp, asr sl
    8ea4:	blmi	19b6c8 <__assert_fail@plt+0x199308>
    8ea8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8eac:	blls	62f1c <__assert_fail@plt+0x60b5c>
    8eb0:	qaddle	r4, sl, r1
    8eb4:	ldclt	0, cr11, [r0, #-8]
    8eb8:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ebc:	andeq	r9, r1, r2, ror #29
    8ec0:	andeq	r0, r0, r4, lsl r2
    8ec4:			; <UNDEFINED> instruction: 0x00019eb8
    8ec8:	blmi	89b754 <__assert_fail@plt+0x899394>
    8ecc:	push	{r1, r3, r4, r5, r6, sl, lr}
    8ed0:	strdlt	r4, [r6], r0
    8ed4:	svcge	0x000258d3
    8ed8:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    8edc:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    8ee0:			; <UNDEFINED> instruction: 0xf04f9305
    8ee4:	strmi	r0, [ip], -r0, lsl #6
    8ee8:	andscs	r2, r0, #0, 12
    8eec:	strtmi	r4, [r0], -r1, asr #12
    8ef0:	stmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ef4:	svccc	0x0080f5b0
    8ef8:	bls	7d750 <__assert_fail@plt+0x7b390>
    8efc:	andsle	r4, r1, r2, lsr #5
    8f00:	blt	10e6f4c <__assert_fail@plt+0x10e4b8c>
    8f04:	blcc	c6fa8 <__assert_fail@plt+0xc4be8>
    8f08:			; <UNDEFINED> instruction: 0xf1a6b1c9
    8f0c:	blx	fecc9b20 <__assert_fail@plt+0xfecc7760>
    8f10:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    8f14:	svclt	0x0018293a
    8f18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8f1c:	mrrcne	9, 1, fp, r4, cr3	; <UNPREDICTABLE>
    8f20:	strb	r3, [r2, r1, lsl #12]!
    8f24:	rscscc	pc, pc, pc, asr #32
    8f28:	blmi	29b75c <__assert_fail@plt+0x29939c>
    8f2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f30:	blls	162fa0 <__assert_fail@plt+0x160be0>
    8f34:	qaddle	r4, sl, r8
    8f38:	pop	{r1, r2, ip, sp, pc}
    8f3c:	ldmib	sp, {r4, r5, r6, r7, r8, pc}^
    8f40:	andcs	r2, r1, r2, lsl #6
    8f44:	movwcs	lr, #2501	; 0x9c5
    8f48:			; <UNDEFINED> instruction: 0xf7f8e7ee
    8f4c:	svclt	0x0000eff2
    8f50:	muleq	r1, r4, lr
    8f54:	andeq	r0, r0, r4, lsl r2
    8f58:	andeq	r9, r1, r4, lsr lr
    8f5c:	ldmdacs	sl, {r1, fp, ip, sp}
    8f60:	blmi	fef78 <__assert_fail@plt+0xfcbb8>
    8f64:			; <UNDEFINED> instruction: 0xf853447b
    8f68:	ldrbmi	r0, [r0, -r0, lsr #32]!
    8f6c:	ldrbmi	r2, [r0, -r0]!
    8f70:	strdeq	r7, [r0], -r0
    8f74:			; <UNDEFINED> instruction: 0x460eb5f0
    8f78:	addlt	r4, r3, r8, ror #24
    8f7c:	tstcs	r0, r8, ror #22
    8f80:			; <UNDEFINED> instruction: 0x4615447c
    8f84:	addvc	pc, r4, #1325400064	; 0x4f000000
    8f88:	strmi	r5, [r4], -r3, ror #17
    8f8c:	movwls	r6, #6171	; 0x181b
    8f90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8f94:	ldm	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f98:	ldrtmi	r4, [r0], -r2, ror #18
    8f9c:			; <UNDEFINED> instruction: 0xf7f84479
    8fa0:	bllt	844c80 <__assert_fail@plt+0x8428c0>
    8fa4:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    8fa8:	rsbsle	r2, sp, ip, lsl #22
    8fac:	rschi	fp, r5, r8, lsr #5
    8fb0:			; <UNDEFINED> instruction: 0xffd4f7ff
    8fb4:	rscsvc	pc, lr, #82837504	; 0x4f00000
    8fb8:	stclne	0, cr8, [r3, #648]	; 0x288
    8fbc:	eoreq	lr, r0, r0, lsr sl
    8fc0:	ldrmi	fp, [r8], -r8, lsr #30
    8fc4:	sbcne	r8, r0, r3, lsr #16
    8fc8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8fcc:	eorhi	r8, r3, r0, rrx
    8fd0:			; <UNDEFINED> instruction: 0xf7ff4620
    8fd4:	andcs	pc, r0, r1, asr fp	; <UNPREDICTABLE>
    8fd8:	blmi	145b92c <__assert_fail@plt+0x145956c>
    8fdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8fe0:	blls	63050 <__assert_fail@plt+0x60c90>
    8fe4:			; <UNDEFINED> instruction: 0xf040405a
    8fe8:	mullt	r3, r6, r0
    8fec:	stmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    8ff0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    8ff4:	svc	0x000af7f8
    8ff8:			; <UNDEFINED> instruction: 0xf025b950
    8ffc:	blcs	309c44 <__assert_fail@plt+0x307884>
    9000:	andcs	sp, r0, #82	; 0x52
    9004:	mvnsvc	pc, #82837504	; 0x4f00000
    9008:	rsbhi	r8, r2, r5, ror #1
    900c:	ldrb	r8, [pc, r3, lsr #1]
    9010:	ldrtmi	r4, [r0], -r7, asr #18
    9014:			; <UNDEFINED> instruction: 0xf7f84479
    9018:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    901c:	ldccs	0, cr13, [r1, #-948]	; 0xfffffc4c
    9020:	teqcs	sl, r5, asr #32
    9024:			; <UNDEFINED> instruction: 0xf7f94630
    9028:			; <UNDEFINED> instruction: 0x4607e87c
    902c:	mulcs	sl, r0, r1
    9030:	svclt	0x00182d00
    9034:	rschi	r4, r0, r5, lsl #5
    9038:			; <UNDEFINED> instruction: 0xf104d136
    903c:	ldrtmi	r0, [r1], -r8, lsl #4
    9040:	svc	0x0040f7f8
    9044:	stcle	8, cr2, [pc, #-0]	; 904c <__assert_fail@plt+0x6c8c>
    9048:			; <UNDEFINED> instruction: 0xf64f2210
    904c:	strdhi	r7, [r2], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    9050:	ldr	r8, [sp, r3, lsr #1]!
    9054:	eorsle	r2, pc, ip, lsl sp	; <UNPREDICTABLE>
    9058:	rschi	r2, r3, r2, lsl #6
    905c:	movweq	pc, #8245	; 0x2035	; <UNPREDICTABLE>
    9060:	strbtmi	sp, [pc], -r2, lsr #2
    9064:	ldrtmi	r2, [r9], -r0, lsl #4
    9068:			; <UNDEFINED> instruction: 0xf7f94630
    906c:	stclne	8, cr14, [r5, #288]!	; 0x120
    9070:	ldmdale	r9, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
    9074:	adcsmi	r9, r2, #0, 20
    9078:	rsbvc	sp, r8, r6, lsl r0
    907c:	ldmdavc	r3, {r0, r3, r5, r6, sl, fp, ip}
    9080:	blcc	bb5d14 <__assert_fail@plt+0xbb3954>
    9084:	streq	pc, [sl, #-421]	; 0xfffffe5b
    9088:	movwcs	fp, #7960	; 0x1f18
    908c:	svclt	0x000842ac
    9090:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9094:	mrrcne	9, 4, fp, r6, cr3	; <UNPREDICTABLE>
    9098:	andcs	r4, r0, #13631488	; 0xd00000
    909c:			; <UNDEFINED> instruction: 0x46304639
    90a0:	stmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90a4:	stmible	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}^
    90a8:	rscscc	pc, pc, pc, asr #32
    90ac:			; <UNDEFINED> instruction: 0xf104e794
    90b0:	ldrtmi	r0, [r2], -r8
    90b4:	orrvc	pc, r0, pc, asr #8
    90b8:			; <UNDEFINED> instruction: 0xff7cf001
    90bc:	blle	ffcd30c4 <__assert_fail@plt+0xffcd0d04>
    90c0:	rschi	fp, r5, r0, lsl #5
    90c4:	sbceq	r8, r0, r0, rrx
    90c8:	str	r8, [r1, r0, lsr #1]
    90cc:			; <UNDEFINED> instruction: 0xf64f2204
    90d0:	strdhi	r7, [r2], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    90d4:	ldrb	r8, [fp, -r3, lsr #1]!
    90d8:	andeq	pc, r8, #4, 2
    90dc:			; <UNDEFINED> instruction: 0x46284631
    90e0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    90e4:			; <UNDEFINED> instruction: 0xf00280e5
    90e8:	stmdacs	r0, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    90ec:			; <UNDEFINED> instruction: 0x4621dddc
    90f0:	andscs	r2, r4, #4
    90f4:	ldrtmi	r8, [fp], -r0, rrx
    90f8:	svccs	0x0004f821
    90fc:	blcs	104110c <__assert_fail@plt+0x103ed4c>
    9100:	svcge	0x0066f43f
    9104:	svccs	0x0004f851
    9108:	blt	495d14 <__assert_fail@plt+0x493954>
    910c:	ldrble	r0, [r6, #1490]!	; 0x5d2
    9110:	mlshi	r3, fp, r0, r0
    9114:			; <UNDEFINED> instruction: 0xf7f8e75c
    9118:	svclt	0x0000ef0c
    911c:	andeq	r9, r1, r0, ror #27
    9120:	andeq	r0, r0, r4, lsl r2
    9124:	andeq	r7, r0, r4, asr #1
    9128:	andeq	r9, r1, r4, lsl #27
    912c:	andeq	r7, r0, r6, ror r0
    9130:	andeq	r7, r0, r8, asr r0
    9134:	andcs	fp, r0, #240, 10	; 0x3c000000
    9138:	sbclt	r4, r5, r8, lsl ip
    913c:			; <UNDEFINED> instruction: 0x46064b18
    9140:			; <UNDEFINED> instruction: 0x460d447c
    9144:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    9148:			; <UNDEFINED> instruction: 0xf04f9343
    914c:			; <UNDEFINED> instruction: 0xf7ff0300
    9150:	strmi	pc, [r4], -r1, lsl #24
    9154:	bmi	4f769c <__assert_fail@plt+0x4f52dc>
    9158:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    915c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9160:	subsmi	r9, sl, r3, asr #22
    9164:			; <UNDEFINED> instruction: 0x4620d117
    9168:	ldcllt	0, cr11, [r0, #276]!	; 0x114
    916c:	strtmi	sl, [r9], -r1, lsl #30
    9170:	ldrtmi	r2, [r8], -r2, lsl #4
    9174:	mrc2	7, 7, pc, cr14, cr15, {7}
    9178:	stmdblt	r8, {r2, r9, sl, lr}^
    917c:	blcs	ab570 <__assert_fail@plt+0xa91b0>
    9180:	ldmvs	r8!, {r1, r2, r8, ip, lr, pc}
    9184:	blx	ff5c718a <__assert_fail@plt+0xff5c4dca>
    9188:	blle	53190 <__assert_fail@plt+0x50dd0>
    918c:			; <UNDEFINED> instruction: 0xe7e26030
    9190:	ldrbtcc	pc, [pc], #79	; 9198 <__assert_fail@plt+0x6dd8>	; <UNPREDICTABLE>
    9194:			; <UNDEFINED> instruction: 0xf7f8e7df
    9198:	svclt	0x0000eecc
    919c:	andeq	r9, r1, r0, lsr #24
    91a0:	andeq	r0, r0, r4, lsl r2
    91a4:	andeq	r9, r1, r6, lsl #24
    91a8:	addlt	fp, r4, r0, ror r5
    91ac:	strmi	r4, [r4], -fp, lsr #22
    91b0:	strmi	r9, [r8], -r1, lsl #4
    91b4:	strmi	r4, [lr], -sl, lsr #20
    91b8:	ldrbtmi	r2, [sl], #-303	; 0xfffffed1
    91bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    91c0:			; <UNDEFINED> instruction: 0xf04f9303
    91c4:			; <UNDEFINED> instruction: 0xf7f80300
    91c8:	bls	85080 <__assert_fail@plt+0x82cc0>
    91cc:	movwcs	fp, #872	; 0x368
    91d0:	andvc	r4, r3, r5, lsl #12
    91d4:			; <UNDEFINED> instruction: 0x46204631
    91d8:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    91dc:	eorvc	r2, fp, pc, lsr #6
    91e0:	cmplt	r0, r6, lsl #12
    91e4:	blmi	75ba68 <__assert_fail@plt+0x7596a8>
    91e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    91ec:	blls	e325c <__assert_fail@plt+0xe0e9c>
    91f0:	teqle	r1, sl, asr r0
    91f4:	andlt	r4, r4, r0, lsr r6
    91f8:	stmiahi	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    91fc:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    9200:			; <UNDEFINED> instruction: 0x3004f9b4
    9204:	strmi	r3, [r6], -r2, lsl #6
    9208:	stclne	0, cr13, [r9], #-140	; 0xffffff74
    920c:			; <UNDEFINED> instruction: 0xf7ffa802
    9210:	ldmiblt	r0!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    9214:	adcsmi	r9, r0, #131072	; 0x20000
    9218:	andlt	sp, r0, #1769472	; 0x1b0000
    921c:	stmdahi	r2!, {r0, r8, r9, sp}
    9220:	adchi	r2, r0, r0, lsl #12
    9224:	eorhi	r4, r3, r3, lsl r3
    9228:			; <UNDEFINED> instruction: 0x4631e7dc
    922c:			; <UNDEFINED> instruction: 0xf7ff4620
    9230:	strmi	pc, [r6], -r1, lsr #29
    9234:	bicsle	r2, r5, r0, lsl #16
    9238:			; <UNDEFINED> instruction: 0xf7ff88e0
    923c:			; <UNDEFINED> instruction: 0xf9b4fe8f
    9240:	movwcc	r3, #8196	; 0x2004
    9244:	andlt	sp, r0, #2
    9248:			; <UNDEFINED> instruction: 0xe7e84633
    924c:			; <UNDEFINED> instruction: 0x46334630
    9250:			; <UNDEFINED> instruction: 0xf04fe7e5
    9254:			; <UNDEFINED> instruction: 0xe7c536ff
    9258:	mcr	7, 3, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    925c:	andeq	r0, r0, r4, lsl r2
    9260:	andeq	r9, r1, r6, lsr #23
    9264:	andeq	r9, r1, r8, ror fp
    9268:			; <UNDEFINED> instruction: 0x460cb570
    926c:	blcc	147344 <__assert_fail@plt+0x144f84>
    9270:	blcs	397e90 <__assert_fail@plt+0x395ad0>
    9274:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9278:	ldmdaeq	r6!, {r0, r1, ip, sp, lr, pc}
    927c:	stmdaeq	r8, {r0, r1, r2, r3, r5, fp}
    9280:	stmdaeq	r4!, {r3, fp}
    9284:	stmdaeq	r8, {r3, fp}
    9288:			; <UNDEFINED> instruction: 0xf04f000b
    928c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    9290:	tstcs	r0, #-2147483646	; 0x80000002
    9294:	subhi	r8, r3, r1, asr #1
    9298:	stmdavs	r5!, {r1, r2, r5, fp, sp, lr}^
    929c:	stmiavs	r3!, {r0, r5, r7, fp, sp, lr}^
    92a0:	sbcvs	r6, r5, r6, lsl #1
    92a4:	cmpvs	r3, r1, lsl #2
    92a8:	stmiahi	r3, {r1, r4, r8, ip, sp, pc}^
    92ac:			; <UNDEFINED> instruction: 0xd1214293
    92b0:			; <UNDEFINED> instruction: 0xf64f2100
    92b4:	strdhi	r7, [r1], -pc	; <UNPREDICTABLE>
    92b8:			; <UNDEFINED> instruction: 0xf7ff8083
    92bc:			; <UNDEFINED> instruction: 0x4608f9dd
    92c0:	tstcs	r4, r0, ror sp
    92c4:	sbchi	r2, r1, sl, lsl #6
    92c8:	stmdavs	r3!, {r0, r1, r6, pc}^
    92cc:	sbcvs	r6, r3, r1, lsr #16
    92d0:	stmdbhi	r3!, {r0, r7, sp, lr}
    92d4:	strb	r8, [r7, r3, lsl #4]!
    92d8:	strcs	r2, [r2], #-772	; 0xfffffcfc
    92dc:	sbchi	r8, r4, r3, asr #32
    92e0:	addvs	r6, r3, fp, asr #16
    92e4:	movwcs	lr, #10208	; 0x27e0
    92e8:	subhi	r2, r3, ip, lsl #8
    92ec:	stmhi	fp, {r2, r6, r7, pc}
    92f0:	ldrb	r8, [r9, r3, lsl #2]
    92f4:	andeq	pc, r1, pc, rrx
    92f8:	svclt	0x0000bd70
    92fc:	sbclt	fp, r4, r0, ror r5
    9300:	stcge	14, cr4, [r1, #-84]	; 0xffffffac
    9304:			; <UNDEFINED> instruction: 0x46014b15
    9308:			; <UNDEFINED> instruction: 0x4604447e
    930c:	strtmi	r2, [r8], -r2, lsl #4
    9310:	mrcmi	8, 0, r5, cr3, cr3, {7}
    9314:	movtls	r6, #14363	; 0x381b
    9318:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    931c:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    9320:	ldmdblt	r0, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9324:	blmi	35bb68 <__assert_fail@plt+0x3597a8>
    9328:	stmiavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    932c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9330:	subsmi	r9, sl, r3, asr #22
    9334:	sublt	sp, r4, sp, lsl #2
    9338:	stmdami	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    933c:	bmi	2dabd0 <__assert_fail@plt+0x2d8810>
    9340:	ldmdapl	r0!, {r0, r8, sp}
    9344:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    9348:	svc	0x0052f7f8
    934c:			; <UNDEFINED> instruction: 0xf7f82001
    9350:			; <UNDEFINED> instruction: 0xf7f8eeca
    9354:	svclt	0x0000edee
    9358:	andeq	r9, r1, r8, asr sl
    935c:	andeq	r0, r0, r4, lsl r2
    9360:	andeq	r9, r1, r0, asr #20
    9364:	andeq	r9, r1, r8, lsr sl
    9368:	andeq	r0, r0, ip, lsr #4
    936c:	andeq	r6, r0, ip, lsr #26
    9370:	eorscs	fp, r0, #8, 10	; 0x2000000
    9374:	tstcs	r1, r6, lsl #22
    9378:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
    937c:	ldmdbpl	fp, {r1, r2, fp, lr}
    9380:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    9384:	mrc	7, 0, APSR_nzcv, cr14, cr8, {7}
    9388:	rscscc	pc, pc, pc, asr #32
    938c:	mcr	7, 5, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    9390:	andeq	r9, r1, r6, ror #19
    9394:	andeq	r0, r0, ip, lsr #4
    9398:	andeq	r6, r0, r4, lsr #26
    939c:	tstcs	r1, r8, lsl #24
    93a0:	ldrbtmi	r4, [ip], #-3336	; 0xfffff2f8
    93a4:	strlt	r4, [r8, #-2568]	; 0xfffff5f8
    93a8:	strtmi	r4, [r0], -r3, lsl #12
    93ac:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    93b0:			; <UNDEFINED> instruction: 0xf7f86800
    93b4:			; <UNDEFINED> instruction: 0xf04fef1e
    93b8:			; <UNDEFINED> instruction: 0xf7f830ff
    93bc:	svclt	0x0000ee94
    93c0:			; <UNDEFINED> instruction: 0x000199be
    93c4:	andeq	r0, r0, ip, lsr #4
    93c8:	andeq	r6, r0, sl, lsr #26
    93cc:	strmi	r4, [fp], -r8, lsl #24
    93d0:	tstcs	r1, r8, lsl #26
    93d4:	bmi	21a5cc <__assert_fail@plt+0x21820c>
    93d8:	addlt	fp, r3, r0, lsl #10
    93dc:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
    93e0:	stmdavs	r0!, {ip, pc}
    93e4:	svc	0x0004f7f8
    93e8:	rscscc	pc, pc, pc, asr #32
    93ec:	mrc	7, 3, APSR_nzcv, cr10, cr8, {7}
    93f0:	andeq	r9, r1, ip, lsl #19
    93f4:	andeq	r0, r0, ip, lsr #4
    93f8:	andeq	r6, r0, lr, lsl sp
    93fc:	strmi	r4, [r3], -r9, lsl #24
    9400:	strmi	r4, [lr], -r9, lsl #26
    9404:	bmi	25a5fc <__assert_fail@plt+0x25823c>
    9408:	strtmi	fp, [r0], -r0, lsl #10
    940c:	addlt	r5, r3, r0, ror #18
    9410:	tstcs	r1, sl, ror r4
    9414:	stmdavs	r0, {r9, sl, ip, pc}
    9418:	mcr	7, 7, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    941c:	rscscc	pc, pc, pc, asr #32
    9420:	mcr	7, 3, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    9424:	andeq	r9, r1, ip, asr r9
    9428:	andeq	r0, r0, ip, lsr #4
    942c:	andeq	r6, r0, r0, lsl sp
    9430:	strmi	r4, [r3], -r9, lsl #24
    9434:	strmi	r4, [lr], -r9, lsl #26
    9438:	bmi	25a630 <__assert_fail@plt+0x258270>
    943c:	strtmi	fp, [r0], -r0, lsl #10
    9440:	addlt	r5, r3, r0, ror #18
    9444:	tstcs	r1, sl, ror r4
    9448:	stmdavs	r0, {r9, sl, ip, pc}
    944c:	mrc	7, 6, APSR_nzcv, cr0, cr8, {7}
    9450:	rscscc	pc, pc, pc, asr #32
    9454:	mcr	7, 2, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9458:	andeq	r9, r1, r8, lsr #18
    945c:	andeq	r0, r0, ip, lsr #4
    9460:	andeq	r6, r0, r0, lsl sp
    9464:			; <UNDEFINED> instruction: 0x4603b538
    9468:	tstcs	r1, r6, lsl #24
    946c:	ldrbtmi	r4, [ip], #-3334	; 0xfffff2fa
    9470:	strtmi	r4, [r0], -r6, lsl #20
    9474:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    9478:			; <UNDEFINED> instruction: 0xf7f86800
    947c:			; <UNDEFINED> instruction: 0xf04feeba
    9480:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    9484:	strdeq	r9, [r1], -r2
    9488:	andeq	r0, r0, ip, lsr #4
    948c:	andeq	r6, r0, r6, lsl sp
    9490:			; <UNDEFINED> instruction: 0x4604b510
    9494:	mrc	7, 1, APSR_nzcv, cr8, cr8, {7}
    9498:	stmdale	r6, {r0, r1, r2, r3, fp, sp}
    949c:			; <UNDEFINED> instruction: 0xb1237823
    94a0:	pop	{r5, r9, sl, lr}
    94a4:			; <UNDEFINED> instruction: 0xf7ff4010
    94a8:			; <UNDEFINED> instruction: 0xf04fb90d
    94ac:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    94b0:	tstlt	fp, r3, lsl #16
    94b4:	stmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94b8:	rscscc	pc, pc, pc, asr #32
    94bc:	svclt	0x00004770
    94c0:			; <UNDEFINED> instruction: 0x4606b570
    94c4:	strmi	r4, [sp], -r8, lsl #12
    94c8:			; <UNDEFINED> instruction: 0xffe2f7ff
    94cc:	tstlt	r8, r4, lsl #12
    94d0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    94d4:	ldrtmi	r4, [r0], -r9, lsr #12
    94d8:			; <UNDEFINED> instruction: 0xf7f82210
    94dc:	strtmi	lr, [r0], -r4, ror #28
    94e0:	svclt	0x0000bd70
    94e4:			; <UNDEFINED> instruction: 0x4604b538
    94e8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    94ec:	stfned	f3, [ip, #-260]	; 0xfffffefc
    94f0:			; <UNDEFINED> instruction: 0xf7ff4620
    94f4:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    94f8:	strtmi	fp, [r0], -ip, lsl #30
    94fc:	ldclt	0, cr2, [r8, #-0]
    9500:	strtmi	r4, [r3], -r7, lsl #26
    9504:	tstcs	r1, r7, lsl #20
    9508:	ldrbtmi	r5, [sl], #-2368	; 0xfffff6c0
    950c:			; <UNDEFINED> instruction: 0xf7f86800
    9510:			; <UNDEFINED> instruction: 0x4620ee70
    9514:	blx	fed45522 <__assert_fail@plt+0xfed43162>
    9518:	strb	r4, [r9, r4, lsl #12]!
    951c:	andeq	r9, r1, r6, ror r8
    9520:	andeq	r0, r0, ip, lsr #4
    9524:	muleq	r0, lr, ip
    9528:	cmnlt	sl, r2, lsl #16
    952c:	stmdblt	fp!, {r0, r1, r3, fp, ip, sp, lr}
    9530:			; <UNDEFINED> instruction: 0xf811e006
    9534:			; <UNDEFINED> instruction: 0xf8103f01
    9538:	tstlt	fp, r1, lsl #30
    953c:	smlalsle	r4, r8, sl, r2
    9540:	svclt	0x00181e10
    9544:	ldrbmi	r2, [r0, -r1]!
    9548:	ldrbmi	r2, [r0, -r1]!
    954c:	ldrshne	fp, [r4, #-88]	; 0xffffffa8
    9550:	streq	pc, [r8, -r0, lsl #2]
    9554:	ldreq	pc, [pc, #-2]	; 955a <__assert_fail@plt+0x719a>
    9558:	streq	pc, [r8], -r1, lsl #2
    955c:	adceq	sp, r2, r5
    9560:			; <UNDEFINED> instruction: 0x46384631
    9564:	stcl	7, cr15, [ip], {248}	; 0xf8
    9568:			; <UNDEFINED> instruction: 0xb17db990
    956c:	eorcs	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    9570:	streq	pc, [r0, #-453]!	; 0xfffffe3b
    9574:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    9578:	mvnscc	pc, #79	; 0x4f
    957c:			; <UNDEFINED> instruction: 0xf505fa03
    9580:	submi	fp, sl, sp, lsr #20
    9584:	svclt	0x0014422a
    9588:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    958c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    9590:	ldrbcc	pc, [pc, #79]!	; 95e7 <__assert_fail@plt+0x7227>	; <UNPREDICTABLE>
    9594:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    9598:	blmi	61bdfc <__assert_fail@plt+0x619a3c>
    959c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    95a0:	ldmpl	r3, {r0, r2, r6, r7, ip, sp, pc}^
    95a4:	movtls	r6, #14363	; 0x381b
    95a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    95ac:	stmiahi	r2, {r0, r3, r5, r6, r7, r8, ip, sp, pc}^
    95b0:	cmnlt	sl, r4, lsl #12
    95b4:			; <UNDEFINED> instruction: 0x3004f9b0
    95b8:	vstrle	d2, [fp, #-0]
    95bc:	strtmi	sl, [r8], -r1, lsl #26
    95c0:	mrc2	7, 2, pc, cr2, cr15, {7}
    95c4:			; <UNDEFINED> instruction: 0xf9b4b998
    95c8:	strtmi	r2, [r8], -r4
    95cc:			; <UNDEFINED> instruction: 0xf7ff4621
    95d0:			; <UNDEFINED> instruction: 0xe000ffbd
    95d4:	bmi	2915dc <__assert_fail@plt+0x28f21c>
    95d8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    95dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    95e0:	subsmi	r9, sl, r3, asr #22
    95e4:	sublt	sp, r5, r6, lsl #2
    95e8:			; <UNDEFINED> instruction: 0x4608bd30
    95ec:			; <UNDEFINED> instruction: 0xf04fe7f3
    95f0:	udf	#783	; 0x30f
    95f4:	ldc	7, cr15, [ip], {248}	; 0xf8
    95f8:	andeq	r9, r1, r4, asr #15
    95fc:	andeq	r0, r0, r4, lsl r2
    9600:	andeq	r9, r1, r6, lsl #15
    9604:	ldrblt	r4, [r0, #-2625]!	; 0xfffff5bf
    9608:	cfstrdmi	mvd4, [r1], {122}	; 0x7a
    960c:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
    9610:	ldrbtmi	r4, [ip], #-2880	; 0xfffff4c0
    9614:			; <UNDEFINED> instruction: 0x462058d3
    9618:			; <UNDEFINED> instruction: 0xf8cd681b
    961c:			; <UNDEFINED> instruction: 0xf04f3414
    9620:			; <UNDEFINED> instruction: 0xf7f80300
    9624:			; <UNDEFINED> instruction: 0xb320ed06
    9628:			; <UNDEFINED> instruction: 0xf7f84620
    962c:	andcs	lr, sl, #2, 26	; 0x80
    9630:			; <UNDEFINED> instruction: 0xf7f82100
    9634:			; <UNDEFINED> instruction: 0x4604ebf8
    9638:	bmi	df5d60 <__assert_fail@plt+0xdf39a0>
    963c:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    9640:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9644:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    9648:	cmple	ip, sl, asr r0
    964c:			; <UNDEFINED> instruction: 0xf50d4620
    9650:	ldcllt	13, cr6, [r0, #-524]!	; 0xfffffdf4
    9654:	vadd.i8	d22, d4, d18
    9658:	vqdmlal.s<illegal width 8>	q9, d0, d0[0]
    965c:	addsmi	r0, sl, #1006632960	; 0x3c000000
    9660:	ldmdavs	r4!, {r0, r1, r3, r5, r8, ip, lr, pc}
    9664:			; <UNDEFINED> instruction: 0xf7f84628
    9668:	stccs	13, cr14, [r0], {214}	; 0xd6
    966c:	strbtcs	sp, [r4], #-485	; 0xfffffe1b
    9670:	stcmi	7, cr14, [sl], #-908	; 0xfffffc74
    9674:			; <UNDEFINED> instruction: 0x4620447c
    9678:	ldcl	7, cr15, [sl], {248}	; 0xf8
    967c:			; <UNDEFINED> instruction: 0x4620b310
    9680:			; <UNDEFINED> instruction: 0xf7f8ac05
    9684:	bmi	9c49e4 <__assert_fail@plt+0x9c2624>
    9688:	mvnscc	pc, r0, asr #4
    968c:			; <UNDEFINED> instruction: 0x4603447a
    9690:			; <UNDEFINED> instruction: 0xf7f84620
    9694:	stmdbmi	r3!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    9698:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    969c:	mcr	7, 1, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    96a0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    96a4:	stmdbmi	r0!, {r0, r1, r5, r6, r7, ip, lr, pc}
    96a8:	stcge	14, cr10, [r3], {4}
    96ac:			; <UNDEFINED> instruction: 0x46334479
    96b0:			; <UNDEFINED> instruction: 0xf7f84622
    96b4:	stmdacs	r2, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    96b8:	strtmi	sp, [r8], -ip, asr #1
    96bc:			; <UNDEFINED> instruction: 0xf7f82464
    96c0:	ldr	lr, [sl, sl, lsr #27]!
    96c4:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    96c8:			; <UNDEFINED> instruction: 0xf7f84620
    96cc:			; <UNDEFINED> instruction: 0xb188ecb2
    96d0:	ldcmi	6, cr4, [r7, #-128]	; 0xffffff80
    96d4:	stc	7, cr15, [ip], #992	; 0x3e0
    96d8:	ldrbtmi	sl, [sp], #-3077	; 0xfffff3fb
    96dc:	vhsub.s8	d18, d0, d1
    96e0:	strls	r3, [r0, #-511]	; 0xfffffe01
    96e4:	strtmi	r4, [r0], -r3, lsl #12
    96e8:	vst2.8	{d25-d28}, [pc], r1
    96ec:			; <UNDEFINED> instruction: 0xf7f86380
    96f0:			; <UNDEFINED> instruction: 0xe7d0ee5c
    96f4:	stcge	14, cr4, [r5], {15}
    96f8:			; <UNDEFINED> instruction: 0x4625447e
    96fc:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    9700:	eorvc	ip, lr, pc, lsl #10
    9704:			; <UNDEFINED> instruction: 0xf7f8e7c7
    9708:	svclt	0x0000ec14
    970c:	andeq	r9, r1, r8, asr r7
    9710:	andeq	r6, r0, r2, asr #23
    9714:	andeq	r0, r0, r4, lsl r2
    9718:	andeq	r9, r1, r2, lsr #14
    971c:	andeq	r6, r0, r4, ror #22
    9720:	andeq	r7, r0, ip, ror r0
    9724:	andeq	r5, r0, sl, ror #7
    9728:	andeq	r6, r0, ip, ror #22
    972c:	andeq	r6, r0, r2, lsr #22
    9730:	andeq	r6, r0, sl, lsl fp
    9734:	andeq	r6, r0, ip, lsl #22
    9738:			; <UNDEFINED> instruction: 0xf7f82002
    973c:	svclt	0x0000bc0b
    9740:	mcrne	4, 4, fp, cr5, cr0, {1}
    9744:			; <UNDEFINED> instruction: 0x461a4614
    9748:	vldrcs	d9, [sl, #-8]
    974c:	ldm	pc, {r0, r1, r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9750:	cdpeq	0, 1, cr15, cr2, cr5, {0}
    9754:	movwcs	r0, #60942	; 0xee0e
    9758:	cdpeq	14, 1, cr0, cr2, cr14, {0}
    975c:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    9760:	vmlaeq.f64	d1, d14, d14
    9764:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    9768:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    976c:	ldmdami	r3, {r1, r2, r4}
    9770:	ldrbtmi	fp, [r8], #-3120	; 0xfffff3d0
    9774:			; <UNDEFINED> instruction: 0x46214770
    9778:			; <UNDEFINED> instruction: 0xf7f8bc30
    977c:	strtmi	fp, [r1], -r1, asr #27
    9780:	ldclt	0, cr2, [r0], #-112	; 0xffffff90
    9784:	ldmiblt	r4!, {r1, ip, sp, lr, pc}^
    9788:	strtmi	r9, [r0], -r2, lsl #6
    978c:			; <UNDEFINED> instruction: 0xf64f4613
    9790:	lfmlt	f7, 4, [r0], #-1020	; 0xfffffc04
    9794:	bllt	fea457a0 <__assert_fail@plt+0xfea433e0>
    9798:	stmdacs	r2, {r5, fp, pc}
    979c:	stmdacs	sl, {r1, r3, ip, lr, pc}
    97a0:	stmdami	r7, {r0, r1, ip, lr, pc}
    97a4:	ldrbtmi	fp, [r8], #-3120	; 0xfffff3d0
    97a8:			; <UNDEFINED> instruction: 0xf1044770
    97ac:	ldflts	f0, [r0], #-32	; 0xffffffe0
    97b0:	stclt	7, cr15, [r6, #992]!	; 0x3e0
    97b4:	ldclt	13, cr1, [r0], #-132	; 0xffffff7c
    97b8:	stclt	7, cr15, [r2, #992]!	; 0x3e0
    97bc:			; <UNDEFINED> instruction: 0x00006aba
    97c0:	andeq	r6, r0, r6, lsl #21
    97c4:	addlt	fp, r2, r0, lsl r5
    97c8:			; <UNDEFINED> instruction: 0xf44f4b04
    97cc:	strls	r7, [r0], #-1152	; 0xfffffb80
    97d0:			; <UNDEFINED> instruction: 0xf7ff447b
    97d4:			; <UNDEFINED> instruction: 0xb002ffb5
    97d8:	svclt	0x0000bd10
    97dc:	andeq	r9, r1, r0, asr #16
    97e0:	ldrlt	r4, [r0, #-2329]	; 0xfffff6e7
    97e4:			; <UNDEFINED> instruction: 0x46044479
    97e8:	bl	4477d0 <__assert_fail@plt+0x445410>
    97ec:	ldmdbmi	r7, {r3, r4, r8, r9, ip, sp, pc}
    97f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    97f4:	bl	2c77dc <__assert_fail@plt+0x2c541c>
    97f8:	ldmdbmi	r5, {r3, r4, r6, r7, r8, ip, sp, pc}
    97fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9800:	bl	1477e8 <__assert_fail@plt+0x145428>
    9804:	ldmdbmi	r3, {r3, r4, r6, r7, r8, ip, sp, pc}
    9808:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    980c:	b	fffc77f4 <__assert_fail@plt+0xfffc5434>
    9810:	ldmdbmi	r1, {r3, r4, r7, r8, ip, sp, pc}
    9814:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9818:	b	ffe47800 <__assert_fail@plt+0xffe45440>
    981c:	stmdbmi	pc, {r3, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    9820:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9824:	b	ffcc780c <__assert_fail@plt+0xffcc544c>
    9828:	svclt	0x00142800
    982c:	andcs	r2, r7, r0
    9830:	andcs	fp, sl, r0, lsl sp
    9834:	andcs	fp, r2, r0, lsl sp
    9838:	andcs	fp, r4, r0, lsl sp
    983c:	andscs	fp, r1, r0, lsl sp
    9840:	andscs	fp, ip, r0, lsl sp
    9844:	svclt	0x0000bd10
    9848:	andeq	r6, r0, ip, asr #20
    984c:	andeq	r6, r0, r6, asr #20
    9850:	andeq	r6, r0, r2, ror #31
    9854:	andeq	r6, r0, r6, lsr sl
    9858:	andeq	r6, r0, lr, lsr #20
    985c:	andeq	r6, r0, sl, lsr #20
    9860:	andle	r2, ip, r2, lsl #16
    9864:	andsle	r2, r0, sl, lsl #16
    9868:	andle	r2, fp, r1, lsl r8
    986c:	andle	r2, pc, r4, lsl #16
    9870:	andsle	r2, r0, ip, lsl r8
    9874:	andsle	r2, r1, r7, lsl #16
    9878:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    987c:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    9880:			; <UNDEFINED> instruction: 0x47704478
    9884:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    9888:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    988c:			; <UNDEFINED> instruction: 0x47704478
    9890:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    9894:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    9898:			; <UNDEFINED> instruction: 0x47704478
    989c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    98a0:	svclt	0x00004770
    98a4:			; <UNDEFINED> instruction: 0x000069b2
    98a8:			; <UNDEFINED> instruction: 0x000069b0
    98ac:	andeq	r6, r0, sl, asr pc
    98b0:	andeq	r6, r0, ip, lsr #19
    98b4:	andeq	r6, r0, lr, lsr #19
    98b8:	andeq	r6, r0, ip, lsr #19
    98bc:	andeq	r6, r0, lr, lsr #19
    98c0:	addlt	fp, r2, r0, ror r5
    98c4:	ldrmi	r4, [r4], -sp, lsl #12
    98c8:	blx	15478ce <__assert_fail@plt+0x154550e>
    98cc:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    98d0:	andlt	fp, r2, r8, lsl #18
    98d4:	bmi	2f8e9c <__assert_fail@plt+0x2f6adc>
    98d8:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, ip, lr}
    98dc:	strtmi	fp, [r0], -ip, ror #2
    98e0:			; <UNDEFINED> instruction: 0xffbef7ff
    98e4:	bmi	21b0f8 <__assert_fail@plt+0x218d38>
    98e8:	tstcs	r1, r0, lsr r6
    98ec:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    98f0:	ldcl	7, cr15, [lr], #-992	; 0xfffffc20
    98f4:			; <UNDEFINED> instruction: 0xf7f82001
    98f8:	blmi	1448d8 <__assert_fail@plt+0x142518>
    98fc:			; <UNDEFINED> instruction: 0xe7f2447b
    9900:	muleq	r1, r2, r4
    9904:	andeq	r0, r0, ip, lsr #4
    9908:	andeq	r6, r0, r2, ror r9
    990c:	andeq	r6, r0, r8, asr r9
    9910:	bcs	476ed8 <__assert_fail@plt+0x474b18>
    9914:	addlt	r4, r2, r5, lsl sp
    9918:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
    991c:	ldrmi	sp, [r4], -r5
    9920:	mcrr2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    9924:	andlt	fp, r2, r8, ror #18
    9928:	ldmdami	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    992c:	bmi	45b160 <__assert_fail@plt+0x458da0>
    9930:	stmdapl	r8!, {r0, r8, sp}
    9934:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    9938:	mrrc	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    993c:			; <UNDEFINED> instruction: 0xf7f82001
    9940:	blmi	304890 <__assert_fail@plt+0x3024d0>
    9944:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9948:	strtmi	fp, [r0], -ip, ror #2
    994c:			; <UNDEFINED> instruction: 0xff88f7ff
    9950:	bmi	25b164 <__assert_fail@plt+0x258da4>
    9954:	tstcs	r1, r8, lsr #12
    9958:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    995c:	mcrr	7, 15, pc, r8, cr8	; <UNPREDICTABLE>
    9960:			; <UNDEFINED> instruction: 0xf7f82001
    9964:	blmi	18486c <__assert_fail@plt+0x1824ac>
    9968:			; <UNDEFINED> instruction: 0xe7f2447b
    996c:	andeq	r9, r1, r6, asr #8
    9970:	andeq	r0, r0, ip, lsr #4
    9974:	andeq	r6, r0, r0, ror #18
    9978:	andeq	r6, r0, r2, lsl #19
    997c:	andeq	r6, r0, ip, ror #17
    9980:	svcmi	0x00f0e92d
    9984:			; <UNDEFINED> instruction: 0xf8dfb087
    9988:	ldrmi	r8, [r5], -r8, lsl #3
    998c:	ldrdgt	pc, [r4, pc]
    9990:	ldrbtmi	r4, [r8], #1567	; 0x61f
    9994:			; <UNDEFINED> instruction: 0x460c9b10
    9998:			; <UNDEFINED> instruction: 0xf8584606
    999c:	movwls	r2, #12
    99a0:	blcs	239f4 <__assert_fail@plt+0x21634>
    99a4:	stmdbcs	r0, {r0, r2, r3, r6, ip, lr, pc}
    99a8:	cdpcs	13, 0, cr13, cr10, cr0, {2}
    99ac:	addshi	pc, r6, r0
    99b0:	strtmi	r1, [r3], r2, lsr #30
    99b4:	strtmi	r4, [r3], -sl, lsr #8
    99b8:	strls	r4, [r1], -sl, lsr #13
    99bc:			; <UNDEFINED> instruction: 0xf64f6810
    99c0:			; <UNDEFINED> instruction: 0xf6cf7101
    99c4:	bmi	1525dcc <__assert_fail@plt+0x1523a0c>
    99c8:	smlatbgt	r0, r1, fp, pc	; <UNPREDICTABLE>
    99cc:			; <UNDEFINED> instruction: 0xf021447a
    99d0:	bl	30cdd4 <__assert_fail@plt+0x30aa14>
    99d4:	bne	1011e20 <__assert_fail@plt+0x100fa60>
    99d8:	smlabbls	r4, r1, r0, r0
    99dc:			; <UNDEFINED> instruction: 0xf8d2440a
    99e0:	andls	r2, r3, #0, 2
    99e4:	eorsle	r2, ip, r0, lsl #20
    99e8:			; <UNDEFINED> instruction: 0xf8cd4651
    99ec:			; <UNDEFINED> instruction: 0xf8dd8014
    99f0:	strtmi	r9, [r0], r4
    99f4:			; <UNDEFINED> instruction: 0x4614469a
    99f8:	stmdavs	r4!, {r0, sp, lr, pc}
    99fc:	stmibhi	r3!, {r2, r5, r6, r8, r9, ip, sp, pc}^
    9a00:	mvnsle	r4, fp, asr #10
    9a04:	strmi	r8, [r2, #2400]	; 0x960
    9a08:			; <UNDEFINED> instruction: 0xf104d1f7
    9a0c:			; <UNDEFINED> instruction: 0x465a0010
    9a10:			; <UNDEFINED> instruction: 0xf7f89102
    9a14:	stmdbls	r2, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    9a18:	mvnle	r2, r0, lsl #16
    9a1c:	strbmi	r4, [r4], -r1, lsr #13
    9a20:	ldrdeq	pc, [r4], -r9
    9a24:	andlt	fp, r7, r8, ror #2
    9a28:	svchi	0x00f0e8bd
    9a2c:	blx	fe5c7a30 <__assert_fail@plt+0xfe5c5670>
    9a30:	b	511148 <__assert_fail@plt+0x50ed88>
    9a34:	svclt	0x00380420
    9a38:	stmdacs	r7, {r2, r9, sl, lr}
    9a3c:	strbteq	lr, [r4], #2639	; 0xa4f
    9a40:	blls	40d14 <__assert_fail@plt+0x3e954>
    9a44:	strtmi	r4, [r1], -sl, lsr #12
    9a48:	tstls	r0, #48, 12	; 0x3000000
    9a4c:	andlt	r4, r7, fp, lsr r6
    9a50:	svcmi	0x00f0e8bd
    9a54:	mrclt	7, 3, APSR_nzcv, cr4, cr15, {7}
    9a58:			; <UNDEFINED> instruction: 0xf8dd4644
    9a5c:			; <UNDEFINED> instruction: 0x46538014
    9a60:	vst1.32	{d20-d22}, [pc], sl
    9a64:	movwls	r7, #8328	; 0x2088
    9a68:	b	ffd47a50 <__assert_fail@plt+0xffd45690>
    9a6c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9a70:	blls	7de14 <__assert_fail@plt+0x7ba54>
    9a74:	andscc	r2, r0, r0, lsl #4
    9a78:	stccs	8, cr15, [ip], {64}	; 0x40
    9a7c:			; <UNDEFINED> instruction: 0x465a4651
    9a80:	stccc	8, cr15, [r2], {32}
    9a84:			; <UNDEFINED> instruction: 0xf8209b02
    9a88:			; <UNDEFINED> instruction: 0xf44f3c06
    9a8c:			; <UNDEFINED> instruction: 0xf7f87380
    9a90:	bmi	8c44d0 <__assert_fail@plt+0x8c2110>
    9a94:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    9a98:	streq	pc, [r4, #-2258]	; 0xfffff72e
    9a9c:	andcc	pc, r0, r9, asr #17
    9aa0:	andcc	r9, r1, r4, lsl #22
    9aa4:			; <UNDEFINED> instruction: 0xf8c22801
    9aa8:	ldrmi	r0, [r3], #-1284	; 0xfffffafc
    9aac:	smlabtls	r0, r3, r8, pc	; <UNPREDICTABLE>
    9ab0:	blmi	6fdb60 <__assert_fail@plt+0x6fb7a0>
    9ab4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9ab8:			; <UNDEFINED> instruction: 0xf7f86818
    9abc:	bls	8420c <__assert_fail@plt+0x81e4c>
    9ac0:			; <UNDEFINED> instruction: 0x46504659
    9ac4:	b	a47aac <__assert_fail@plt+0xa456ec>
    9ac8:	stmdavs	r0, {r3, r5, r8, ip, sp, pc}
    9acc:	b	ac7ab4 <__assert_fail@plt+0xac56f4>
    9ad0:	andeq	pc, r4, r9, asr #17
    9ad4:			; <UNDEFINED> instruction: 0xf8d9e7a6
    9ad8:	str	r0, [r3, r4]!
    9adc:	blcs	23b90 <__assert_fail@plt+0x217d0>
    9ae0:	svcge	0x0066f47f
    9ae4:	blcs	23c98 <__assert_fail@plt+0x218d8>
    9ae8:	svcge	0x0062f47f
    9aec:			; <UNDEFINED> instruction: 0xf51368ab
    9af0:			; <UNDEFINED> instruction: 0xf47f3f80
    9af4:			; <UNDEFINED> instruction: 0xf105af5d
    9af8:			; <UNDEFINED> instruction: 0xf04f0a0c
    9afc:	andcs	r0, r2, #4, 22	; 0x1000
    9b00:	andls	r4, r1, #95420416	; 0x5b00000
    9b04:			; <UNDEFINED> instruction: 0xe7594652
    9b08:	b	15c7af0 <__assert_fail@plt+0x15c5730>
    9b0c:	svclt	0x0000e7d1
    9b10:	andeq	r9, r1, lr, asr #7
    9b14:	andeq	r0, r0, ip, lsl #5
    9b18:	andeq	r9, r1, r4, asr #12
    9b1c:	andeq	r9, r1, sl, ror r5
    9b20:	andeq	r0, r0, r0, ror r2
    9b24:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    9b28:	ldrbtmi	fp, [fp], #-130	; 0xffffff7e
    9b2c:	strvc	pc, [r0], #1103	; 0x44f
    9b30:			; <UNDEFINED> instruction: 0x63a1f503
    9b34:			; <UNDEFINED> instruction: 0xf7ff9400
    9b38:	andlt	pc, r2, r3, lsr #30
    9b3c:	svclt	0x0000bd10
    9b40:	andeq	r9, r1, r6, ror #9
    9b44:	svclt	0x00c82900
    9b48:	push	{r1, r8, r9, fp, sp}
    9b4c:			; <UNDEFINED> instruction: 0x46924ff0
    9b50:	stcle	0, cr11, [r2, #-524]!	; 0xfffffdf4
    9b54:	ldrdlt	pc, [ip], #-143	; 0xffffff71
    9b58:	mcrne	8, 2, r1, cr6, cr7, {6}
    9b5c:	ldrbtmi	r4, [fp], #1665	; 0x681
    9b60:	ldrmi	r4, [r5], -r8, lsl #13
    9b64:			; <UNDEFINED> instruction: 0xf8164634
    9b68:	ldrbmi	ip, [fp], -r1, lsl #30
    9b6c:			; <UNDEFINED> instruction: 0xf04f4628
    9b70:	strcc	r3, [r2, #-767]	; 0xfffffd01
    9b74:			; <UNDEFINED> instruction: 0xf8cd2101
    9b78:			; <UNDEFINED> instruction: 0xf7f8c000
    9b7c:	vstmiane	r3!, {s28-s267}
    9b80:	bl	fe8d0978 <__assert_fail@plt+0xfe8ce5b8>
    9b84:	stccs	3, cr0, [r2], {9}
    9b88:	strcs	fp, [r0], #-4044	; 0xfffff034
    9b8c:	strbmi	r2, [r3, #-1025]	; 0xfffffbff
    9b90:			; <UNDEFINED> instruction: 0xf044bfa8
    9b94:	cfstrscs	mvf0, [r0], {1}
    9b98:	ldrbmi	sp, [r0], -r4, ror #1
    9b9c:	pop	{r0, r1, ip, sp, pc}
    9ba0:	svclt	0x00008ff0
    9ba4:	andeq	r6, r0, lr, lsr #15
    9ba8:	svcmi	0x00f0e92d
    9bac:	ldrmi	fp, [r1], r7, lsl #1
    9bb0:	movwls	r4, #2601	; 0xa29
    9bb4:	blmi	a5b5e4 <__assert_fail@plt+0xa59224>
    9bb8:	sxtab16mi	r4, r3, sl, ror #8
    9bbc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9bc0:			; <UNDEFINED> instruction: 0xf04f9305
    9bc4:			; <UNDEFINED> instruction: 0xf7f80300
    9bc8:			; <UNDEFINED> instruction: 0xf010eaa0
    9bcc:			; <UNDEFINED> instruction: 0xd12d0501
    9bd0:	andls	pc, r4, sp, asr #17
    9bd4:	svceq	0x0000f1b9
    9bd8:			; <UNDEFINED> instruction: 0xf10ad035
    9bdc:	svcge	0x000438ff
    9be0:	and	r4, ip, lr, lsr #12
    9be4:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    9be8:	strcc	fp, [r1, #-2819]	; 0xfffff4fd
    9bec:	bleq	c6020 <__assert_fail@plt+0xc3c60>
    9bf0:			; <UNDEFINED> instruction: 0xf808454d
    9bf4:	eorle	r0, r6, r1, lsl #30
    9bf8:			; <UNDEFINED> instruction: 0xf7f84658
    9bfc:	stmdacs	r1, {r1, r2, r7, r9, fp, sp, lr, pc}
    9c00:	andcs	sp, r2, #32, 18	; 0x80000
    9c04:			; <UNDEFINED> instruction: 0x46384659
    9c08:	b	ff347bf0 <__assert_fail@plt+0xff345830>
    9c0c:	andsvs	pc, r2, sp, lsl #17
    9c10:	b	fe4c7bf8 <__assert_fail@plt+0xfe4c5838>
    9c14:	andscs	sl, r0, #49152	; 0xc000
    9c18:	andvs	r4, r6, r4, lsl #12
    9c1c:			; <UNDEFINED> instruction: 0xf7f84638
    9c20:	stmdavs	r3!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    9c24:	svclt	0x009828ff
    9c28:	sbcsle	r2, fp, r0, lsl #22
    9c2c:	bmi	311c34 <__assert_fail@plt+0x30f874>
    9c30:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9c34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9c38:	subsmi	r9, sl, r5, lsl #22
    9c3c:	andlt	sp, r7, sl, lsl #2
    9c40:	svchi	0x00f0e8bd
    9c44:	blls	2f050 <__assert_fail@plt+0x2cc90>
    9c48:	blcs	1b590 <__assert_fail@plt+0x191d0>
    9c4c:	bls	7e010 <__assert_fail@plt+0x7bc50>
    9c50:			; <UNDEFINED> instruction: 0xe7ec601a
    9c54:	stmdb	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c58:	andeq	r9, r1, r8, lsr #3
    9c5c:	andeq	r0, r0, r4, lsl r2
    9c60:	andeq	r9, r1, lr, lsr #2
    9c64:	vstmdble	r0!, {s4-s3}
    9c68:	mcrne	5, 2, fp, cr13, cr0, {3}
    9c6c:	strbeq	lr, [r2], -r0, lsl #22
    9c70:	and	r4, lr, r4, lsl #12
    9c74:	strcc	r7, [r2], #-104	; 0xffffff98
    9c78:	stceq	8, cr15, [r1], {20}
    9c7c:	mcr2	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    9c80:	blle	353c88 <__assert_fail@plt+0x3518c8>
    9c84:	svccc	0x0001f815
    9c88:	b	101a760 <__assert_fail@plt+0x10183a0>
    9c8c:	eorvc	r0, r8, r3
    9c90:	stmdavc	r0!, {r0, r3, ip, lr, pc}
    9c94:	ldc2l	7, cr15, [lr, #1016]!	; 0x3f8
    9c98:	b	13d3ca0 <__assert_fail@plt+0x13d18e0>
    9c9c:	ble	ffa4dca4 <__assert_fail@plt+0xffa4b8e4>
    9ca0:	rscscc	pc, pc, pc, asr #32
    9ca4:	andcs	fp, r0, r0, ror sp
    9ca8:	andcs	fp, r0, r0, ror sp
    9cac:	svclt	0x00004770
    9cb0:	svcmi	0x00f0e92d
    9cb4:			; <UNDEFINED> instruction: 0xf8dfba44
    9cb8:	addlt	sl, r7, r4, ror r0
    9cbc:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9cc0:	ldrbtmi	fp, [sl], #676	; 0x2a4
    9cc4:	ldrbtmi	sl, [r9], #3588	; 0xe04
    9cc8:	bleq	5c6104 <__assert_fail@plt+0x5c3d44>
    9ccc:			; <UNDEFINED> instruction: 0x46984617
    9cd0:	stmib	sp, {r8, sl, sp}^
    9cd4:	bl	fea0a0ec <__assert_fail@plt+0xfea07d2c>
    9cd8:	ldmdbne	r8!, {r0, r2, r8}^
    9cdc:	mvnscc	pc, #79	; 0x4f
    9ce0:			; <UNDEFINED> instruction: 0xf8cd2201
    9ce4:	strls	sl, [r1], #-8
    9ce8:	andls	pc, r0, sp, asr #17
    9cec:	bl	1747cd4 <__assert_fail@plt+0x1745914>
    9cf0:	strmi	r2, [r5], #-2048	; 0xfffff800
    9cf4:			; <UNDEFINED> instruction: 0xf836db16
    9cf8:	blt	191d908 <__assert_fail@plt+0x191b548>
    9cfc:	adclt	r4, r4, #750780416	; 0x2cc00000
    9d00:	bmi	33e4ac <__assert_fail@plt+0x33c0ec>
    9d04:	smlatbeq	r5, r8, fp, lr
    9d08:			; <UNDEFINED> instruction: 0xf04f1978
    9d0c:	ldrbtmi	r3, [sl], #-1023	; 0xfffffc01
    9d10:	andls	r9, r2, #16777216	; 0x1000000
    9d14:			; <UNDEFINED> instruction: 0xf8cd2201
    9d18:			; <UNDEFINED> instruction: 0xf7f89000
    9d1c:	stmdacs	r0, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    9d20:	stmdbne	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
    9d24:	pop	{r0, r1, r2, ip, sp, pc}
    9d28:	svclt	0x00008ff0
    9d2c:	muleq	r0, lr, r9
    9d30:	andeq	r6, r0, lr, asr #12
    9d34:	andeq	r6, r0, lr, ror #22
    9d38:	mvnsmi	lr, #737280	; 0xb4000
    9d3c:	andls	fp, r1, #131	; 0x83
    9d40:			; <UNDEFINED> instruction: 0x4605b359
    9d44:	ldrmi	r4, [r7], -lr, lsl #12
    9d48:	stmib	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d4c:	ldrsbls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9d50:	cdpcc	4, 0, cr4, cr1, cr14, {1}
    9d54:	ldrbtmi	r3, [r9], #3329	; 0xd01
    9d58:	and	r4, r6, r0, lsl #13
    9d5c:	strbmi	r4, [r9], -r2, lsr #12
    9d60:			; <UNDEFINED> instruction: 0xf7f82001
    9d64:	adcmi	lr, lr, #52, 20	; 0x34000
    9d68:			; <UNDEFINED> instruction: 0xf815d017
    9d6c:	ldrtmi	r4, [r8], -r1, lsl #30
    9d70:	ldrdcs	pc, [r0], -r8
    9d74:	cmpeq	ip, #180, 2	; 0x2d	; <UNPREDICTABLE>
    9d78:			; <UNDEFINED> instruction: 0xf8324621
    9d7c:	svclt	0x00182014
    9d80:	b	4d298c <__assert_fail@plt+0x4d05cc>
    9d84:	smlalle	r3, r9, r2, r3
    9d88:	stmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9d8c:	mvnle	r2, r0, lsl #16
    9d90:			; <UNDEFINED> instruction: 0xf7f84620
    9d94:	adcmi	lr, lr, #8192	; 0x2000
    9d98:	andlt	sp, r3, r7, ror #3
    9d9c:	mvnshi	lr, #12386304	; 0xbd0000
    9da0:	andeq	r6, r0, r6, asr #11
    9da4:	tstcs	r0, r4, lsr #20
    9da8:	ldrblt	r4, [r0, #-2852]!	; 0xfffff4dc
    9dac:	addslt	r4, r0, sl, ror r4
    9db0:	stcge	6, cr4, [r3], {5}
    9db4:			; <UNDEFINED> instruction: 0x462058d3
    9db8:	movwls	r6, #63515	; 0xf81b
    9dbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9dc0:	ldmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dc4:			; <UNDEFINED> instruction: 0xf7f84620
    9dc8:	bmi	784360 <__assert_fail@plt+0x781fa0>
    9dcc:	ldrbtmi	r4, [sl], #-2333	; 0xfffff6e3
    9dd0:	ldmdavs	r4, {r1, r4, r6, fp, ip, lr}
    9dd4:	stfged	f3, [r5], {220}	; 0xdc
    9dd8:			; <UNDEFINED> instruction: 0x46034a1b
    9ddc:	ldrbtmi	r2, [sl], #-296	; 0xfffffed8
    9de0:			; <UNDEFINED> instruction: 0xf7f84620
    9de4:	vmlsls.f16	s28, s8, s20	; <UNPREDICTABLE>
    9de8:			; <UNDEFINED> instruction: 0x46234a18
    9dec:	tstcs	r1, r8, lsr #12
    9df0:			; <UNDEFINED> instruction: 0x9600447a
    9df4:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9df8:	blmi	41c654 <__assert_fail@plt+0x41a294>
    9dfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9e00:	blls	3e3e70 <__assert_fail@plt+0x3e1ab0>
    9e04:	tstle	r4, sl, asr r0
    9e08:	andslt	r2, r0, r0
    9e0c:			; <UNDEFINED> instruction: 0xf7f8bd70
    9e10:	strmi	lr, [r6], -r6, ror #17
    9e14:	ldmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e18:	tstcs	r1, r3, lsr r6
    9e1c:			; <UNDEFINED> instruction: 0x46281832
    9e20:	stcmi	8, cr15, [r1], {2}
    9e24:	bmi	2f0e3c <__assert_fail@plt+0x2eea7c>
    9e28:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    9e2c:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e30:			; <UNDEFINED> instruction: 0xf7f8e7e2
    9e34:	svclt	0x0000e87e
    9e38:			; <UNDEFINED> instruction: 0x00018fb4
    9e3c:	andeq	r0, r0, r4, lsl r2
    9e40:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    9e44:	andeq	r0, r0, r4, lsr r2
    9e48:	andeq	r6, r0, r6, asr #10
    9e4c:	andeq	r6, r0, r8, asr #10
    9e50:	andeq	r8, r1, r4, ror #30
    9e54:	andeq	r6, r0, sl, lsl r5
    9e58:	mvnsmi	lr, sp, lsr #18
    9e5c:	blmi	f760c4 <__assert_fail@plt+0xf73d04>
    9e60:	stmib	sp, {r1, r2, r9, sl, lr}^
    9e64:	ldmdbmi	ip!, {r2, r8}
    9e68:	ldrbtmi	r6, [r9], #-2388	; 0xfffff6ac
    9e6c:	stmiapl	fp, {r0, r2, r8, sl, fp, ip, pc}^
    9e70:	tstls	r7, #1769472	; 0x1b0000
    9e74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9e78:	stmdavs	r7!, {r2, r4, r7, r8, ip, sp, pc}^
    9e7c:			; <UNDEFINED> instruction: 0xf8d2b327
    9e80:	stccs	0, cr4, [r0], {148}	; 0x94
    9e84:			; <UNDEFINED> instruction: 0xf001d046
    9e88:			; <UNDEFINED> instruction: 0x4604f97d
    9e8c:	bmi	cf6b14 <__assert_fail@plt+0xcf4754>
    9e90:	mrscs	r2, LR_und
    9e94:	ldrbtmi	r2, [sl], #-2
    9e98:	ldrmi	r9, [ip], -r0, lsl #14
    9e9c:			; <UNDEFINED> instruction: 0xf9dcf001
    9ea0:	ldrtmi	r4, [r3], -pc, lsr #20
    9ea4:	andcs	r2, r4, r0, lsl #2
    9ea8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    9eac:	blx	feb45eba <__assert_fail@plt+0xfeb43afa>
    9eb0:	blmi	a1c768 <__assert_fail@plt+0xa1a3a8>
    9eb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9eb8:	blls	5e3f28 <__assert_fail@plt+0x5e1b68>
    9ebc:	qdaddle	r4, sl, r7
    9ec0:	andslt	r4, r8, r0, lsr #12
    9ec4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9ec8:			; <UNDEFINED> instruction: 0xf95cf001
    9ecc:			; <UNDEFINED> instruction: 0xf8dfb9c0
    9ed0:			; <UNDEFINED> instruction: 0x46048098
    9ed4:	strd	r4, [r6], -r8
    9ed8:			; <UNDEFINED> instruction: 0xf0004638
    9edc:	pkhtbmi	pc, r0, r1, asr #29	; <UNPREDICTABLE>
    9ee0:	svceq	0x0000f1b8
    9ee4:	bmi	87e25c <__assert_fail@plt+0x87be9c>
    9ee8:	movtcs	sl, #2055	; 0x807
    9eec:	stmdapl	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9ef0:			; <UNDEFINED> instruction: 0x4619447a
    9ef4:	andcs	r9, r1, #0, 4
    9ef8:			; <UNDEFINED> instruction: 0xf7f84605
    9efc:			; <UNDEFINED> instruction: 0xe7cfea56
    9f00:			; <UNDEFINED> instruction: 0x463b4a1b
    9f04:	andcs	r2, r2, r6, lsl #2
    9f08:	smlsdxls	r0, sl, r4, r4
    9f0c:			; <UNDEFINED> instruction: 0xf001463c
    9f10:			; <UNDEFINED> instruction: 0xe7c5fcd3
    9f14:			; <UNDEFINED> instruction: 0xf0004638
    9f18:	strmi	pc, [r0], r9, asr #29
    9f1c:			; <UNDEFINED> instruction: 0xf932f001
    9f20:			; <UNDEFINED> instruction: 0x4638b930
    9f24:			; <UNDEFINED> instruction: 0xff22f000
    9f28:			; <UNDEFINED> instruction: 0xf00443c4
    9f2c:	ldrb	r0, [r7, r1, lsl #8]
    9f30:			; <UNDEFINED> instruction: 0x46234a10
    9f34:	andcs	r2, r2, r6, lsl #2
    9f38:			; <UNDEFINED> instruction: 0xf8cd447a
    9f3c:			; <UNDEFINED> instruction: 0xf0018000
    9f40:	ldrtmi	pc, [r8], -r3, ror #22	; <UNPREDICTABLE>
    9f44:			; <UNDEFINED> instruction: 0xff12f000
    9f48:			; <UNDEFINED> instruction: 0xf00043c0
    9f4c:	str	r0, [r7, r1, lsl #8]!
    9f50:	svc	0x00eef7f7
    9f54:	andeq	r0, r0, r4, lsl r2
    9f58:	strdeq	r8, [r1], -r6
    9f5c:	andeq	r6, r0, lr, asr #9
    9f60:	andeq	r4, r0, r4, lsl sp
    9f64:	andeq	r8, r1, ip, lsr #29
    9f68:	andeq	r6, r0, r8, lsl #9
    9f6c:	andeq	r6, r0, r0, lsl #9
    9f70:	ldrdeq	r6, [r0], -r8
    9f74:	andeq	r6, r0, r8, lsr #17
    9f78:	svcmi	0x00f0e92d
    9f7c:	stc	6, cr4, [sp, #-76]!	; 0xffffffb4
    9f80:	ldrmi	r8, [r2], r2, lsl #22
    9f84:	andcs	r4, sl, #4800	; 0x12c0
    9f88:	strmi	r4, [r7], -fp, asr #24
    9f8c:	addlt	r4, r9, sp, ror r4
    9f90:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    9f94:			; <UNDEFINED> instruction: 0xf04f9407
    9f98:	tstls	r2, r0, lsl #8
    9f9c:	svc	0x0030f7f7
    9fa0:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    9fa4:	ldrmi	r9, [sl], -r3, lsl #6
    9fa8:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    9fac:	blmi	1140d0c <__assert_fail@plt+0x113e94c>
    9fb0:	ldmdavs	ip!, {r0, r1, r5, r8, sp}
    9fb4:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9fb8:			; <UNDEFINED> instruction: 0xf8d94620
    9fbc:	movwcc	r3, #4096	; 0x1000
    9fc0:	andcc	pc, r0, r9, asr #17
    9fc4:	stmia	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9fc8:	movwcs	fp, #272	; 0x110
    9fcc:	ldmdavs	ip!, {r0, r1, ip, sp, lr}
    9fd0:	ldrsbtlt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    9fd4:	strcs	sl, [r0], -r6, lsl #22
    9fd8:	ldrbtmi	r4, [fp], #1568	; 0x620
    9fdc:	bcc	445804 <__assert_fail@plt+0x443444>
    9fe0:	mrc	0, 0, lr, cr8, cr6, {1}
    9fe4:	stmdage	r5, {r4, r9, fp, ip}
    9fe8:	andcs	r4, sl, #87031808	; 0x5300000
    9fec:	strvs	lr, [r5], -sp, asr #19
    9ff0:	svc	0x0006f7f7
    9ff4:	blle	fd180c <__assert_fail@plt+0xfcf44c>
    9ff8:	ldrdcc	pc, [r0], -r9
    9ffc:	movwcc	r2, #4387	; 0x1123
    a000:	andcc	pc, r0, r9, asr #17
    a004:	stcls	0, cr7, [r5, #-184]	; 0xffffff48
    a008:			; <UNDEFINED> instruction: 0xf7f84628
    a00c:	smlabblt	r8, sl, r8, lr
    a010:	stcls	0, cr7, [r5, #-24]	; 0xffffffe8
    a014:			; <UNDEFINED> instruction: 0x4618683b
    a018:			; <UNDEFINED> instruction: 0xf7f89301
    a01c:			; <UNDEFINED> instruction: 0x4601e876
    a020:	strmi	r4, [sp], -r8, lsr #12
    a024:	ldmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a028:	stmdane	r9!, {r0, r8, r9, fp, ip, pc}
    a02c:	blls	9b894 <__assert_fail@plt+0x994d4>
    a030:	andsvs	r3, r9, r1, lsl #2
    a034:	svc	0x0096f7f7
    a038:	eorsvs	r4, r8, r5, lsl #12
    a03c:	stmdbls	r5, {r6, r8, r9, ip, sp, pc}
    a040:			; <UNDEFINED> instruction: 0xf7f73c02
    a044:	stmdals	r5, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a048:	svc	0x002af7f7
    a04c:	strtmi	r6, [r0], #2104	; 0x838
    a050:			; <UNDEFINED> instruction: 0xf7f74659
    a054:	strmi	lr, [r5], -sl, asr #29
    a058:	bicle	r2, r2, r0, lsl #16
    a05c:	blmi	59c8cc <__assert_fail@plt+0x59a50c>
    a060:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a064:	blls	1e40d4 <__assert_fail@plt+0x1e1d14>
    a068:	qsuble	r4, sl, r0
    a06c:	andlt	r4, r9, r0, asr #12
    a070:	blhi	c536c <__assert_fail@plt+0xc2fac>
    a074:	svchi	0x00f0e8bd
    a078:	blmi	51bb00 <__assert_fail@plt+0x519740>
    a07c:	andscs	r9, sl, #768	; 0x300
    a080:	tstcs	r1, r3, lsl r8
    a084:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    a088:			; <UNDEFINED> instruction: 0xf7f7681b
    a08c:			; <UNDEFINED> instruction: 0xe7e5ef9c
    a090:	andcs	r9, lr, #768	; 0x300
    a094:	tstcs	r1, sp, lsl #22
    a098:			; <UNDEFINED> instruction: 0xf04f480e
    a09c:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^
    a0a0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    a0a4:	svc	0x008ef7f7
    a0a8:	andsvs	r9, sp, r2, lsl #22
    a0ac:			; <UNDEFINED> instruction: 0xf7f7e7d6
    a0b0:	svclt	0x0000ef40
    a0b4:	ldrdeq	r8, [r1], -r4
    a0b8:	andeq	r0, r0, r4, lsl r2
    a0bc:			; <UNDEFINED> instruction: 0x00018dbe
    a0c0:	andeq	r0, r0, ip, lsl r2
    a0c4:	andeq	r6, r0, sl, asr #7
    a0c8:	andeq	r8, r1, r0, lsl #26
    a0cc:	andeq	r0, r0, ip, lsr #4
    a0d0:	strdeq	r6, [r0], -r2
    a0d4:	strdeq	r6, [r0], -r4
    a0d8:	svcmi	0x00f0e92d
    a0dc:	stmdavc	r3, {r0, r3, r7, r9, sl, lr}
    a0e0:	stmdbmi	fp!, {r0, r1, r7, ip, sp, pc}
    a0e4:	tstls	r1, r9, ror r4
    a0e8:	eorsle	r2, ip, r0, lsl #22
    a0ec:			; <UNDEFINED> instruction: 0xf04f4d29
    a0f0:	vnmlsne.f64	d16, d6, d0
    a0f4:	streq	pc, [r4, -r9, lsr #3]
    a0f8:			; <UNDEFINED> instruction: 0x4604447d
    a0fc:	ldrbmi	r3, [r8], ip, ror #10
    a100:			; <UNDEFINED> instruction: 0xf10ae00c
    a104:			; <UNDEFINED> instruction: 0xf8470001
    a108:			; <UNDEFINED> instruction: 0xf7f8002b
    a10c:	stmdacs	r0, {r1, r3, fp, sp, lr, pc}
    a110:			; <UNDEFINED> instruction: 0x4604d038
    a114:	blhi	8812c <__assert_fail@plt+0x85d6c>
    a118:	bicslt	r7, fp, r3, asr #16
    a11c:	strtmi	r4, [r0], -r9, lsr #12
    a120:	stmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a124:	bl	1211b0 <__assert_fail@plt+0x11edf0>
    a128:	orrslt	r0, r9, r0, lsl #20
    a12c:	cfldr32le	mvfx4, [ip, #-376]	; 0xfffffe88
    a130:	svclt	0x00182922
    a134:			; <UNDEFINED> instruction: 0xf10b2927
    a138:	rscle	r0, r2, r1, lsl #22
    a13c:	ldrbmi	r4, [r0], -r9, lsr #12
    a140:	eorge	pc, fp, r7, asr #16
    a144:	mcr	7, 4, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    a148:	ldrbmi	r4, [r0], #-1538	; 0xfffff9fe
    a14c:	andcc	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
    a150:	bicsle	r2, lr, r0, lsl #22
    a154:	stmibeq	fp, {r0, r3, r8, r9, fp, sp, lr, pc}
    a158:	movwcs	r4, #1624	; 0x658
    a15c:	andcc	pc, r0, r9, asr #17
    a160:	pop	{r0, r1, ip, sp, pc}
    a164:			; <UNDEFINED> instruction: 0x469b8ff0
    a168:	stmdami	fp, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a16c:	blmi	2d29ec <__assert_fail@plt+0x2d062c>
    a170:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    a174:	stmiapl	r3!, {r0, sl, fp, ip, pc}^
    a178:			; <UNDEFINED> instruction: 0xf7f7681b
    a17c:	andcs	lr, r1, r4, lsr #30
    a180:	svc	0x00b0f7f7
    a184:	andscs	r4, fp, #393216	; 0x60000
    a188:	tstcs	r1, r4, lsl #22
    a18c:			; <UNDEFINED> instruction: 0xe7f14478
    a190:	andeq	r8, r1, ip, ror ip
    a194:	andeq	r6, r0, ip, asr r3
    a198:	andeq	r6, r0, r6, lsr r2
    a19c:	andeq	r0, r0, ip, lsr #4
    a1a0:	andeq	r6, r0, ip, lsr r2
    a1a4:	addlt	fp, r4, r0, ror r5
    a1a8:			; <UNDEFINED> instruction: 0x46054c15
    a1ac:	stmdage	r2, {r0, r2, r4, r9, fp, lr}
    a1b0:	stmdbvs	fp, {r2, r3, r4, r5, r6, sl, lr}
    a1b4:	stmiapl	r2!, {r1, r2, r3, r6, r8, fp, sp, lr}
    a1b8:	andls	r6, r3, #1179648	; 0x120000
    a1bc:	andeq	pc, r0, #79	; 0x4f
    a1c0:			; <UNDEFINED> instruction: 0xf7f79302
    a1c4:			; <UNDEFINED> instruction: 0xf7f7ef66
    a1c8:	strmi	lr, [r4], -sl, lsl #30
    a1cc:	svc	0x009cf7f7
    a1d0:	strtmi	r2, [r3], -r0, lsl #2
    a1d4:	strtmi	r1, [r8], -r2, lsr #16
    a1d8:	stcne	8, cr15, [r1], {2}
    a1dc:	bmi	2925e8 <__assert_fail@plt+0x290228>
    a1e0:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    a1e4:	stmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1e8:	blmi	19ca10 <__assert_fail@plt+0x19a650>
    a1ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1f0:	blls	e4260 <__assert_fail@plt+0xe1ea0>
    a1f4:	qaddle	r4, sl, r1
    a1f8:	ldcllt	0, cr11, [r0, #-16]!
    a1fc:	mrc	7, 4, APSR_nzcv, cr8, cr7, {7}
    a200:			; <UNDEFINED> instruction: 0x00018bb0
    a204:	andeq	r0, r0, r4, lsl r2
    a208:	andeq	r6, r0, r2, lsl #4
    a20c:	andeq	r8, r1, r4, ror fp
    a210:	addlt	fp, r2, r0, lsl r5
    a214:	strmi	r4, [ip], -r6, lsl #22
    a218:			; <UNDEFINED> instruction: 0xf04f9000
    a21c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    a220:	tstcs	r1, r8, lsl #12
    a224:	svc	0x009af7f7
    a228:	andlt	r4, r2, r0, lsr #12
    a22c:	svclt	0x0000bd10
    a230:	andeq	r5, r0, r2, asr #26
    a234:	blmi	95cacc <__assert_fail@plt+0x95a70c>
    a238:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a23c:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    a240:	strmi	fp, [r8], -r3, lsl #1
    a244:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    a248:			; <UNDEFINED> instruction: 0xf04f9301
    a24c:			; <UNDEFINED> instruction: 0xf7f70300
    a250:	ldmdacs	r7, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    a254:			; <UNDEFINED> instruction: 0xf104d12a
    a258:			; <UNDEFINED> instruction: 0x46230115
    a25c:	bcs	ea84cc <__assert_fail@plt+0xea610c>
    a260:	movwcc	sp, #12580	; 0x3124
    a264:	mvnsle	r4, fp, lsl #5
    a268:	strbtmi	r3, [pc], -r2, lsl #8
    a26c:	andcs	r2, r0, #56, 10	; 0xe000000
    a270:	stmib	r6, {r8, r9, sp}^
    a274:	andscs	r2, r0, #0, 6
    a278:	ldrtmi	r1, [r9], -r0, lsr #29
    a27c:	svc	0x003ef7f7
    a280:	ldmcs	pc!, {r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    a284:	adcmi	fp, r3, #152, 30	; 0x260
    a288:	andcs	fp, r1, #20, 30	; 0x50
    a28c:	mrsle	r2, SP_fiq
    a290:	vpmax.u8	d15, d5, d0
    a294:	ldmdavs	r1!, {r3, r8, sl, fp, ip, sp}
    a298:	svceq	0x0008f115
    a29c:	streq	pc, [r3], #-260	; 0xfffffefc
    a2a0:	movweq	lr, #6723	; 0x1a43
    a2a4:	mvnle	r6, r3, lsr r0
    a2a8:	and	r4, r1, r0, lsl r6
    a2ac:	rscscc	pc, pc, pc, asr #32
    a2b0:	blmi	19cad4 <__assert_fail@plt+0x19a714>
    a2b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a2b8:	blls	64328 <__assert_fail@plt+0x61f68>
    a2bc:	qaddle	r4, sl, r1
    a2c0:	ldcllt	0, cr11, [r0, #12]!
    a2c4:	mrc	7, 1, APSR_nzcv, cr4, cr7, {7}
    a2c8:	andeq	r8, r1, r8, lsr #22
    a2cc:	andeq	r0, r0, r4, lsl r2
    a2d0:	andeq	r8, r1, ip, lsr #21
    a2d4:	tstle	r4, r5, lsl #16
    a2d8:	andle	r2, r4, r0, lsl #19
    a2dc:	svclt	0x00082981
    a2e0:	strmi	r2, [r8], -sl, lsl #2
    a2e4:	tstcs	r2, r0, ror r7
    a2e8:	svclt	0x0000e7fb
    a2ec:	blmi	12dcc1c <__assert_fail@plt+0x12da85c>
    a2f0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a2f4:	lfmpl	f7, 1, [r4, #-692]	; 0xfffffd4c
    a2f8:			; <UNDEFINED> instruction: 0x460458d3
    a2fc:			; <UNDEFINED> instruction: 0xf8cd681b
    a300:			; <UNDEFINED> instruction: 0xf04f350c
    a304:	stclvs	3, cr0, [fp]
    a308:			; <UNDEFINED> instruction: 0xf833b323
    a30c:	vstrcc	d5, [r4, #-16]
    a310:	stcle	13, cr2, [lr], {191}	; 0xbf
    a314:	sbceq	pc, r0, #1073741873	; 0x40000031
    a318:	strtmi	r2, [r8], #-256	; 0xffffff00
    a31c:			; <UNDEFINED> instruction: 0xf7f79301
    a320:	blls	86000 <__assert_fail@plt+0x83c40>
    a324:	strtmi	r4, [r0], -sl, lsr #12
    a328:			; <UNDEFINED> instruction: 0xf7f74619
    a32c:	ldrdcs	lr, [r0], #210	; 0xd2
    a330:	ldrmi	lr, [r9], -r4
    a334:			; <UNDEFINED> instruction: 0xf7f722c0
    a338:	sbccs	lr, r0, ip, asr #27
    a33c:	blmi	ddcc24 <__assert_fail@plt+0xdda864>
    a340:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a344:			; <UNDEFINED> instruction: 0xf8dd681a
    a348:	subsmi	r3, sl, ip, lsl #10
    a34c:	vand	<illegal reg q6.5>, <illegal reg q6.5>, q2
    a350:	ldcllt	13, cr5, [r0, #80]!	; 0x50
    a354:	biclt	r6, r6, lr, asr #19
    a358:	blvc	148438 <__assert_fail@plt+0x146078>
    a35c:	svccs	0x005f3f04
    a360:	stcge	13, cr13, [r2, #-304]	; 0xfffffed0
    a364:	rsbcs	r4, r0, #51380224	; 0x3100000
    a368:			; <UNDEFINED> instruction: 0xf7f74628
    a36c:			; <UNDEFINED> instruction: 0xf104edb2
    a370:	strtmi	r0, [r8], -r0, asr #3
    a374:			; <UNDEFINED> instruction: 0xf8502200
    a378:			; <UNDEFINED> instruction: 0xf8443b04
    a37c:	addmi	r3, ip, #8, 22	; 0x2000
    a380:	stccs	8, cr15, [r4], {68}	; 0x44
    a384:	strdcs	sp, [r0], #-23	; 0xffffffe9	; <UNPREDICTABLE>
    a388:	blvs	2c42f0 <__assert_fail@plt+0x2c1f30>
    a38c:			; <UNDEFINED> instruction: 0xf832b38a
    a390:	vldrge	d3, [sl, #-16]
    a394:	orrsvc	pc, r4, pc, asr #8
    a398:	blcc	11bc40 <__assert_fail@plt+0x119880>
    a39c:	cdp2	0, 1, cr15, cr2, cr3, {0}
    a3a0:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    a3a4:	sbccs	sp, r0, #195	; 0xc3
    a3a8:			; <UNDEFINED> instruction: 0x46204631
    a3ac:	mcr	7, 7, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    a3b0:	movwcs	lr, #14805	; 0x39d5
    a3b4:	movwcs	lr, #2500	; 0x9c4
    a3b8:	movwcs	lr, #22997	; 0x59d5
    a3bc:	movwcs	lr, #18884	; 0x49c4
    a3c0:	movwcs	lr, #47573	; 0xb9d5
    a3c4:	movwcs	lr, #10692	; 0x29c4
    a3c8:	movwcs	lr, #55765	; 0xd9d5
    a3cc:	movwcs	lr, #27076	; 0x69c4
    a3d0:	tstcs	fp, #3489792	; 0x354000
    a3d4:	movwcs	lr, #35268	; 0x89c4
    a3d8:	tstcs	sp, #3489792	; 0x354000
    a3dc:	movwcs	lr, #43460	; 0xa9c4
    a3e0:			; <UNDEFINED> instruction: 0x232fe9d5
    a3e4:	tstcs	r0, #196, 18	; 0x310000
    a3e8:	teqcs	pc, #3489792	; 0x354000
    a3ec:	tstcs	sl, #196, 18	; 0x310000
    a3f0:			; <UNDEFINED> instruction: 0xf04fe79d
    a3f4:			; <UNDEFINED> instruction: 0xe7a130ff
    a3f8:	ldc	7, cr15, [sl, #988]	; 0x3dc
    a3fc:			; <UNDEFINED> instruction: 0xf1c7ad02
    a400:	ldrmi	r0, [r9], -r0, ror #4
    a404:			; <UNDEFINED> instruction: 0xf7f719e8
    a408:	ldrtmi	lr, [sl], -r2, asr #29
    a40c:			; <UNDEFINED> instruction: 0x46284631
    a410:	ldcl	7, cr15, [lr, #-988]	; 0xfffffc24
    a414:	svclt	0x0000e7ab
    a418:	andeq	r8, r1, r0, ror sl
    a41c:	andeq	r0, r0, r4, lsl r2
    a420:	andeq	r8, r1, r0, lsr #20
    a424:	blmi	71cc98 <__assert_fail@plt+0x71a8d8>
    a428:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    a42c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    a430:	movwls	r6, #6171	; 0x181b
    a434:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a438:	ldc	7, cr15, [lr, #-988]	; 0xfffffc24
    a43c:	bmi	5f8964 <__assert_fail@plt+0x5f65a4>
    a440:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    a444:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a448:	subsmi	r9, sl, r1, lsl #22
    a44c:	andlt	sp, r2, sp, lsl r1
    a450:			; <UNDEFINED> instruction: 0xf7f7bd10
    a454:	stmdacs	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    a458:			; <UNDEFINED> instruction: 0xf7f7d0f1
    a45c:			; <UNDEFINED> instruction: 0x4604ee74
    a460:	strbtmi	fp, [fp], -r8, lsr #3
    a464:	tstcs	ip, r2, lsl #4
    a468:	ldcl	7, cr15, [r0, #988]	; 0x3dc
    a46c:	blls	38a54 <__assert_fail@plt+0x36694>
    a470:			; <UNDEFINED> instruction: 0x4620b93b
    a474:	svc	0x000af7f7
    a478:	strtmi	fp, [r0], -r8, asr #18
    a47c:	stcl	7, cr15, [r4, #988]!	; 0x3dc
    a480:	strtmi	fp, [r0], -r8, lsr #18
    a484:	svc	0x0016f7f7
    a488:			; <UNDEFINED> instruction: 0xf7f7e7d9
    a48c:	andcs	lr, r1, r2, asr sp
    a490:	mcr	7, 1, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    a494:	andeq	r8, r1, r8, lsr r9
    a498:	andeq	r0, r0, r4, lsl r2
    a49c:	andeq	r8, r1, lr, lsl r9
    a4a0:			; <UNDEFINED> instruction: 0x460cb570
    a4a4:	blhi	c5960 <__assert_fail@plt+0xc35a0>
    a4a8:	bmi	edbcc8 <__assert_fail@plt+0xed9908>
    a4ac:	blmi	edbd34 <__assert_fail@plt+0xed9974>
    a4b0:	addlt	r4, r2, sl, ror r4
    a4b4:			; <UNDEFINED> instruction: 0x466958d3
    a4b8:	movwls	r6, #6171	; 0x181b
    a4bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a4c0:	mcr	7, 4, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    a4c4:	adcmi	r9, r5, #0, 26
    a4c8:	stmdavc	fp!, {r1, r2, r3, r6, ip, lr, pc}
    a4cc:	blhi	1045f94 <__assert_fail@plt+0x1043bd4>
    a4d0:			; <UNDEFINED> instruction: 0xeebcb983
    a4d4:	andcs	r8, r0, r8, asr #23
    a4d8:	bhi	45af8 <__assert_fail@plt+0x43738>
    a4dc:	blmi	bdcda4 <__assert_fail@plt+0xbda9e4>
    a4e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a4e4:	blls	64554 <__assert_fail@plt+0x62194>
    a4e8:	qdaddle	r4, sl, sl
    a4ec:	ldc	0, cr11, [sp], #8
    a4f0:	vldmdblt	r0!, {d24}
    a4f4:	strtmi	r4, [r8], -fp, lsr #18
    a4f8:			; <UNDEFINED> instruction: 0xf7f74479
    a4fc:	stmdacs	r0, {r6, r8, sl, fp, sp, lr, pc}
    a500:	stmdbmi	r9!, {r0, r2, r4, r5, ip, lr, pc}
    a504:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a508:	ldc	7, cr15, [r8, #-988]!	; 0xfffffc24
    a50c:	stmdbmi	r7!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
    a510:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a514:	ldc	7, cr15, [r2, #-988]!	; 0xfffffc24
    a518:	stmdbmi	r5!, {r3, r6, r8, r9, ip, sp, pc}
    a51c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a520:	stc	7, cr15, [ip, #-988]!	; 0xfffffc24
    a524:	stmdbmi	r3!, {r6, r8, r9, ip, sp, pc}
    a528:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a52c:	stc	7, cr15, [r6, #-988]!	; 0xfffffc24
    a530:	stmdbmi	r1!, {r4, r8, r9, ip, sp, pc}
    a534:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a538:	stc	7, cr15, [r0, #-988]!	; 0xfffffc24
    a53c:	ldmdbmi	pc, {r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    a540:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a544:	ldc	7, cr15, [sl, #-988]	; 0xfffffc24
    a548:	sbcle	r2, r2, r0, lsl #16
    a54c:			; <UNDEFINED> instruction: 0x4628491c
    a550:			; <UNDEFINED> instruction: 0xf7f74479
    a554:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
    a558:	ldmdbmi	sl, {r0, r1, r3, r4, r5, r7, ip, lr, pc}
    a55c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a560:	stc	7, cr15, [ip, #-988]	; 0xfffffc24
    a564:	adcsle	r2, r4, r0, lsl #16
    a568:	rscscc	pc, pc, pc, asr #32
    a56c:	ldc	7, cr14, [pc, #728]	; a84c <__assert_fail@plt+0x848c>
    a570:	vmul.f64	d7, d8, d6
    a574:	str	r8, [ip, r7, lsl #22]!
    a578:	blvc	185bfc <__assert_fail@plt+0x18383c>
    a57c:	blhi	205e24 <__assert_fail@plt+0x203a64>
    a580:			; <UNDEFINED> instruction: 0xf7f7e7a7
    a584:	svclt	0x0000ecd6
    a588:	andeq	r0, r0, r0
    a58c:	smlawbmi	lr, r0, r4, r8
    a590:	andeq	r0, r0, r0
    a594:	addmi	r4, pc, r0
    a598:			; <UNDEFINED> instruction: 0x000188b0
    a59c:	andeq	r0, r0, r4, lsl r2
    a5a0:	andeq	r8, r1, r0, lsl #17
    a5a4:	andeq	r5, r0, r4, lsr fp
    a5a8:	andeq	r5, r0, lr, lsr fp
    a5ac:	andeq	r5, r0, r6, lsr fp
    a5b0:	strdeq	r5, [r0], -sl
    a5b4:	andeq	r5, r0, r6, lsr #22
    a5b8:	andeq	r5, r0, r2, lsr #22
    a5bc:	andeq	r5, r0, r6, lsl #30
    a5c0:	andeq	r5, r0, ip, lsr #29
    a5c4:	andeq	r5, r0, r6, lsr #29
    a5c8:	teqcs	pc, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    a5cc:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    a5d0:	beq	fe445df4 <__assert_fail@plt+0xfe443a34>
    a5d4:	ldrlt	r4, [r0, #-664]!	; 0xfffffd68
    a5d8:	blvc	1a060c0 <__assert_fail@plt+0x1a03d00>
    a5dc:	strmi	fp, [ip], -r5, lsl #1
    a5e0:			; <UNDEFINED> instruction: 0xf5b0d823
    a5e4:	tstle	r2, #488	; 0x1e8
    a5e8:			; <UNDEFINED> instruction: 0xf04f4d17
    a5ec:	ldc	3, cr3, [pc, #1020]	; a9f0 <__assert_fail@plt+0x8630>
    a5f0:	ldrbtmi	r5, [sp], #-2834	; 0xfffff4ee
    a5f4:	teqcs	pc, r1, lsl #4
    a5f8:	blvs	18601c <__assert_fail@plt+0x183c5c>
    a5fc:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    a600:	blvs	c5c3c <__assert_fail@plt+0xc387c>
    a604:	mrc	7, 6, APSR_nzcv, cr0, cr7, {7}
    a608:	andlt	r4, r5, r0, lsr #12
    a60c:	stcmi	13, cr11, [pc, #-192]	; a554 <__assert_fail@plt+0x8194>
    a610:	mvnscc	pc, #79	; 0x4f
    a614:	andcs	r9, r1, #1
    a618:	teqcs	pc, sp, ror r4	; <UNPREDICTABLE>
    a61c:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    a620:	mcr	7, 6, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    a624:	andlt	r4, r5, r0, lsr #12
    a628:	stcmi	13, cr11, [r9, #-192]	; 0xffffff40
    a62c:	mvnscc	pc, #79	; 0x4f
    a630:	blpl	105cb4 <__assert_fail@plt+0x1038f4>
    a634:			; <UNDEFINED> instruction: 0xe7dd447d
    a638:	andeq	r0, r0, r0
    a63c:	addmi	r4, pc, r0
    a640:	andeq	r0, r0, r0
    a644:	smlawbmi	lr, r0, r4, r8
    a648:	andeq	r5, r0, r2, lsr #28
    a64c:	andeq	r5, r0, r4, lsl #28
    a650:	ldrdeq	r5, [r0], -r8
    a654:			; <UNDEFINED> instruction: 0x460cb570
    a658:	blhi	c5b14 <__assert_fail@plt+0xc3754>
    a65c:	bmi	131be7c <__assert_fail@plt+0x1319abc>
    a660:	blmi	131bee8 <__assert_fail@plt+0x1319b28>
    a664:	addlt	r4, r2, sl, ror r4
    a668:			; <UNDEFINED> instruction: 0x466958d3
    a66c:	movwls	r6, #6171	; 0x181b
    a670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a674:	ldc	7, cr15, [r0, #988]!	; 0x3dc
    a678:	adcmi	r9, r5, #0, 26
    a67c:	stmdavc	fp!, {r3, r5, r6, ip, lr, pc}
    a680:	blhi	1046148 <__assert_fail@plt+0x1043d88>
    a684:	mrrc	9, 10, fp, r1, cr3
    a688:			; <UNDEFINED> instruction: 0xf0030b18
    a68c:			; <UNDEFINED> instruction: 0x4602feb1
    a690:	strmi	r2, [fp], -r0
    a694:	movwcs	lr, #2502	; 0x9c6
    a698:	blmi	f9cf9c <__assert_fail@plt+0xf9abdc>
    a69c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a6a0:	blls	64710 <__assert_fail@plt+0x62350>
    a6a4:	qdsuble	r4, sl, r5
    a6a8:	ldc	0, cr11, [sp], #8
    a6ac:	vldmdblt	r0!, {d24}
    a6b0:			; <UNDEFINED> instruction: 0x4628493a
    a6b4:			; <UNDEFINED> instruction: 0xf7f74479
    a6b8:	stmdacs	r0, {r1, r5, r6, sl, fp, sp, lr, pc}
    a6bc:	ldmdbmi	r8!, {r0, r1, r3, r6, ip, lr, pc}
    a6c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a6c4:	mrrc	7, 15, pc, sl, cr7	; <UNPREDICTABLE>
    a6c8:	suble	r2, r4, r0, lsl #16
    a6cc:			; <UNDEFINED> instruction: 0x46284935
    a6d0:			; <UNDEFINED> instruction: 0xf7f74479
    a6d4:	stmdacs	r0, {r2, r4, r6, sl, fp, sp, lr, pc}
    a6d8:	ldmdbmi	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}
    a6dc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a6e0:	mcrr	7, 15, pc, ip, cr7	; <UNPREDICTABLE>
    a6e4:	eorsle	r2, fp, r0, lsl #16
    a6e8:			; <UNDEFINED> instruction: 0x46284930
    a6ec:			; <UNDEFINED> instruction: 0xf7f74479
    a6f0:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
    a6f4:	stmdbmi	lr!, {r2, r4, r5, ip, lr, pc}
    a6f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a6fc:	ldc	7, cr15, [lr], #-988	; 0xfffffc24
    a700:	stmdbmi	ip!, {r4, r5, r6, r8, r9, ip, sp, pc}
    a704:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a708:	ldc	7, cr15, [r8], #-988	; 0xfffffc24
    a70c:	stmdbmi	sl!, {r3, r5, r6, r8, r9, ip, sp, pc}
    a710:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a714:	ldc	7, cr15, [r2], #-988	; 0xfffffc24
    a718:	stmdbmi	r8!, {r3, r4, r5, r8, r9, ip, sp, pc}
    a71c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a720:	stc	7, cr15, [ip], #-988	; 0xfffffc24
    a724:	stmdbmi	r6!, {r3, r8, r9, ip, sp, pc}
    a728:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a72c:	stc	7, cr15, [r6], #-988	; 0xfffffc24
    a730:	adcle	r2, r8, r0, lsl #16
    a734:	strtmi	r4, [r8], -r3, lsr #18
    a738:			; <UNDEFINED> instruction: 0xf7f74479
    a73c:	stmdacs	r0, {r5, sl, fp, sp, lr, pc}
    a740:	stmdbmi	r1!, {r0, r5, r7, ip, lr, pc}
    a744:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a748:	ldc	7, cr15, [r8], {247}	; 0xf7
    a74c:	addsle	r2, sl, r0, lsl #16
    a750:	rscscc	pc, pc, pc, asr #32
    a754:	ldc	7, cr14, [pc, #640]	; a9dc <__assert_fail@plt+0x861c>
    a758:	vmul.f64	d7, d8, d8
    a75c:	ldr	r8, [r2, r7, lsl #22]
    a760:	blvc	205de4 <__assert_fail@plt+0x203a24>
    a764:	blhi	20600c <__assert_fail@plt+0x203c4c>
    a768:	ldc	7, cr14, [pc, #564]	; a9a4 <__assert_fail@plt+0x85e4>
    a76c:	vmul.f64	d7, d8, d7
    a770:	str	r8, [r8, r7, lsl #22]
    a774:	bl	ff748758 <__assert_fail@plt+0xff746398>
    a778:	andeq	r0, r0, r0
    a77c:	bicmi	ip, sp, r5, ror #26
    a780:	andeq	r0, r0, r0
    a784:	smlawbmi	lr, r0, r4, r8
    a788:	andeq	r0, r0, r0
    a78c:	addmi	r4, pc, r0
    a790:	strdeq	r8, [r1], -ip
    a794:	andeq	r0, r0, r4, lsl r2
    a798:	andeq	r8, r1, r4, asr #13
    a79c:	andeq	r5, r0, r8, ror r9
    a7a0:	andeq	r5, r0, r2, lsl #19
    a7a4:	andeq	r5, r0, r8, ror r9
    a7a8:	andeq	r5, r0, sl, lsr sp
    a7ac:	andeq	r5, r0, r4, ror #18
    a7b0:	andeq	r5, r0, lr, asr r9
    a7b4:	andeq	r5, r0, r2, asr #26
    a7b8:	andeq	r5, r0, sl, ror #25
    a7bc:	andeq	r5, r0, r6, ror #25
    a7c0:	andeq	r5, r0, r6, lsr #26
    a7c4:	andeq	r5, r0, ip, ror #25
    a7c8:	andeq	r5, r0, r6, ror #25
    a7cc:	strdlt	fp, [r5], r0
    a7d0:	ldrmi	r4, [r6], -r4, lsl #12
    a7d4:			; <UNDEFINED> instruction: 0xf003460d
    a7d8:	msrge	CPSR_fc, #14144	; 0x3740
    a7dc:	movwcs	lr, #2515	; 0x9d3
    a7e0:			; <UNDEFINED> instruction: 0x41ab42a2
    a7e4:	bleq	6058f0 <__assert_fail@plt+0x603530>
    a7e8:	vqdmulh.s<illegal width 8>	d29, d4, d23
    a7ec:	vmvn.i32	d18, #3840	; 0x00000f00
    a7f0:	adcmi	r0, r2, #-268435456	; 0xf0000000
    a7f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a7f8:	blle	5daeac <__assert_fail@plt+0x5d8aec>
    a7fc:	svcvc	0x007af5b4
    a800:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    a804:			; <UNDEFINED> instruction: 0x4c20db20
    a808:	mvnscc	pc, #79	; 0x4f
    a80c:	blpl	5c5e90 <__assert_fail@plt+0x5c3ad0>
    a810:	andcs	r4, r1, #124, 8	; 0x7c000000
    a814:	mcr	1, 4, r2, cr7, cr15, {1}
    a818:	ldrtmi	r6, [r0], -r5, lsl #22
    a81c:	cfstrs	mvf9, [sp]
    a820:			; <UNDEFINED> instruction: 0xf7f76b02
    a824:	ldrtmi	lr, [r0], -r2, asr #27
    a828:	ldcllt	0, cr11, [r0, #20]!
    a82c:			; <UNDEFINED> instruction: 0xf04f4c17
    a830:	ldc	3, cr3, [pc, #1020]	; ac34 <__assert_fail@plt+0x8874>
    a834:	ldrbtmi	r5, [ip], #-2831	; 0xfffff4f1
    a838:	ldcmi	7, cr14, [r5], {235}	; 0xeb
    a83c:	mvnscc	pc, #79	; 0x4f
    a840:	blpl	385ec4 <__assert_fail@plt+0x383b04>
    a844:			; <UNDEFINED> instruction: 0xe7e4447c
    a848:			; <UNDEFINED> instruction: 0xf04f4f12
    a84c:	andcs	r3, r1, #-67108861	; 0xfc000003
    a850:	ldrbtmi	r2, [pc], #-319	; a858 <__assert_fail@plt+0x8498>
    a854:	stmib	sp, {r4, r5, r9, sl, lr}^
    a858:	strls	r4, [r0, -r2, lsl #10]
    a85c:	stc	7, cr15, [r4, #988]!	; 0x3dc
    a860:	andlt	r4, r5, r0, lsr r6
    a864:	svclt	0x0000bdf0
    a868:	andeq	r0, r0, r0
    a86c:	addmi	r4, pc, r0
    a870:	andeq	r0, r0, r0
    a874:	smlawbmi	lr, r0, r4, r8
    a878:	andeq	r0, r0, r0
    a87c:	bicmi	ip, sp, r5, ror #26
    a880:	blcc	fe6bd084 <__assert_fail@plt+0xfe6bacc4>
    a884:	andeq	r0, r0, r0
    a888:	andeq	r5, r0, r4, lsr ip
    a88c:	andeq	r5, r0, r6, lsl #24
    a890:	strdeq	r5, [r0], -r0
    a894:	strdeq	r5, [r0], -sl
    a898:			; <UNDEFINED> instruction: 0xf85369c3
    a89c:	addsmi	r2, r8, #28, 18	; 0x70000
    a8a0:	ldrblt	sp, [r0, #-21]!	; 0xffffffeb
    a8a4:	ldreq	pc, [ip], #-418	; 0xfffffe5e
    a8a8:	ldmib	r3, {r1, r2, r9, sl, lr}^
    a8ac:	ldrmi	r1, [r8], -r2, lsl #10
    a8b0:	tstlt	r1, r9, lsr #32
    a8b4:	bvs	6e29f0 <__assert_fail@plt+0x6e0630>
    a8b8:	andsvs	r6, sl, r3, asr r0
    a8bc:	b	ffc488a0 <__assert_fail@plt+0xffc464e0>
    a8c0:	stmibvs	r2!, {r0, r1, r5, r9, sl, lr}^
    a8c4:			; <UNDEFINED> instruction: 0xf1a2429e
    a8c8:	mvnle	r0, ip, lsl r4
    a8cc:			; <UNDEFINED> instruction: 0x4770bd70
    a8d0:	strmi	r7, [r2], -r3, lsl #16
    a8d4:	andpl	pc, r5, r1, asr #4
    a8d8:	bl	f6dcc <__assert_fail@plt+0xf4a0c>
    a8dc:			; <UNDEFINED> instruction: 0xf8121140
    a8e0:	strmi	r3, [r8], #-3841	; 0xfffff0ff
    a8e4:	mvnsle	r2, r0, lsl #22
    a8e8:			; <UNDEFINED> instruction: 0x47704770
    a8ec:	mvnsmi	lr, #737280	; 0xb4000
    a8f0:	strmi	r4, [r8], -r7, lsl #12
    a8f4:	ldrmi	r4, [r5], -lr, lsl #12
    a8f8:	stc	7, cr15, [r6], {247}	; 0xf7
    a8fc:	eorcc	r4, r5, r0, lsl #13
    a900:	bl	fea488e4 <__assert_fail@plt+0xfea46524>
    a904:	cmnlt	r0, #4, 12	; 0x400000
    a908:	ldrdls	pc, [r4], -r7
    a90c:	andeq	pc, r1, #8, 2
    a910:	eorcc	r4, r4, r1, lsr r6
    a914:	andsls	pc, r4, r4, asr #17
    a918:	b	ff6c88fc <__assert_fail@plt+0xff6c653c>
    a91c:	ldmvs	sl!, {r0, r3, r4, r5, r6, fp, pc}
    a920:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
    a924:			; <UNDEFINED> instruction: 0x61228321
    a928:	bvs	ab7104 <__assert_fail@plt+0xab4d44>
    a92c:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    a930:	stmib	r4, {r0, r1, r3, r5, r9, sp, lr}^
    a934:	andsvs	r1, r3, r7, lsl #4
    a938:			; <UNDEFINED> instruction: 0xf7ff4630
    a93c:	blmi	54a868 <__assert_fail@plt+0x5484a8>
    a940:	andeq	pc, r8, #4, 2
    a944:	vmvn.i32	q10, #9109504	; 0x008b0000
    a948:			; <UNDEFINED> instruction: 0xf8530009
    a94c:	adcvs	r3, r3, r0, lsr #32
    a950:	subsvs	fp, sl, r3, lsl #2
    a954:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    a958:	orreq	lr, r0, r3, lsl #22
    a95c:			; <UNDEFINED> instruction: 0xf84360e1
    a960:	strtmi	r2, [r0], -r0, lsr #32
    a964:	mvnshi	lr, #12386304	; 0xbd0000
    a968:	vmlsl.u8	q10, d9, d11
    a96c:	ldrbtmi	r0, [sl], #-2313	; 0xfffff6f7
    a970:	eorcs	pc, r9, r2, asr r8	; <UNPREDICTABLE>
    a974:	tstlt	r2, r2, lsr #32
    a978:	bmi	222ad0 <__assert_fail@plt+0x220710>
    a97c:	movwcc	lr, #31172	; 0x79c4
    a980:			; <UNDEFINED> instruction: 0x4613447a
    a984:	addeq	lr, r9, #2048	; 0x800
    a988:	eormi	pc, r9, r3, asr #16
    a98c:	ldrb	r6, [r3, r2, rrx]
    a990:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    a994:	andeq	r8, r1, r6, ror #25
    a998:	andeq	r9, r1, lr, asr #25
    a99c:			; <UNDEFINED> instruction: 0x00019cbc
    a9a0:	mvnsmi	lr, sp, lsr #18
    a9a4:	ldrsbmi	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
    a9a8:			; <UNDEFINED> instruction: 0xf834b1e4
    a9ac:	strmi	r5, [r0], r4, lsl #22
    a9b0:	stccc	6, cr4, [r4, #-60]	; 0xffffffc4
    a9b4:	ldcle	13, cr2, [r2], {3}
    a9b8:	adcmi	lr, fp, #20
    a9bc:	stmdahi	r6!, {r1, r4, sl, fp, ip, lr, pc}^
    a9c0:	tstle	r5, r5, lsr lr
    a9c4:	strbmi	r1, [r2], -r1, lsr #26
    a9c8:			; <UNDEFINED> instruction: 0xf7ff4638
    a9cc:	stmdahi	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a9d0:			; <UNDEFINED> instruction: 0xf0233303
    a9d4:	bne	ffb4b5e8 <__assert_fail@plt+0xffb49228>
    a9d8:	cfstrscs	mvf4, [r3, #-112]	; 0xffffff90
    a9dc:	stmdahi	r3!, {r1, r8, sl, fp, ip, lr, pc}
    a9e0:	stmiale	sl!, {r0, r1, r8, r9, fp, sp}^
    a9e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a9e8:	blmi	199d384 <__assert_fail@plt+0x199afc4>
    a9ec:	push	{r1, r3, r4, r5, r6, sl, lr}
    a9f0:			; <UNDEFINED> instruction: 0x460447f0
    a9f4:	ldrsbtlt	r5, [sl], r3
    a9f8:	ldmdavs	fp, {r7, fp, pc}
    a9fc:			; <UNDEFINED> instruction: 0xf04f9339
    aa00:			; <UNDEFINED> instruction: 0xf1a00300
    aa04:	blcs	4b64c <__assert_fail@plt+0x4928c>
    aa08:	addshi	pc, r1, r0, lsl #4
    aa0c:	blcs	7e4aa0 <__assert_fail@plt+0x7e26e0>
    aa10:	adcshi	pc, r0, r0, asr #4
    aa14:			; <UNDEFINED> instruction: 0xf1046961
    aa18:	bmi	16cca60 <__assert_fail@plt+0x16ca6a0>
    aa1c:	streq	pc, [r9, #-961]	; 0xfffffc3f
    aa20:			; <UNDEFINED> instruction: 0xf852447a
    aa24:	ldmdblt	sp, {r0, r2, r5, ip, lr}
    aa28:	stmdavs	sp!, {r3, r5, r6, sp, lr, pc}
    aa2c:	rsble	r2, r5, r0, lsl #26
    aa30:	addsmi	r6, r1, #1736704	; 0x1a8000
    aa34:	ldmdacs	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    aa38:	addhi	pc, r5, r0
    aa3c:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    aa40:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    aa44:	tstls	r0, r0, lsr #22
    aa48:	eoreq	pc, r0, #4, 2
    aa4c:			; <UNDEFINED> instruction: 0x46482135
    aa50:	blx	1b46a64 <__assert_fail@plt+0x1b446a4>
    aa54:	tstlt	r1, #98304	; 0x18000
    aa58:	vstrne.16	s12, [ip, #-326]	; 0xfffffeba	; <UNPREDICTABLE>
    aa5c:	eoreq	pc, r4, r5, lsl #2
    aa60:			; <UNDEFINED> instruction: 0x612b4621
    aa64:	ldmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa68:	ldmib	r5, {r3, r6, r7, r8, ip, sp, pc}^
    aa6c:	andsvs	r3, r3, r2, lsl #4
    aa70:	subsvs	fp, sl, r3, lsl #2
    aa74:			; <UNDEFINED> instruction: 0xf7ff4620
    aa78:	blmi	114a72c <__assert_fail@plt+0x114836c>
    aa7c:	andeq	pc, r8, #1073741825	; 0x40000001
    aa80:	vmvn.i32	q10, #9109504	; 0x008b0000
    aa84:			; <UNDEFINED> instruction: 0xf8530009
    aa88:	adcvs	r3, fp, r0, lsr #32
    aa8c:	subsvs	fp, sl, r3, lsl #2
    aa90:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    aa94:	orreq	lr, r0, r3, lsl #22
    aa98:	eorcs	pc, r0, r3, asr #16
    aa9c:	cdpls	0, 3, cr6, cr7, cr9, {7}
    aaa0:	rsble	r2, r2, r0, lsl #28
    aaa4:	blvc	148b84 <__assert_fail@plt+0x1467c4>
    aaa8:	svccc	0x000469eb
    aaac:			; <UNDEFINED> instruction: 0xf1a32f03
    aab0:			; <UNDEFINED> instruction: 0xdc160a1c
    aab4:	adcsmi	lr, ip, #24
    aab8:	ldmdahi	r3!, {r1, r2, r4, sl, fp, ip, lr, pc}^
    aabc:	tstle	r9, r5, lsr fp
    aac0:	msreq	CPSR_s, sl, lsl #2
    aac4:			; <UNDEFINED> instruction: 0xf7f71d30
    aac8:	stmdblt	r8!, {r1, r5, r7, r8, fp, sp, lr, pc}^
    aacc:			; <UNDEFINED> instruction: 0x301cf8da
    aad0:	beq	747164 <__assert_fail@plt+0x744da4>
    aad4:			; <UNDEFINED> instruction: 0xf0243403
    aad8:	blne	fcbaec <__assert_fail@plt+0xfc972c>
    aadc:	svccs	0x00034426
    aae0:	ldmdahi	r4!, {r1, r8, sl, fp, ip, lr, pc}
    aae4:	stmiale	r6!, {r0, r1, sl, fp, sp}^
    aae8:			; <UNDEFINED> instruction: 0xf7ff4628
    aaec:			; <UNDEFINED> instruction: 0x4628fed5
    aaf0:	strbmi	r4, [r1], -sl, asr #12
    aaf4:			; <UNDEFINED> instruction: 0xff54f7ff
    aaf8:	ands	r2, r9, r0
    aafc:	andsle	r2, r6, r1, lsl r8
    ab00:			; <UNDEFINED> instruction: 0xf44fad03
    ab04:	blcc	81af0c <__assert_fail@plt+0x818b4c>
    ab08:			; <UNDEFINED> instruction: 0xf1049100
    ab0c:	teqcs	r5, r0, lsr #4
    ab10:			; <UNDEFINED> instruction: 0xf0034628
    ab14:	stmdbls	r6, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
    ab18:	tstcc	r4, r9, asr #2
    ab1c:	strbmi	r2, [r0], -r0, lsl #4
    ab20:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    ab24:			; <UNDEFINED> instruction: 0x462ab118
    ab28:			; <UNDEFINED> instruction: 0xf7ff4641
    ab2c:	andcs	pc, r0, r9, lsr pc	; <UNPREDICTABLE>
    ab30:	blmi	51d398 <__assert_fail@plt+0x51afd8>
    ab34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ab38:	blls	e64ba8 <__assert_fail@plt+0xe627e8>
    ab3c:	tstle	ip, sl, asr r0
    ab40:	pop	{r1, r3, r4, r5, ip, sp, pc}
    ab44:			; <UNDEFINED> instruction: 0x462887f0
    ab48:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    ab4c:	andcc	lr, r2, #3489792	; 0x354000
    ab50:	tstlt	r3, r3, lsl r0
    ab54:	ldmib	r5, {r1, r3, r4, r6, sp, lr}^
    ab58:	andsvs	r3, r3, r0, lsl #4
    ab5c:	subsvs	fp, sl, r3, lsl #2
    ab60:			; <UNDEFINED> instruction: 0xf7f74628
    ab64:	mulcs	r0, lr, r9
    ab68:	strtmi	lr, [r8], -r2, ror #15
    ab6c:	mrc2	7, 4, pc, cr4, cr15, {7}
    ab70:			; <UNDEFINED> instruction: 0xe7dd4630
    ab74:	rscscc	pc, pc, pc, asr #32
    ab78:			; <UNDEFINED> instruction: 0xf7f7e7da
    ab7c:	svclt	0x0000e9da
    ab80:	andeq	r8, r1, r4, ror r3
    ab84:	andeq	r0, r0, r4, lsl r2
    ab88:	andeq	r9, r1, ip, lsl ip
    ab8c:			; <UNDEFINED> instruction: 0x00018bbc
    ab90:	andeq	r8, r1, sl, lsr #23
    ab94:	andeq	r8, r1, ip, lsr #4
    ab98:	ldrsbgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    ab9c:	addvs	pc, r4, #1325400064	; 0x4f000000
    aba0:	ldrblt	r4, [r0, #2869]!	; 0xb35
    aba4:			; <UNDEFINED> instruction: 0xf2ad44fc
    aba8:	strmi	r4, [pc], -ip, ror #26
    abac:			; <UNDEFINED> instruction: 0xf85cac11
    abb0:	cdpge	0, 0, cr3, cr5, cr3, {0}
    abb4:	strmi	r2, [r5], -r0, lsl #2
    abb8:	ldmdavs	fp, {r5, r9, sl, lr}
    abbc:	strbtcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    abc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    abc4:	b	ff8c8ba8 <__assert_fail@plt+0xff8c67e8>
    abc8:	tstcs	r0, r0, lsr r2
    abcc:	ldrtmi	r2, [r0], -r0, lsr #6
    abd0:	tstcs	r2, #35	; 0x23
    abd4:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    abd8:	cmnvs	r7, r3, rrx
    abdc:	b	ff5c8bc0 <__assert_fail@plt+0xff5c6800>
    abe0:	tstcs	r0, r0, lsr r6
    abe4:			; <UNDEFINED> instruction: 0xff92f001
    abe8:	svclt	0x00b82800
    abec:	blle	c93bf4 <__assert_fail@plt+0xc91834>
    abf0:	andscs	r2, sp, #603979776	; 0x24000000
    abf4:	orrvs	pc, r4, pc, asr #8
    abf8:			; <UNDEFINED> instruction: 0xf0034620
    abfc:	orrslt	pc, sp, r5, asr #16
    ac00:			; <UNDEFINED> instruction: 0xf7fe4628
    ac04:	stmdacs	r0, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
    ac08:	svclt	0x000c4628
    ac0c:	eorscs	r2, r5, #805306368	; 0x30000000
    ac10:			; <UNDEFINED> instruction: 0xf7f79203
    ac14:	bls	105604 <__assert_fail@plt+0x103244>
    ac18:	vst1.8	{d20-d22}, [pc :128], fp
    ac1c:	andcc	r6, r1, r4, lsl #3
    ac20:	strtmi	r9, [r0], -r0
    ac24:			; <UNDEFINED> instruction: 0xffd0f002
    ac28:	strtmi	sl, [r1], -r4, lsl #26
    ac2c:			; <UNDEFINED> instruction: 0x462a4630
    ac30:	ldc2l	0, cr15, [r4, #-8]
    ac34:	svclt	0x00b82800
    ac38:	blle	253c40 <__assert_fail@plt+0x251880>
    ac3c:	tstcs	r0, r8, lsr #16
    ac40:	mrc2	7, 6, pc, cr2, cr15, {7}
    ac44:	stmdavs	r8!, {r2, r9, sl, lr}
    ac48:	stmdbvs	r4, {r2, r8, fp, ip, sp, pc}^
    ac4c:	stmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac50:			; <UNDEFINED> instruction: 0xf0014630
    ac54:	bmi	28a678 <__assert_fail@plt+0x2882b8>
    ac58:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ac5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac60:	strbtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    ac64:	qaddle	r4, sl, r3
    ac68:	vmax.s8	d4, d13, d16
    ac6c:	ldcllt	13, cr4, [r0, #432]!	; 0x1b0
    ac70:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac74:			; <UNDEFINED> instruction: 0x000181bc
    ac78:	andeq	r0, r0, r4, lsl r2
    ac7c:	andeq	r8, r1, r6, lsl #2
    ac80:	addlt	fp, r3, r0, lsr r5
    ac84:	tstcs	r0, #1792	; 0x700
    ac88:	ldrmi	r4, [r9], -r7, lsl #26
    ac8c:	andls	r4, r1, ip, ror r4
    ac90:	andcs	r4, r1, #2097152000	; 0x7d000000
    ac94:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    ac98:	bl	fe1c8c7c <__assert_fail@plt+0xfe1c68bc>
    ac9c:	andlt	r4, r3, r0, lsr #12
    aca0:	svclt	0x0000bd30
    aca4:	andeq	r8, r1, ip, lsl #19
    aca8:	andeq	r5, r0, r8, lsr r8
    acac:	blmi	7f72f4 <__assert_fail@plt+0x7f4f34>
    acb0:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    acb4:	streq	pc, [r9], #-960	; 0xfffffc40
    acb8:	addlt	r4, r2, r5, lsl #12
    acbc:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    acc0:	and	fp, sl, r0, lsl r9
    acc4:	cmplt	r0, r0, lsl #16
    acc8:	addsmi	r6, r5, #1081344	; 0x108000
    accc:	strdcc	sp, [r4], -sl	; <UNPREDICTABLE>
    acd0:	ldcllt	0, cr11, [r0, #-8]!
    acd4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    acd8:			; <UNDEFINED> instruction: 0x46294770
    acdc:			; <UNDEFINED> instruction: 0xf7ff2000
    ace0:	adcmi	pc, r8, #364	; 0x16c
    ace4:	blmi	4ff118 <__assert_fail@plt+0x4fcd58>
    ace8:			; <UNDEFINED> instruction: 0xf853447b
    acec:	ldmdblt	r0, {r2, r5}
    acf0:	stmdavs	r0, {r0, r2, sp, lr, pc}
    acf4:	stmdbvs	r2, {r3, r4, r8, ip, sp, pc}^
    acf8:			; <UNDEFINED> instruction: 0xd1fa4295
    acfc:	stcmi	7, cr14, [lr], {231}	; 0xe7
    ad00:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    ad04:			; <UNDEFINED> instruction: 0x46213410
    ad08:	ldm	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad0c:			; <UNDEFINED> instruction: 0x4620b110
    ad10:	ldcllt	0, cr11, [r0, #-8]!
    ad14:	tstcs	r0, #9, 28	; 0x90
    ad18:	andcs	r4, r1, #26214400	; 0x1900000
    ad1c:			; <UNDEFINED> instruction: 0x4620447e
    ad20:	strls	r9, [r0], -r1, lsl #10
    ad24:	bl	1048d08 <__assert_fail@plt+0x1046948>
    ad28:	ldrb	r4, [r1, r0, lsr #12]
    ad2c:	andeq	r9, r1, sl, lsl #19
    ad30:	strdeq	r5, [r0], -sl
    ad34:	andeq	r9, r1, r4, asr r9
    ad38:	andeq	r8, r1, r6, lsl r9
    ad3c:	andeq	r5, r0, ip, lsr #15
    ad40:	blmi	277308 <__assert_fail@plt+0x274f48>
    ad44:	andeq	pc, r9, #192, 6
    ad48:			; <UNDEFINED> instruction: 0xf853447b
    ad4c:	ldmdblt	r3, {r1, r5, ip, sp}
    ad50:	ldmdavs	fp, {r1, r2, sp, lr, pc}
    ad54:	ldmdbvs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    ad58:			; <UNDEFINED> instruction: 0xd1fa4290
    ad5c:			; <UNDEFINED> instruction: 0x47708b18
    ad60:	rscscc	pc, pc, pc, asr #32
    ad64:	svclt	0x00004770
    ad68:	strdeq	r9, [r1], -r4
    ad6c:	blmi	277314 <__assert_fail@plt+0x274f54>
    ad70:	andeq	pc, r9, #192, 6
    ad74:			; <UNDEFINED> instruction: 0xf853447b
    ad78:	ldmdblt	r3, {r1, r5, ip, sp}
    ad7c:	ldmdavs	fp, {r1, r2, sp, lr, pc}
    ad80:	ldmdbvs	sl, {r0, r1, r5, r8, ip, sp, pc}^
    ad84:			; <UNDEFINED> instruction: 0xd1fa4290
    ad88:			; <UNDEFINED> instruction: 0x47706918
    ad8c:	rscscc	pc, pc, pc, asr #32
    ad90:	svclt	0x00004770
    ad94:	andeq	r9, r1, r8, asr #17
    ad98:	blmi	8dd628 <__assert_fail@plt+0x8db268>
    ad9c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    ada0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    ada4:	strmi	r4, [r4], -r5, lsl #12
    ada8:	movwls	r6, #6171	; 0x181b
    adac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    adb0:			; <UNDEFINED> instruction: 0xf7ffb198
    adb4:	blmi	78a3f0 <__assert_fail@plt+0x788030>
    adb8:	vmvn.i32	q10, #9109504	; 0x008b0000
    adbc:			; <UNDEFINED> instruction: 0xf8530009
    adc0:	ldmdblt	r4, {r5, lr}
    adc4:	stmdavs	r4!, {r2, r4, sp, lr, pc}
    adc8:			; <UNDEFINED> instruction: 0xf104b194
    adcc:			; <UNDEFINED> instruction: 0x4629001c
    add0:	ldmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    add4:	mvnsle	r2, r0, lsl #16
    add8:	bmi	565170 <__assert_fail@plt+0x562db0>
    addc:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    ade0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ade4:	subsmi	r9, sl, r1, lsl #22
    ade8:			; <UNDEFINED> instruction: 0x4620d119
    adec:	ldclt	0, cr11, [r0, #-12]!
    adf0:	strtmi	r2, [r8], -r0, lsl #2
    adf4:	mrc2	7, 6, pc, cr0, cr15, {7}
    adf8:	stmdacs	r0, {r2, r9, sl, lr}
    adfc:	strtmi	sp, [r8], -sp, ror #3
    ae00:	b	fe648de4 <__assert_fail@plt+0xfe646a24>
    ae04:	stmdacs	r0, {r2, r9, sl, lr}
    ae08:	stmdbmi	sl, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    ae0c:	strbtmi	r4, [sl], -r8, lsr #12
    ae10:			; <UNDEFINED> instruction: 0xf7f74479
    ae14:	stmdacs	r1, {r4, r5, r7, r8, fp, sp, lr, pc}
    ae18:	stcls	15, cr11, [r0], {8}
    ae1c:			; <UNDEFINED> instruction: 0xf7f7e7dd
    ae20:	svclt	0x0000e888
    ae24:	andeq	r7, r1, r4, asr #31
    ae28:	andeq	r0, r0, r4, lsl r2
    ae2c:	andeq	r8, r1, r4, lsl #17
    ae30:	andeq	r7, r1, r2, lsl #31
    ae34:			; <UNDEFINED> instruction: 0x000056b8
    ae38:			; <UNDEFINED> instruction: 0xf3c04b0d
    ae3c:	ldrbtmi	r0, [fp], #-521	; 0xfffffdf7
    ae40:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ae44:	ands	fp, r2, fp, lsl #18
    ae48:	ldmdbvs	sl, {r0, r1, r7, r8, ip, sp, pc}^
    ae4c:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
    ae50:			; <UNDEFINED> instruction: 0xd1f94290
    ae54:	andsvs	r6, r3, sl, asr #16
    ae58:	subsvs	fp, sl, r3, lsl #2
    ae5c:	andcc	lr, r2, #3424256	; 0x344000
    ae60:	tstlt	r3, r3, lsl r0
    ae64:			; <UNDEFINED> instruction: 0x4608605a
    ae68:	ldmdalt	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae6c:			; <UNDEFINED> instruction: 0x47704770
    ae70:	strdeq	r9, [r1], -lr
    ae74:	svcmi	0x0016b5f8
    ae78:	ldrbtmi	r4, [pc], #-3606	; ae80 <__assert_fail@plt+0x8ac0>
    ae7c:	bvs	f5c07c <__assert_fail@plt+0xf59cbc>
    ae80:	ldfltp	f3, [r8, #20]!
    ae84:	strmi	r4, [r4], -r9, lsr #12
    ae88:			; <UNDEFINED> instruction: 0xf8cef002
    ae8c:	blle	5d4e94 <__assert_fail@plt+0x5d2ad4>
    ae90:			; <UNDEFINED> instruction: 0x462b4911
    ae94:	strtmi	r4, [sl], -r0, lsr #12
    ae98:			; <UNDEFINED> instruction: 0xf0025871
    ae9c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    aea0:	movwcs	fp, #8100	; 0x1fa4
    aea4:	ble	ffb23798 <__assert_fail@plt+0xffb213d8>
    aea8:	andscs	r4, r0, #12, 22	; 0x3000
    aeac:	tstcs	r1, ip, lsl #16
    aeb0:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    aeb4:			; <UNDEFINED> instruction: 0xf7f7681b
    aeb8:	andcs	lr, r1, r6, lsl #17
    aebc:	ldmdb	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aec0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    aec4:	stmda	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aec8:			; <UNDEFINED> instruction: 0xf7f72001
    aecc:	svclt	0x0000e90c
    aed0:	muleq	r1, lr, r7
    aed4:	andeq	r7, r1, r4, ror #29
    aed8:	andeq	r0, r0, r4, lsr #4
    aedc:	andeq	r0, r0, ip, lsr #4
    aee0:	andeq	r5, r0, lr, lsr r6
    aee4:	andeq	r5, r0, r2, lsl r6
    aee8:	svcmi	0x00f0e92d
    aeec:	addlt	r2, r3, r4, lsl #18
    aef0:	strmi	r4, [r8], r2, lsl #13
    aef4:	svcls	0x000c4699
    aef8:	ldmdbcs	r0, {r6, ip, lr, pc}
    aefc:	vrhadd.s8	d29, d0, d7
    af00:	vrhadd.s8	d19, d0, d1
    af04:	addsmi	r3, sl, #-603979776	; 0xdc000000
    af08:	addmi	fp, sl, #24, 30	; 0x60
    af0c:			; <UNDEFINED> instruction: 0xf89ad048
    af10:			; <UNDEFINED> instruction: 0xf04f0000
    af14:	stcmi	3, cr3, [r5], #-1020	; 0xfffffc04
    af18:	ldrtmi	r2, [r9], -r1, lsl #4
    af1c:	ldrbtmi	r9, [ip], #-1
    af20:	strls	r4, [r0], #-1608	; 0xfffff9b8
    af24:	b	1048f08 <__assert_fail@plt+0x1046b48>
    af28:	svclt	0x00c82f02
    af2c:	svceq	0x0001f1b8
    af30:			; <UNDEFINED> instruction: 0xf8dfdd20
    af34:			; <UNDEFINED> instruction: 0x4656b07c
    af38:	ldrbtmi	r2, [fp], #1282	; 0x502
    af3c:			; <UNDEFINED> instruction: 0xf8164634
    af40:	strcc	r0, [r2], #-3841	; 0xfffff0ff
    af44:	bl	fe911d30 <__assert_fail@plt+0xfe90f970>
    af48:			; <UNDEFINED> instruction: 0xf04f040a
    af4c:	strdls	r3, [r1], -pc	; <UNPREDICTABLE>
    af50:	bl	25375c <__assert_fail@plt+0x25139c>
    af54:			; <UNDEFINED> instruction: 0xf8cd0005
    af58:			; <UNDEFINED> instruction: 0xf7f7b000
    af5c:	strbmi	lr, [r4, #-2598]	; 0xfffff5da
    af60:	streq	pc, [r3, #-261]	; 0xfffffefb
    af64:	strcs	fp, [r0], #-4012	; 0xfffff054
    af68:	adcmi	r2, pc, #16777216	; 0x1000000
    af6c:	strcs	fp, [r0], #-4056	; 0xfffff028
    af70:	mvnle	r2, r0, lsl #24
    af74:	andlt	r4, r3, r8, asr #12
    af78:	svchi	0x00f0e8bd
    af7c:	tsteq	r8, r2, lsr #32	; <UNPREDICTABLE>
    af80:	movwcc	pc, #41536	; 0xa240	; <UNPREDICTABLE>
    af84:	svclt	0x0018429a
    af88:	svcvc	0x0040f5b1
    af8c:			; <UNDEFINED> instruction: 0x4601d1bf
    af90:			; <UNDEFINED> instruction: 0x464a463b
    af94:	andlt	r2, r3, r2
    af98:	svcmi	0x00f0e8bd
    af9c:	ldmiblt	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    afa0:	ldrtmi	r4, [fp], -r1, lsl #12
    afa4:	andcs	r4, sl, sl, asr #12
    afa8:	svclt	0x0000e7f5
    afac:	andeq	r5, r0, lr, ror #7
    afb0:	andeq	r5, r0, sl, asr #11
    afb4:	svcmi	0x00f0e92d
    afb8:	ldrmi	r4, [r3], r1, lsl #13
    afbc:	bmi	f9c804 <__assert_fail@plt+0xf9a444>
    afc0:	blmi	fb72e4 <__assert_fail@plt+0xfb4f24>
    afc4:	ldrbtmi	r4, [sl], #-1551	; 0xfffff9f1
    afc8:	ldmpl	r3, {r1, r2, r3, r5, r8, sp}^
    afcc:	movtls	r6, #22555	; 0x581b
    afd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    afd4:	stmia	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    afd8:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    afdc:	lslslt	r9, r1, #6
    afe0:	andcs	sl, r2, #768	; 0x300
    afe4:			; <UNDEFINED> instruction: 0x46204659
    afe8:			; <UNDEFINED> instruction: 0xffc4f7fd
    afec:	cmple	r0, r0, lsl #16
    aff0:	mcrrle	15, 0, r2, fp, cr3
    aff4:	rscscc	pc, pc, pc, asr #32
    aff8:	blmi	c1d8c8 <__assert_fail@plt+0xc1b508>
    affc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b000:	blls	1165070 <__assert_fail@plt+0x1162cb0>
    b004:	cmple	r5, sl, asr r0
    b008:	pop	{r0, r1, r2, r6, ip, sp, pc}
    b00c:	svccs	0x00008ff0
    b010:			; <UNDEFINED> instruction: 0xf8dfdd4e
    b014:			; <UNDEFINED> instruction: 0xf109a0b4
    b018:	strtmi	r3, [pc], #-1535	; b020 <__assert_fail@plt+0x8c60>
    b01c:	ldrbtmi	sl, [sl], #3586	; 0xe02
    b020:	and	r4, ip, r0, lsl #13
    b024:	bcs	fffe50f4 <__assert_fail@plt+0xfffe2d34>
    b028:	stcne	8, cr13, [r8], #212	; 0xd4
    b02c:	bl	fe8271dc <__assert_fail@plt+0xfe824e1c>
    b030:	strcc	r0, [r1, #-9]
    b034:	sbcsle	r2, pc, r0, lsl #24
    b038:	ldrhtle	r4, [r7], -sp
    b03c:	teqcs	sl, r3, lsr #13
    b040:			; <UNDEFINED> instruction: 0xf7f74658
    b044:	strmi	lr, [r4], -lr, ror #16
    b048:			; <UNDEFINED> instruction: 0xf804b108
    b04c:	ldrtmi	r8, [r2], -r1, lsl #22
    b050:			; <UNDEFINED> instruction: 0x46584651
    b054:	stm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b058:	rscle	r2, r3, r1, lsl #16
    b05c:	ldrbmi	r9, [fp], -r1, lsl #24
    b060:	tstcs	r1, sl, lsl r8
    b064:	stmdapl	r0!, {r1, r3, r4, r9, fp, lr}
    b068:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    b06c:	stmia	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b070:	stcls	7, cr14, [r1], {192}	; 0xc0
    b074:	ldmdami	r5, {r0, r1, r3, r4, r6, r9, sl, lr}
    b078:	bmi	593484 <__assert_fail@plt+0x5910c4>
    b07c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    b080:			; <UNDEFINED> instruction: 0xf7f76800
    b084:			; <UNDEFINED> instruction: 0xf04fe8b6
    b088:			; <UNDEFINED> instruction: 0xe7b530ff
    b08c:	andcs	r6, r4, r3, lsr #17
    b090:	andcc	pc, r0, r9, asr #17
    b094:	stcmi	7, cr14, [sp], {176}	; 0xb0
    b098:	stmdals	r1, {r0, r9, sl, lr}
    b09c:	bmi	39ca10 <__assert_fail@plt+0x39a650>
    b0a0:	ldrbtmi	r5, [sl], #-2304	; 0xfffff700
    b0a4:			; <UNDEFINED> instruction: 0xf7f76800
    b0a8:	str	lr, [r3, r4, lsr #17]!
    b0ac:	str	r3, [r3, r1]!
    b0b0:	str	r2, [r1, r1]!
    b0b4:	svc	0x003cf7f6
    b0b8:	muleq	r1, sl, sp
    b0bc:	andeq	r0, r0, r4, lsl r2
    b0c0:	andeq	r7, r1, r6, lsl #27
    b0c4:	andeq	r7, r1, r4, ror #26
    b0c8:	andeq	r5, r0, sl, lsl #10
    b0cc:	andeq	r0, r0, ip, lsr #4
    b0d0:	andeq	r5, r0, r4, lsr #9
    b0d4:	andeq	r5, r0, lr, lsl #9
    b0d8:	andeq	r5, r0, sl, ror #8
    b0dc:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    b0e0:	stmdblt	r0, {r2, r3, r4, r5, r6, sl, lr}
    b0e4:	blmi	4fa5cc <__assert_fail@plt+0x4f820c>
    b0e8:	stmiapl	r3!, {r0, r2, r3, r9, sl, lr}^
    b0ec:			; <UNDEFINED> instruction: 0xf0006818
    b0f0:	bmi	48aba4 <__assert_fail@plt+0x4887e4>
    b0f4:	andsvs	r4, r0, sl, ror r4
    b0f8:	blmi	437740 <__assert_fail@plt+0x435380>
    b0fc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b100:	vstrcs.16	s22, [r0, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    b104:	blmi	3bf4c4 <__assert_fail@plt+0x3bd104>
    b108:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b10c:	ldrhtmi	lr, [r8], -sp
    b110:	svclt	0x003cf000
    b114:			; <UNDEFINED> instruction: 0xf0002101
    b118:	stccs	14, cr15, [r0, #-788]	; 0xfffffcec
    b11c:	ldrb	sp, [r2, r2, ror #1]!
    b120:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    b124:	svc	0x0036f7f6
    b128:			; <UNDEFINED> instruction: 0xf7f62001
    b12c:	svclt	0x0000efdc
    b130:	andeq	r7, r1, r0, lsl #25
    b134:	andeq	r0, r0, r0, ror r2
    b138:	andeq	sl, r1, r8, asr #10
    b13c:	andeq	r0, r0, r0, lsl #5
    b140:	andeq	sl, r1, r4, lsr r5
    b144:	andeq	r5, r0, sl, lsl #8
    b148:	strb	r2, [r7, r1, lsl #2]
    b14c:	cfstr32mi	mvfx11, [r6], {16}
    b150:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    b154:			; <UNDEFINED> instruction: 0xf000b130
    b158:	strtmi	pc, [r0], -r7, lsr #30
    b15c:			; <UNDEFINED> instruction: 0x4010e8bd
    b160:	cdplt	0, 7, cr15, cr14, cr0, {0}
    b164:	svclt	0x0000bd10
    b168:	andeq	sl, r1, ip, ror #9
    b16c:	ldr	r2, [r5, r0, lsl #2]!
    b170:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    b174:	tstlt	fp, r3, lsl #16
    b178:	cdplt	0, 7, cr15, cr2, cr0, {0}
    b17c:	svclt	0x00004770
    b180:	andeq	sl, r1, sl, asr #9
    b184:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    b188:	stmdacc	r0, {r3, r4, fp, sp, lr}
    b18c:	andcs	fp, r1, r8, lsl pc
    b190:	svclt	0x00004770
    b194:			; <UNDEFINED> instruction: 0x0001a4b6
    b198:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b19c:			; <UNDEFINED> instruction: 0x47706818
    b1a0:	andeq	sl, r1, r2, lsr #9
    b1a4:			; <UNDEFINED> instruction: 0x4601b510
    b1a8:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    b1ac:	teqlt	r8, r0, lsr #16
    b1b0:			; <UNDEFINED> instruction: 0xf000b111
    b1b4:	stmdavs	r0!, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    b1b8:			; <UNDEFINED> instruction: 0x4010e8bd
    b1bc:	cdplt	0, 12, cr15, cr14, cr0, {0}
    b1c0:	svclt	0x0000bd10
    b1c4:	muleq	r1, r2, r4
    b1c8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    b1cc:	tstlt	r8, r8, lsl r8
    b1d0:	cdplt	0, 12, cr15, cr6, cr0, {0}
    b1d4:	svclt	0x00004770
    b1d8:	andeq	sl, r1, r2, ror r4
    b1dc:			; <UNDEFINED> instruction: 0xf010b510
    b1e0:	stcmi	15, cr0, [lr], {6}
    b1e4:	ldrbtmi	r4, [ip], #-1546	; 0xfffff9f6
    b1e8:	andle	r6, sl, r3, lsr #16
    b1ec:	tstlt	r9, fp, asr r1
    b1f0:			; <UNDEFINED> instruction: 0xf0004618
    b1f4:	stmdavs	r3!, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    b1f8:			; <UNDEFINED> instruction: 0x4010e8bd
    b1fc:			; <UNDEFINED> instruction: 0xf0004618
    b200:	smlabtlt	r3, r5, lr, fp
    b204:			; <UNDEFINED> instruction: 0xf010bd10
    b208:	rscsle	r0, fp, r5, lsl #30
    b20c:	andcs	r4, r1, r4, lsl #18
    b210:			; <UNDEFINED> instruction: 0x4010e8bd
    b214:			; <UNDEFINED> instruction: 0xf7f64479
    b218:	svclt	0x0000bfd7
    b21c:	andeq	sl, r1, r6, asr r4
    b220:	strdeq	r5, [r0], -r4
    b224:			; <UNDEFINED> instruction: 0xf0104b0a
    b228:	ldrbtmi	r0, [fp], #-3846	; 0xfffff0fa
    b22c:	andle	r6, r3, fp, lsl r8
    b230:	ldrmi	fp, [r8], -r3, lsr #2
    b234:	cdplt	0, 11, cr15, cr8, cr0, {0}
    b238:	ldrbmi	fp, [r0, -r3, lsl #2]!
    b23c:	svceq	0x0005f010
    b240:			; <UNDEFINED> instruction: 0x460ad0fb
    b244:	andcs	r4, r1, r3, lsl #18
    b248:			; <UNDEFINED> instruction: 0xf7f64479
    b24c:	svclt	0x0000bfbd
    b250:	andeq	sl, r1, r2, lsl r4
    b254:	andeq	r5, r0, r0, asr #9
    b258:			; <UNDEFINED> instruction: 0xf010b4f0
    b25c:	ldcmi	15, cr0, [r1], {6}
    b260:	svcmi	0x00114615
    b264:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    b268:	ldrbtmi	r9, [pc], #-2564	; b270 <__assert_fail@plt+0x8eb0>
    b26c:	andle	r6, r6, r4, lsr #16
    b270:	orrslt	fp, r5, r4, asr #2
    b274:	strtmi	r4, [r0], -r9, lsr #12
    b278:			; <UNDEFINED> instruction: 0xf000bcf0
    b27c:	smlatblt	ip, r1, pc, fp	; <UNPREDICTABLE>
    b280:			; <UNDEFINED> instruction: 0x4770bcf0
    b284:	svceq	0x0005f010
    b288:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    b28c:			; <UNDEFINED> instruction: 0x46324613
    b290:	ldcllt	8, cr5, [r0], #224	; 0xe0
    b294:			; <UNDEFINED> instruction: 0xf0006800
    b298:			; <UNDEFINED> instruction: 0x4620bbf5
    b29c:	ldcllt	6, cr4, [r0], #68	; 0x44
    b2a0:	cdplt	0, 15, cr15, cr8, cr0, {0}
    b2a4:	ldrdeq	sl, [r1], -r6
    b2a8:	strdeq	r7, [r1], -r6
    b2ac:	andeq	r0, r0, r0, ror r2
    b2b0:			; <UNDEFINED> instruction: 0xf010b4f0
    b2b4:	ldcmi	15, cr0, [r3], {6}
    b2b8:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    b2bc:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    b2c0:	ldrbtmi	r6, [ip], #1796	; 0x704
    b2c4:	andle	r6, r9, r4, lsr #16
    b2c8:			; <UNDEFINED> instruction: 0x4615b15c
    b2cc:			; <UNDEFINED> instruction: 0x4632463b
    b2d0:	strtmi	fp, [r9], -r5, lsr #3
    b2d4:	ldcllt	6, cr4, [r0], #128	; 0x80
    b2d8:	svclt	0x007ef000
    b2dc:	ldfltp	f3, [r0], #48	; 0x30
    b2e0:			; <UNDEFINED> instruction: 0xf0104770
    b2e4:	rscsle	r0, sl, r5, lsl #30
    b2e8:	ldrmi	r4, [sl], -r8, lsl #16
    b2ec:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    b2f0:	strvs	lr, [r4, -sp, asr #19]
    b2f4:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    b2f8:	bllt	ff147300 <__assert_fail@plt+0xff144f40>
    b2fc:	ldcllt	6, cr4, [r0], #128	; 0x80
    b300:	cdplt	0, 13, cr15, cr0, cr0, {0}
    b304:	andeq	sl, r1, r0, lsl #7
    b308:	muleq	r1, lr, sl
    b30c:	andeq	r0, r0, r0, ror r2
    b310:			; <UNDEFINED> instruction: 0xf010b4f0
    b314:	ldcmi	15, cr0, [r2], {6}
    b318:	svcmi	0x00124615
    b31c:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    b320:	mulscs	r0, sp, r8
    b324:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    b328:	cmplt	r4, r6
    b32c:			; <UNDEFINED> instruction: 0x4629b195
    b330:	ldcllt	6, cr4, [r0], #128	; 0x80
    b334:	svclt	0x0010f000
    b338:	ldfltp	f3, [r0], #48	; 0x30
    b33c:			; <UNDEFINED> instruction: 0xf0104770
    b340:	rscsle	r0, sl, r5, lsl #30
    b344:	ldrmi	r4, [r3], -r8, lsl #16
    b348:	ldmdapl	r8!, {r1, r4, r5, r9, sl, lr}
    b34c:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    b350:	bllt	fe647358 <__assert_fail@plt+0xfe644f98>
    b354:	ldrmi	r4, [r1], -r0, lsr #12
    b358:			; <UNDEFINED> instruction: 0xf000bcf0
    b35c:	svclt	0x0000be6d
    b360:	andeq	sl, r1, lr, lsl r3
    b364:	andeq	r7, r1, ip, lsr sl
    b368:	andeq	r0, r0, r0, ror r2
    b36c:			; <UNDEFINED> instruction: 0xf010b4f0
    b370:	ldcmi	15, cr0, [r2], {6}
    b374:	svcmi	0x00124615
    b378:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    b37c:			; <UNDEFINED> instruction: 0x2010f8bd
    b380:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    b384:	cmplt	r4, r6
    b388:			; <UNDEFINED> instruction: 0x4629b195
    b38c:	ldcllt	6, cr4, [r0], #128	; 0x80
    b390:	cdplt	0, 14, cr15, cr14, cr0, {0}
    b394:	ldfltp	f3, [r0], #48	; 0x30
    b398:			; <UNDEFINED> instruction: 0xf0104770
    b39c:	rscsle	r0, sl, r5, lsl #30
    b3a0:	ldrmi	r4, [r3], -r8, lsl #16
    b3a4:	ldmdapl	r8!, {r1, r4, r5, r9, sl, lr}
    b3a8:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    b3ac:	bllt	1ac73b4 <__assert_fail@plt+0x1ac4ff4>
    b3b0:	ldrmi	r4, [r1], -r0, lsr #12
    b3b4:			; <UNDEFINED> instruction: 0xf000bcf0
    b3b8:	svclt	0x0000be47
    b3bc:	andeq	sl, r1, r2, asr #5
    b3c0:	andeq	r7, r1, r0, ror #19
    b3c4:	andeq	r0, r0, r0, ror r2
    b3c8:			; <UNDEFINED> instruction: 0xf010b4f0
    b3cc:	ldcmi	15, cr0, [r1], {6}
    b3d0:	svcmi	0x00114615
    b3d4:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    b3d8:	ldrbtmi	r9, [pc], #-2564	; b3e0 <__assert_fail@plt+0x9020>
    b3dc:	andle	r6, r6, r4, lsr #16
    b3e0:	orrslt	fp, r5, r4, asr #2
    b3e4:	strtmi	r4, [r0], -r9, lsr #12
    b3e8:			; <UNDEFINED> instruction: 0xf000bcf0
    b3ec:	smlabblt	ip, r9, lr, fp
    b3f0:			; <UNDEFINED> instruction: 0x4770bcf0
    b3f4:	svceq	0x0005f010
    b3f8:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    b3fc:			; <UNDEFINED> instruction: 0x46324613
    b400:	ldcllt	8, cr5, [r0], #224	; 0xe0
    b404:			; <UNDEFINED> instruction: 0xf0006800
    b408:			; <UNDEFINED> instruction: 0x4620bb3d
    b40c:	ldcllt	6, cr4, [r0], #68	; 0x44
    b410:	cdplt	0, 2, cr15, cr2, cr0, {0}
    b414:	andeq	sl, r1, r6, ror #4
    b418:	andeq	r7, r1, r6, lsl #19
    b41c:	andeq	r0, r0, r0, ror r2
    b420:			; <UNDEFINED> instruction: 0xf010b4f0
    b424:	ldcmi	15, cr0, [r3], {6}
    b428:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    b42c:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    b430:	ldrbtmi	r6, [ip], #1796	; 0x704
    b434:	andle	r6, r9, r4, lsr #16
    b438:			; <UNDEFINED> instruction: 0x4615b15c
    b43c:			; <UNDEFINED> instruction: 0x4632463b
    b440:	strtmi	fp, [r9], -r5, lsr #3
    b444:	ldcllt	6, cr4, [r0], #128	; 0x80
    b448:	cdplt	0, 6, cr15, cr6, cr0, {0}
    b44c:	ldfltp	f3, [r0], #48	; 0x30
    b450:			; <UNDEFINED> instruction: 0xf0104770
    b454:	rscsle	r0, sl, r5, lsl #30
    b458:	ldrmi	r4, [sl], -r8, lsl #16
    b45c:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    b460:	strvs	lr, [r4, -sp, asr #19]
    b464:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    b468:	bllt	347470 <__assert_fail@plt+0x3450b0>
    b46c:	ldcllt	6, cr4, [r0], #128	; 0x80
    b470:	ldcllt	0, cr15, [sl]
    b474:	andeq	sl, r1, r0, lsl r2
    b478:	andeq	r7, r1, lr, lsr #18
    b47c:	andeq	r0, r0, r0, ror r2
    b480:			; <UNDEFINED> instruction: 0xf010b4f0
    b484:	ldcmi	15, cr0, [r1], {6}
    b488:	svcmi	0x00114615
    b48c:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
    b490:	ldrbtmi	r9, [pc], #-2564	; b498 <__assert_fail@plt+0x90d8>
    b494:	andle	r6, r6, r4, lsr #16
    b498:	orrslt	fp, r5, r4, asr #2
    b49c:	strtmi	r4, [r0], -r9, lsr #12
    b4a0:			; <UNDEFINED> instruction: 0xf000bcf0
    b4a4:	tstlt	ip, r1, ror lr
    b4a8:			; <UNDEFINED> instruction: 0x4770bcf0
    b4ac:	svceq	0x0005f010
    b4b0:	stmdami	r8, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    b4b4:			; <UNDEFINED> instruction: 0x46324613
    b4b8:	ldcllt	8, cr5, [r0], #224	; 0xe0
    b4bc:			; <UNDEFINED> instruction: 0xf0006800
    b4c0:	strtmi	fp, [r0], -r1, ror #21
    b4c4:	ldcllt	6, cr4, [r0], #68	; 0x44
    b4c8:	ldcllt	0, cr15, [sl]
    b4cc:	andeq	sl, r1, lr, lsr #3
    b4d0:	andeq	r7, r1, lr, asr #17
    b4d4:	andeq	r0, r0, r0, ror r2
    b4d8:			; <UNDEFINED> instruction: 0xf010b4f0
    b4dc:	ldcmi	15, cr0, [r3], {6}
    b4e0:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    b4e4:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    b4e8:	ldrbtmi	r6, [ip], #1796	; 0x704
    b4ec:	andle	r6, r9, r4, lsr #16
    b4f0:			; <UNDEFINED> instruction: 0x4615b15c
    b4f4:			; <UNDEFINED> instruction: 0x4632463b
    b4f8:	strtmi	fp, [r9], -r5, lsr #3
    b4fc:	ldcllt	6, cr4, [r0], #128	; 0x80
    b500:	cdplt	0, 4, cr15, cr14, cr0, {0}
    b504:	ldfltp	f3, [r0], #48	; 0x30
    b508:			; <UNDEFINED> instruction: 0xf0104770
    b50c:	rscsle	r0, sl, r5, lsl #30
    b510:	ldrmi	r4, [sl], -r8, lsl #16
    b514:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    b518:	strvs	lr, [r4, -sp, asr #19]
    b51c:	ldmdavs	r8, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    b520:	blt	fec47528 <__assert_fail@plt+0xfec45168>
    b524:	ldcllt	6, cr4, [r0], #128	; 0x80
    b528:	ldclt	0, cr15, [r2]
    b52c:	andeq	sl, r1, r8, asr r1
    b530:	andeq	r7, r1, r6, ror r8
    b534:	andeq	r0, r0, r0, ror r2
    b538:			; <UNDEFINED> instruction: 0xf010b530
    b53c:	ldcmi	15, cr0, [r3], {6}
    b540:	blvc	1047008 <__assert_fail@plt+0x1044c48>
    b544:	addlt	r4, r3, r2, lsl sp
    b548:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    b54c:	andle	r6, r8, r4, lsr #16
    b550:			; <UNDEFINED> instruction: 0xb1aab154
    b554:			; <UNDEFINED> instruction: 0x46204611
    b558:	pop	{r0, r1, ip, sp, pc}
    b55c:			; <UNDEFINED> instruction: 0xf0004030
    b560:			; <UNDEFINED> instruction: 0xb10cbdbf
    b564:	ldclt	0, cr11, [r0, #-12]!
    b568:	svceq	0x0005f010
    b56c:	stmdami	r9, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    b570:	stmdapl	fp!, {r1, r3, r4, r9, sl, lr}
    b574:	blvc	46bb0 <__assert_fail@plt+0x447f0>
    b578:			; <UNDEFINED> instruction: 0xf0006818
    b57c:	ldrb	pc, [r1, r3, lsl #21]!	; <UNPREDICTABLE>
    b580:	andlt	r4, r3, r0, lsr #12
    b584:	ldrhtmi	lr, [r0], -sp
    b588:	stcllt	0, cr15, [lr, #-0]
    b58c:	strdeq	sl, [r1], -r4
    b590:	andeq	r7, r1, r6, lsl r8
    b594:	andeq	r0, r0, r0, ror r2
    b598:	addslt	fp, r4, r0, ror r5
    b59c:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b5a0:			; <UNDEFINED> instruction: 0xf8dfac03
    b5a4:	movtcs	ip, #88	; 0x58
    b5a8:	bmi	55c9a8 <__assert_fail@plt+0x55a5e8>
    b5ac:	strmi	r9, [r5], -r1
    b5b0:	andls	r4, r0, #2046820352	; 0x7a000000
    b5b4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    b5b8:	andcs	r4, r1, #14680064	; 0xe00000
    b5bc:			; <UNDEFINED> instruction: 0x46204619
    b5c0:	ldrdgt	pc, [r0], -ip
    b5c4:	subgt	pc, ip, sp, asr #17
    b5c8:	stceq	0, cr15, [r0], {79}	; 0x4f
    b5cc:	mcr	7, 7, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    b5d0:	strtmi	r4, [r3], -sl, lsr #12
    b5d4:	andcs	r2, r4, r6, lsl #2
    b5d8:			; <UNDEFINED> instruction: 0xf7ff9600
    b5dc:	bmi	28b1b8 <__assert_fail@plt+0x288df8>
    b5e0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b5e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b5e8:	subsmi	r9, sl, r3, lsl fp
    b5ec:	andslt	sp, r4, r1, lsl #2
    b5f0:			; <UNDEFINED> instruction: 0xf7f6bd70
    b5f4:	svclt	0x0000ec9e
    b5f8:			; <UNDEFINED> instruction: 0x000177b8
    b5fc:	andeq	r0, r0, r4, lsl r2
    b600:	andeq	r4, r0, r8, lsl #31
    b604:	andeq	r7, r1, lr, ror r7
    b608:			; <UNDEFINED> instruction: 0xf010b4f0
    b60c:	ldcmi	15, cr0, [sl], {6}
    b610:	mrcmi	6, 0, r4, cr10, cr7, {0}
    b614:	ldrbtmi	r4, [ip], #-1565	; 0xfffff9e3
    b618:	ldrbtmi	r9, [lr], #-2564	; 0xfffff5fc
    b61c:	andsle	r6, r3, r4, lsr #16
    b620:	blx	fecb7cd8 <__assert_fail@plt+0xfecb5918>
    b624:	stmdbeq	r0, {r1, r7, ip, sp, lr, pc}^
    b628:	svclt	0x00082f00
    b62c:	ldmiblt	r0!, {sp}^
    b630:	svclt	0x00181e13
    b634:	svccs	0x00002301
    b638:	movwcs	fp, #3864	; 0xf18
    b63c:			; <UNDEFINED> instruction: 0x4620b193
    b640:	ldcllt	6, cr4, [r0], #68	; 0x44
    b644:	stcllt	0, cr15, [sl], {0}
    b648:	ldfltp	f3, [r0], #48	; 0x30
    b64c:			; <UNDEFINED> instruction: 0xf0104770
    b650:	rscsle	r0, sl, r5, lsl #30
    b654:	ldrmi	r4, [r3], -sl, lsl #16
    b658:	ldmdapl	r0!, {r1, r3, r5, r9, sl, lr}
    b65c:	stmdavs	r0, {r4, r5, r6, r7, sl, fp, ip, sp, pc}
    b660:	blt	447668 <__assert_fail@plt+0x4452a8>
    b664:			; <UNDEFINED> instruction: 0x46204639
    b668:			; <UNDEFINED> instruction: 0xf000bcf0
    b66c:	ldrtmi	fp, [r9], -r1, lsr #26
    b670:	ldcllt	6, cr4, [r0], #128	; 0x80
    b674:	ldclt	0, cr15, [r8], {-0}
    b678:	andeq	sl, r1, r6, lsr #32
    b67c:	andeq	r7, r1, r6, asr #14
    b680:	andeq	r0, r0, r0, ror r2
    b684:	addslt	fp, r4, r0, ror r5
    b688:	ldrsb	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b68c:			; <UNDEFINED> instruction: 0xf8dfac03
    b690:	movtcs	ip, #88	; 0x58
    b694:	bmi	55ca94 <__assert_fail@plt+0x55a6d4>
    b698:	strmi	r9, [r5], -r1
    b69c:	andls	r4, r0, #2046820352	; 0x7a000000
    b6a0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    b6a4:	andcs	r4, r1, #14680064	; 0xe00000
    b6a8:			; <UNDEFINED> instruction: 0x46204619
    b6ac:	ldrdgt	pc, [r0], -ip
    b6b0:	subgt	pc, ip, sp, asr #17
    b6b4:	stceq	0, cr15, [r0], {79}	; 0x4f
    b6b8:	mrc	7, 3, APSR_nzcv, cr6, cr6, {7}
    b6bc:	strtmi	r4, [r3], -sl, lsr #12
    b6c0:	andcs	r2, r4, r6, lsl #2
    b6c4:			; <UNDEFINED> instruction: 0xf7ff9600
    b6c8:	bmi	28b54c <__assert_fail@plt+0x28918c>
    b6cc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    b6d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b6d4:	subsmi	r9, sl, r3, lsl fp
    b6d8:	andslt	sp, r4, r1, lsl #2
    b6dc:			; <UNDEFINED> instruction: 0xf7f6bd70
    b6e0:	svclt	0x0000ec28
    b6e4:	andeq	r7, r1, ip, asr #13
    b6e8:	andeq	r0, r0, r4, lsl r2
    b6ec:	andeq	r4, r0, r4, lsr #29
    b6f0:	muleq	r1, r2, r6
    b6f4:	addlt	fp, r2, r0, lsr r4
    b6f8:			; <UNDEFINED> instruction: 0xf0104c17
    b6fc:	movwls	r0, #7942	; 0x1f06
    b700:			; <UNDEFINED> instruction: 0xf89d447c
    b704:	stmdavs	r3!, {r4, ip, lr}
    b708:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
    b70c:	cmplt	fp, r8
    b710:	ldrmi	fp, [r1], -r2, asr #3
    b714:			; <UNDEFINED> instruction: 0x462a4618
    b718:	ldclt	0, cr11, [r0], #-8
    b71c:	ldcllt	0, cr15, [r4], {0}
    b720:	andlt	fp, r2, r3, lsl r1
    b724:			; <UNDEFINED> instruction: 0x4770bc30
    b728:	svceq	0x0005f010
    b72c:	blmi	33fb18 <__assert_fail@plt+0x33d758>
    b730:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    b734:	blmi	2f9cd0 <__assert_fail@plt+0x2f7910>
    b738:	bls	5c92c <__assert_fail@plt+0x5a56c>
    b73c:	ldclt	0, cr11, [r0], #-8
    b740:	stmiblt	r0!, {ip, sp, lr, pc}
    b744:			; <UNDEFINED> instruction: 0x46294618
    b748:	ldclt	0, cr11, [r0], #-8
    b74c:	mralt	pc, r6, acc0
    b750:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    b754:	svclt	0x0000e7f1
    b758:	andeq	r9, r1, ip, lsr pc
    b75c:	andeq	r7, r1, r6, asr r6
    b760:	andeq	r0, r0, r0, ror r2
    b764:	andeq	r4, r0, r8, lsl lr
    b768:	strdeq	r4, [r0], -r6
    b76c:	addslt	fp, r8, r0, ror r5
    b770:	ldrmi	r4, [r6], -r1, lsr #24
    b774:			; <UNDEFINED> instruction: 0xf0104a21
    b778:	movwls	r0, #24326	; 0x5f06
    b77c:	blmi	81c974 <__assert_fail@plt+0x81a5b4>
    b780:	stmdavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
    b784:	ldmpl	r3, {r0, r1, r2, r3, r4, sl, fp, lr}^
    b788:	bls	15c980 <__assert_fail@plt+0x15a5c0>
    b78c:	tstls	r7, #1769472	; 0x1b0000
    b790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b794:	movwlt	sp, #20502	; 0x5016
    b798:			; <UNDEFINED> instruction: 0x011ce9dd
    b79c:	bmi	6b67c0 <__assert_fail@plt+0x6b4400>
    b7a0:	stmib	sp, {r6, r8, r9, sp}^
    b7a4:	ldrbtmi	r0, [sl], #-258	; 0xfffffefe
    b7a8:	andls	r4, r0, #26214400	; 0x1900000
    b7ac:	andcs	r4, r1, #32, 12	; 0x2000000
    b7b0:	ldcl	7, cr15, [sl, #984]!	; 0x3d8
    b7b4:	movwcs	r4, #1586	; 0x632
    b7b8:	andcs	r2, r2, r6, lsl #2
    b7bc:			; <UNDEFINED> instruction: 0xf7ff9400
    b7c0:	and	pc, r0, r3, lsr #30
    b7c4:	bmi	477d00 <__assert_fail@plt+0x475940>
    b7c8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    b7cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b7d0:	subsmi	r9, sl, r7, lsl fp
    b7d4:	andslt	sp, r8, lr, lsl #2
    b7d8:			; <UNDEFINED> instruction: 0xf010bd70
    b7dc:	rscsle	r0, r2, r5, lsl #30
    b7e0:	stmdapl	r3!, {r0, r1, r3, fp, lr}
    b7e4:	ldrmi	lr, [ip, #-2525]	; 0xfffff623
    b7e8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    b7ec:			; <UNDEFINED> instruction: 0xf0006818
    b7f0:	strb	pc, [r8, r9, asr #18]!	; <UNPREDICTABLE>
    b7f4:	bl	fe7497d4 <__assert_fail@plt+0xfe747414>
    b7f8:	andeq	r9, r1, r0, asr #29
    b7fc:	andeq	r7, r1, r0, ror #11
    b800:	andeq	r0, r0, r4, lsl r2
    b804:	ldrdeq	r7, [r1], -r8
    b808:			; <UNDEFINED> instruction: 0x00004db2
    b80c:	muleq	r1, r6, r5
    b810:	andeq	r0, r0, r0, ror r2
    b814:			; <UNDEFINED> instruction: 0x4617b5f0
    b818:			; <UNDEFINED> instruction: 0xf0104d20
    b81c:	bmi	80f43c <__assert_fail@plt+0x80d07c>
    b820:	ldrbtmi	fp, [sp], #-149	; 0xffffff6b
    b824:	stmiapl	sl!, {r0, r1, r2, r3, r4, sl, fp, lr}
    b828:	cfldrsmi	mvf4, [pc, #-496]	; b640 <__assert_fail@plt+0x9280>
    b82c:	ldmdavs	r2, {r1, r2, r5, fp, sp, lr}
    b830:			; <UNDEFINED> instruction: 0xf04f9213
    b834:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
    b838:	mvnlt	sp, r3, lsl r0
    b83c:	vstrge.16	s18, [r3, #-52]	; 0xffffffcc	; <UNPREDICTABLE>
    b840:	movtcs	r4, #2586	; 0xa1a
    b844:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    b848:	andls	r9, r0, #1073741824	; 0x40000000
    b84c:	andcs	r4, r1, #26214400	; 0x1900000
    b850:	stc	7, cr15, [sl, #984]!	; 0x3d8
    b854:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
    b858:	ldrtmi	r4, [r9], -sl, lsr #12
    b85c:	stc2	0, cr15, [r8], #-0
    b860:	mrslt	lr, (UNDEF: 78)
    b864:	blmi	39e0b4 <__assert_fail@plt+0x39bcf4>
    b868:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b86c:	blls	4e58dc <__assert_fail@plt+0x4e351c>
    b870:	tstle	r1, sl, asr r0
    b874:	ldcllt	0, cr11, [r0, #84]!	; 0x54
    b878:	svceq	0x0005f010
    b87c:	stmdami	sp, {r1, r4, r5, r6, r7, ip, lr, pc}
    b880:	blls	69d0f0 <__assert_fail@plt+0x69ad30>
    b884:	stmdavs	r0, {r3, r5, fp, ip, lr}
    b888:			; <UNDEFINED> instruction: 0xf8fcf000
    b88c:	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b890:			; <UNDEFINED> instruction: 0xf0004629
    b894:	strb	pc, [r5, r3, lsr #23]!	; <UNPREDICTABLE>
    b898:	bl	12c9878 <__assert_fail@plt+0x12c74b8>
    b89c:	andeq	r7, r1, lr, lsr r5
    b8a0:	andeq	r0, r0, r4, lsl r2
    b8a4:	andeq	r9, r1, r4, lsl lr
    b8a8:	andeq	r7, r1, sl, lsr #10
    b8ac:	andeq	r4, r0, r2, ror #25
    b8b0:	strdeq	r7, [r1], -r8
    b8b4:	andeq	r0, r0, r0, ror r2
    b8b8:			; <UNDEFINED> instruction: 0xf010b470
    b8bc:	ldcmi	15, cr0, [r0], {6}
    b8c0:	mrcmi	6, 0, r4, cr0, cr13, {0}
    b8c4:	blls	dcabc <__assert_fail@plt+0xda6fc>
    b8c8:	stmdavs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    b8cc:	cmplt	r4, r6
    b8d0:	strtmi	fp, [r0], -sl, lsl #3
    b8d4:	ldcllt	6, cr4, [r0], #-68	; 0xffffffbc
    b8d8:	stclt	0, cr15, [lr], {0}
    b8dc:	ldfltp	f3, [r0], #-48	; 0xffffffd0
    b8e0:			; <UNDEFINED> instruction: 0xf0104770
    b8e4:	rscsle	r0, sl, r5, lsl #30
    b8e8:	strtmi	r4, [sl], -r7, lsl #16
    b8ec:	ldcllt	8, cr5, [r0], #-192	; 0xffffff40
    b8f0:			; <UNDEFINED> instruction: 0xf0006800
    b8f4:	strtmi	fp, [r0], -r7, asr #17
    b8f8:			; <UNDEFINED> instruction: 0xf000bc70
    b8fc:	svclt	0x0000bb8f
    b900:	andeq	r9, r1, r8, ror sp
    b904:	muleq	r1, r8, r4
    b908:	andeq	r0, r0, r0, ror r2
    b90c:	bmi	21e530 <__assert_fail@plt+0x21c170>
    b910:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    b914:	tstlt	r3, fp, lsl r8
    b918:	blmi	19d6e0 <__assert_fail@plt+0x19b320>
    b91c:	stmdbmi	r6, {r0, sp}
    b920:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    b924:			; <UNDEFINED> instruction: 0xf7f6681a
    b928:	svclt	0x0000bc4f
    b92c:	andeq	r9, r1, ip, lsr #26
    b930:	andeq	r7, r1, lr, asr #8
    b934:	andeq	r0, r0, ip, asr #4
    b938:	andeq	r4, r0, r6, ror #27
    b93c:	blx	fec38e24 <__assert_fail@plt+0xfec36a64>
    b940:	bmi	688748 <__assert_fail@plt+0x686388>
    b944:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    b948:	ldrmi	fp, [r9], -ip, lsl #30
    b94c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    b950:	stmdacs	r2, {r0, r3, r6, r8, fp, ip, sp, pc}
    b954:	blmi	57f980 <__assert_fail@plt+0x57d5c0>
    b958:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    b95c:	mcrr	7, 15, pc, r2, cr6	; <UNPREDICTABLE>
    b960:	stcl	7, cr15, [lr], #984	; 0x3d8
    b964:	andcs	fp, r0, r8, lsl #18
    b968:	ldcmi	13, cr11, [r1, #-224]	; 0xffffff20
    b96c:	ldmdami	r1, {r0, sl, sp}
    b970:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    b974:			; <UNDEFINED> instruction: 0xf7f6602c
    b978:	orrslt	lr, r8, ip, asr fp
    b97c:			; <UNDEFINED> instruction: 0xf7f6213b
    b980:			; <UNDEFINED> instruction: 0x4602ec7a
    b984:	stmdavc	r0, {r4, r5, r6, r8, ip, sp, pc}^
    b988:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    b98c:	svclt	0x00182838
    b990:	svclt	0x00942b06
    b994:	andcs	r2, r0, r1
    b998:	ldmvc	r3, {r2, fp, ip, lr, pc}
    b99c:	mvnle	r2, r0, lsl #22
    b9a0:	ldclt	0, cr6, [r8, #-432]!	; 0xfffffe50
    b9a4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    b9a8:	andeq	r7, r1, r2, lsl r4
    b9ac:	andeq	r0, r0, r0, ror r2
    b9b0:	ldrdeq	r9, [r1], -r0
    b9b4:	andeq	r4, r0, lr, ror #23
    b9b8:	blmi	b1e26c <__assert_fail@plt+0xb1beac>
    b9bc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    b9c0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    b9c4:	ldmdavs	fp, {r8, r9, sl, fp, sp, pc}
    b9c8:			; <UNDEFINED> instruction: 0xf04f607b
    b9cc:			; <UNDEFINED> instruction: 0xb3b10300
    b9d0:	strmi	r4, [sp], -r4, lsl #12
    b9d4:	bl	fe6499b4 <__assert_fail@plt+0xfe6475f4>
    b9d8:			; <UNDEFINED> instruction: 0xf1004621
    b9dc:	mcrrne	3, 0, r0, r2, cr8
    b9e0:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    b9e4:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    b9e8:			; <UNDEFINED> instruction: 0xf7f64668
    b9ec:	teqcs	sp, r2, ror sl
    b9f0:			; <UNDEFINED> instruction: 0xf7f64606
    b9f4:	stmdavc	r3, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
    b9f8:	tstlt	r3, r4, lsl #12
    b9fc:			; <UNDEFINED> instruction: 0xf8042300
    ba00:	ldmdbmi	fp, {r0, r8, r9, fp, ip, sp}
    ba04:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    ba08:	stc2	7, cr15, [lr, #1012]	; 0x3f4
    ba0c:	stmdavc	r3!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    ba10:	ldmdbmi	r8, {r0, r1, r3, r8, r9, ip, sp, pc}
    ba14:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba18:	ldmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba1c:	ldmdbmi	r6, {r3, r4, r6, r7, r8, ip, sp, pc}
    ba20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba24:	ldmib	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba28:	andcs	fp, r1, r0, lsl r9
    ba2c:	and	r6, r7, r8, lsr #32
    ba30:			; <UNDEFINED> instruction: 0x46204912
    ba34:			; <UNDEFINED> instruction: 0xf7f64479
    ba38:	strmi	lr, [r3], -sl, ror #19
    ba3c:	andcs	fp, r0, r8, ror r1
    ba40:	blmi	29e284 <__assert_fail@plt+0x29bec4>
    ba44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ba48:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    ba4c:	qaddle	r4, sl, r9
    ba50:	ldrtmi	r3, [sp], ip, lsl #14
    ba54:	movwcs	fp, #11760	; 0x2df0
    ba58:	eorvs	r2, fp, r1
    ba5c:	strdcs	lr, [r1], -r0
    ba60:	strb	r6, [sp, fp, lsr #32]!
    ba64:	b	1949a44 <__assert_fail@plt+0x1947684>
    ba68:	andeq	r7, r1, r4, lsr #7
    ba6c:	andeq	r0, r0, r4, lsl r2
    ba70:	andeq	r4, r0, r6, ror #22
    ba74:	andeq	r4, r0, lr, asr fp
    ba78:	andeq	r4, r0, lr, lsr r0
    ba7c:	andeq	r4, r0, r8, asr #22
    ba80:	andeq	r7, r1, ip, lsl r3
    ba84:	bmi	a38abc <__assert_fail@plt+0xa366fc>
    ba88:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    ba8c:	cdpmi	0, 2, cr11, cr7, cr3, {4}
    ba90:	vstmdbmi	r7!, {d10-d13}
    ba94:	ldmdavs	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
    ba98:	blvc	149bec <__assert_fail@plt+0x14782c>
    ba9c:	stmdbcs	r6, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    baa0:	stccs	15, cr11, [r0], {24}
    baa4:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    baa8:	streq	pc, [r0, #-79]	; 0xffffffb1
    baac:	eorsle	r9, r4, r0, lsl #6
    bab0:			; <UNDEFINED> instruction: 0x46056853
    bab4:	blmi	7fa848 <__assert_fail@plt+0x7f8488>
    bab8:	bl	dccac <__assert_fail@plt+0xda8ec>
    babc:	stmibvs	sl, {r0, r7, r8}^
    bac0:	tstcs	r1, sp, lsl fp
    bac4:			; <UNDEFINED> instruction: 0x46284e1d
    bac8:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    bacc:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    bad0:			; <UNDEFINED> instruction: 0xf7f64632
    bad4:	blls	46914 <__assert_fail@plt+0x44554>
    bad8:	tstcs	r1, sl, lsr r6
    badc:	strtmi	r4, [r8], -r4, lsl #12
    bae0:	b	ff449ac0 <__assert_fail@plt+0xff447700>
    bae4:			; <UNDEFINED> instruction: 0x46324b16
    bae8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    baec:	strtmi	r4, [r8], -r4, lsl #8
    baf0:	bl	1fc9ad0 <__assert_fail@plt+0x1fc7710>
    baf4:	bmi	4dcb7c <__assert_fail@plt+0x4da7bc>
    baf8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    bafc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bb00:	subsmi	r9, sl, r1, lsl #22
    bb04:	andlt	sp, r3, lr, lsl #2
    bb08:	ldrhtmi	lr, [r0], #141	; 0x8d
    bb0c:	ldrbmi	fp, [r0, -r2]!
    bb10:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    bb14:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    bb18:			; <UNDEFINED> instruction: 0x463ae7d2
    bb1c:			; <UNDEFINED> instruction: 0xf7f62101
    bb20:			; <UNDEFINED> instruction: 0xe7e8eab2
    bb24:	b	149b04 <__assert_fail@plt+0x147744>
    bb28:			; <UNDEFINED> instruction: 0x00019bb6
    bb2c:	andeq	r7, r1, ip, asr #5
    bb30:	andeq	r0, r0, r4, lsl r2
    bb34:	andeq	r4, r0, r4, asr #22
    bb38:	andeq	r7, r1, r8, asr #2
    bb3c:	andeq	r4, r0, lr, lsr ip
    bb40:	muleq	r0, sl, sl
    bb44:	andeq	r7, r1, r6, ror #4
    bb48:	andeq	r4, r0, sl, ror #21
    bb4c:	andle	r2, r3, r2, lsl #16
    bb50:	svclt	0x0014280a
    bb54:	andcs	r2, r3, r6
    bb58:	svclt	0x00004770
    bb5c:	andle	r2, r4, r2, lsl #16
    bb60:	svclt	0x00142806
    bb64:	andcs	r2, r4, r6
    bb68:	andcs	r4, r5, r0, ror r7
    bb6c:	svclt	0x00004770
    bb70:	ldrbmi	lr, [r0, sp, lsr #18]!
    bb74:	strmi	fp, [r7], -r2, lsl #1
    bb78:	ldrmi	r4, [r6], -sp, lsl #12
    bb7c:			; <UNDEFINED> instruction: 0xf7f6461c
    bb80:	svccs	0x001ceadc
    bb84:	andle	r4, r6, r1, lsl #13
    bb88:	andcs	r2, r0, r1, ror #6
    bb8c:	andcc	pc, r0, r9, asr #17
    bb90:	pop	{r1, ip, sp, pc}
    bb94:			; <UNDEFINED> instruction: 0xf8df87f0
    bb98:	movwcs	sl, #100	; 0x64
    bb9c:	ldrtmi	r3, [r7], -r4, lsl #26
    bba0:	strdvs	r4, [r3], -sl
    bba4:			; <UNDEFINED> instruction: 0xf418e008
    bba8:	smlawble	r2, r0, pc, r7	; <UNPREDICTABLE>
    bbac:	svclt	0x001c1a24
    bbb0:	blcs	89bd4 <__assert_fail@plt+0x87814>
    bbb4:	ldrbtcc	pc, [pc], #260	; bbbc <__assert_fail@plt+0x97fc>	; <UNPREDICTABLE>
    bbb8:	svcne	0x0004f855
    bbbc:	ldrtmi	r2, [r8], -r1, lsl #4
    bbc0:	mvnscc	pc, #79	; 0x4f
    bbc4:			; <UNDEFINED> instruction: 0xf881fa91
    bbc8:	andge	pc, r0, sp, asr #17
    bbcc:	b	13dd458 <__assert_fail@plt+0x13db098>
    bbd0:			; <UNDEFINED> instruction: 0xf8cd3c18
    bbd4:			; <UNDEFINED> instruction: 0xf7f6c004
    bbd8:	eorcs	lr, pc, #232, 22	; 0x3a000
    bbdc:	strmi	r4, [r7], #-644	; 0xfffffd7c
    bbe0:			; <UNDEFINED> instruction: 0xf06fd8e1
    bbe4:	andcs	r0, r0, r6, lsl #6
    bbe8:	andcc	pc, r0, r9, asr #17
    bbec:	pop	{r1, ip, sp, pc}
    bbf0:			; <UNDEFINED> instruction: 0x463087f0
    bbf4:	pop	{r1, ip, sp, pc}
    bbf8:	svclt	0x000087f0
    bbfc:	muleq	r0, ip, r9
    bc00:	mvnsmi	lr, #737280	; 0xb4000
    bc04:	bmi	a9d45c <__assert_fail@plt+0xa9b09c>
    bc08:	blmi	a8de84 <__assert_fail@plt+0xa8bac4>
    bc0c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    bc10:	strmi	r4, [r8], r6, lsl #12
    bc14:	ldmpl	r3, {r3, r5, r8, r9, sl, fp, lr}^
    bc18:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    bc1c:			; <UNDEFINED> instruction: 0xf04f9301
    bc20:			; <UNDEFINED> instruction: 0xf7f60300
    bc24:	vnmlscs.f32	s28, s25, s20
    bc28:	teqle	sl, r3, lsl #12
    bc2c:	andvs	r2, r2, r0, lsl #4
    bc30:	bl	13892c <__assert_fail@plt+0x13656c>
    bc34:	strbtmi	r0, [r9], r5, lsl #11
    bc38:	blls	43c78 <__assert_fail@plt+0x418b8>
    bc3c:	andsle	r4, r4, r3, asr #10
    bc40:	blt	c848 <__assert_fail@plt+0xa488>
    bc44:	bleq	149d5c <__assert_fail@plt+0x14799c>
    bc48:			; <UNDEFINED> instruction: 0xb32a781a
    bc4c:	tstle	ip, pc, lsr #20
    bc50:			; <UNDEFINED> instruction: 0xf10342ac
    bc54:	andsle	r0, r4, r1, lsl #16
    bc58:	strbmi	r2, [r9], -r0, lsl #4
    bc5c:	strtmi	r4, [r6], -r0, asr #12
    bc60:	b	1349c40 <__assert_fail@plt+0x1347880>
    bc64:	svcne	0x0080f5b0
    bc68:	andcs	sp, r0, r7, ror #7
    bc6c:	blmi	45e4c0 <__assert_fail@plt+0x45c100>
    bc70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bc74:	blls	65ce4 <__assert_fail@plt+0x63924>
    bc78:	tstle	r7, sl, asr r0
    bc7c:	pop	{r0, r1, ip, sp, pc}
    bc80:	blmi	3ecc48 <__assert_fail@plt+0x3ea888>
    bc84:	stmdami	pc, {r3, r4, r9, sp}	; <UNPREDICTABLE>
    bc88:	ldmpl	fp!, {r0, r8, sp}^
    bc8c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    bc90:	ldmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bc94:	strb	r2, [r9, r0]!
    bc98:	orrcc	pc, r0, #64, 8	; 0x40000000
    bc9c:	eorsvs	r2, r3, r1
    bca0:	rsbcs	lr, r1, #228, 14	; 0x3900000
    bca4:	rscscc	pc, pc, pc, asr #32
    bca8:	bfi	r6, sl, #0, #32
    bcac:	stmdb	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bcb0:	andeq	r7, r1, r2, asr r1
    bcb4:	andeq	r0, r0, r4, lsl r2
    bcb8:	andeq	r7, r1, r8, asr #2
    bcbc:	strdeq	r7, [r1], -r0
    bcc0:	andeq	r0, r0, ip, lsr #4
    bcc4:	andeq	r4, r0, r8, lsr #19
    bcc8:			; <UNDEFINED> instruction: 0x4604b538
    bccc:	strmi	r7, [sp], -r0, asr #20
    bcd0:	ldmdblt	r0, {r0, r5, fp, sp, lr}^
    bcd4:	strtmi	r2, [r8], -ip, lsr #6
    bcd8:			; <UNDEFINED> instruction: 0xf7f67263
    bcdc:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    bce0:	rsbvc	r2, r2, #0, 4
    bce4:	rsbvs	r3, r3, r1, lsl #6
    bce8:			; <UNDEFINED> instruction: 0xf7f6bd38
    bcec:	stmdavs	r1!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    bcf0:	svclt	0x0000e7f0
    bcf4:			; <UNDEFINED> instruction: 0x4605b570
    bcf8:	andcs	r6, sl, r9, lsr #16
    bcfc:	b	ffa49cdc <__assert_fail@plt+0xffa4791c>
    bd00:	cmnlt	r3, fp, ror #16
    bd04:	strcs	r4, [r0], #-3590	; 0xfffff1fa
    bd08:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}
    bd0c:	tstcs	r1, r4, lsl #4
    bd10:			; <UNDEFINED> instruction: 0xf7f64630
    bd14:	stmdavs	fp!, {r3, r4, r6, r8, fp, sp, lr, pc}^
    bd18:	addsmi	r3, ip, #16777216	; 0x1000000
    bd1c:	ldcllt	3, cr13, [r0, #-980]!	; 0xfffffc2c
    bd20:	andeq	r2, r0, r8, lsr #23
    bd24:	addcs	r4, r5, #4, 18	; 0x10000
    bd28:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    bd2c:	blmi	11cf18 <__assert_fail@plt+0x11ab58>
    bd30:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    bd34:	bl	1149d14 <__assert_fail@plt+0x1147954>
    bd38:	andeq	r4, r0, r4, lsr #18
    bd3c:	andeq	r4, r0, r0, lsr r9
    bd40:	andeq	r4, r0, r6, lsr #19
    bd44:	mvnsmi	lr, #737280	; 0xb4000
    bd48:	strmi	r4, [r6], -sp, lsl #12
    bd4c:	eorcs	r6, r2, r1, lsl #16
    bd50:	b	fefc9d30 <__assert_fail@plt+0xfefc7970>
    bd54:	cmplt	r8, #40, 16	; 0x280000
    bd58:	ldrdls	pc, [ip], #143	; 0x8f
    bd5c:	ldrdhi	pc, [ip], #143	; 0x8f
    bd60:	ldrbtmi	r4, [r9], #3891	; 0xf33
    bd64:	ldrbtmi	r4, [pc], #-1272	; bd6c <__assert_fail@plt+0x99ac>
    bd68:	ldmdavs	r3!, {r0, r1, r2, r5, fp, sp}
    bd6c:	stmdacs	r7, {r0, r1, r4, r6, fp, ip, lr, pc}
    bd70:			; <UNDEFINED> instruction: 0xf1a0d94d
    bd74:	cfldrscs	mvf0, [pc], {8}
    bd78:	ldm	pc, {r0, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    bd7c:	bcc	1087d94 <__assert_fail@plt+0x10859d4>
    bd80:	strcs	r4, [ip, #-2099]!	; 0xfffff7cd
    bd84:	stmdami	r8, {r3, r6, fp, lr}^
    bd88:	stmdami	r8, {r3, r6, fp, lr}^
    bd8c:	stmdami	r8, {r3, r6, fp, lr}^
    bd90:	stmdami	r8, {r3, r6, fp, lr}^
    bd94:	stmdami	r8, {r3, r6, fp, lr}^
    bd98:	stmdami	r8, {r0, r1, r2, r3, r4, fp, lr}^
    bd9c:	andcs	r1, r2, #72	; 0x48
    bda0:	strbmi	r2, [r0], -r1, lsl #2
    bda4:	stmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bda8:	svceq	0x0001f815
    bdac:	bicsle	r2, fp, r0, lsl #16
    bdb0:	eorcs	r6, r2, r1, lsr r8
    bdb4:	mvnsmi	lr, #12386304	; 0xbd0000
    bdb8:	blt	fe249d98 <__assert_fail@plt+0xfe2479d8>
    bdbc:	tstcs	r1, r2, lsl #4
    bdc0:			; <UNDEFINED> instruction: 0xf7f64638
    bdc4:	strb	lr, [pc, r0, lsl #18]!
    bdc8:	andcs	r4, r2, #1703936	; 0x1a0000
    bdcc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bdd0:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bdd4:	ldmdami	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    bdd8:	tstcs	r1, r2, lsl #4
    bddc:			; <UNDEFINED> instruction: 0xf7f64478
    bde0:			; <UNDEFINED> instruction: 0xe7e1e8f2
    bde4:	andcs	r4, r2, #1376256	; 0x150000
    bde8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    bdec:	stmia	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bdf0:	ldmdami	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    bdf4:	tstcs	r1, r2, lsl #4
    bdf8:			; <UNDEFINED> instruction: 0xf7f64478
    bdfc:	ldrb	lr, [r3, r4, ror #17]
    be00:	andcs	r4, r2, #16, 16	; 0x100000
    be04:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    be08:	ldm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be0c:	ldrmi	lr, [r9], -ip, asr #15
    be10:	b	17c9df0 <__assert_fail@plt+0x17c7a30>
    be14:	ldmdacs	ip, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    be18:	andcs	sp, r2, #1073741886	; 0x4000003e
    be1c:	strbmi	r2, [r8], -r1, lsl #2
    be20:	ldm	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be24:	svclt	0x0000e7c0
    be28:	andeq	r4, r0, r2, lsr #18
    be2c:	andeq	r4, r0, r8, lsr #18
    be30:	andeq	r4, r0, r2, lsr #18
    be34:	andeq	r4, r0, sl, lsr #17
    be38:	andeq	r4, r0, r0, lsr #17
    be3c:	andeq	r4, r0, sl, lsl #17
    be40:	andeq	r4, r0, r8, ror r8
    be44:	andeq	r4, r0, sl, ror r8
    be48:			; <UNDEFINED> instruction: 0x4604b510
    be4c:			; <UNDEFINED> instruction: 0xf7f6200c
    be50:	tstlt	r8, r2, lsl #18
    be54:	andvs	r2, r4, r0, lsl #6
    be58:	tsthi	r3, r3, asr #32
    be5c:	svclt	0x0000bd10
    be60:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    be64:	stmdblt	r6!, {r1, r2, r3, r5, r6, fp, sp, lr}^
    be68:	strmi	r6, [r4], -r9, lsr #16
    be6c:			; <UNDEFINED> instruction: 0xf7f6200a
    be70:	stmdavs	r8!, {r1, r2, r4, r9, fp, sp, lr, pc}
    be74:	svc	0x00f4f7f5
    be78:			; <UNDEFINED> instruction: 0xf7f64628
    be7c:	eorvs	lr, r6, r2, lsl r8
    be80:	blmi	17b448 <__assert_fail@plt+0x179088>
    be84:	stmdbmi	r5, {r1, r2, r3, r5, r6, r9, sp}
    be88:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    be8c:	movwcc	r4, #50297	; 0xc479
    be90:			; <UNDEFINED> instruction: 0xf7f64478
    be94:	svclt	0x0000ea96
    be98:	andeq	r4, r0, lr, asr #16
    be9c:	andeq	r4, r0, r4, asr #15
    bea0:	andeq	r4, r0, r0, lsl #16
    bea4:	ldrbmi	r7, [r0, -r1, lsl #4]!
    bea8:			; <UNDEFINED> instruction: 0x4604b538
    beac:	strmi	r7, [sp], -r0, asr #20
    beb0:	bvc	8fa518 <__assert_fail@plt+0x8f8158>
    beb4:	rsbvc	r2, r2, #44, 4	; 0xc0000002
    beb8:			; <UNDEFINED> instruction: 0x4620b113
    bebc:			; <UNDEFINED> instruction: 0xff1af7ff
    bec0:	strtmi	r2, [r9], -r0, lsl #6
    bec4:	strtmi	r7, [r0], -r3, ror #4
    bec8:			; <UNDEFINED> instruction: 0xff3cf7ff
    becc:	eorscs	r6, sl, r1, lsr #16
    bed0:	ldmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bed4:	stmdblt	r3!, {r0, r1, r5, r9, fp, ip, sp, lr}
    bed8:	stmdavs	r1!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    bedc:	ldmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bee0:	stmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    bee4:	pop	{r5, sp}
    bee8:			; <UNDEFINED> instruction: 0xf7f64038
    beec:	svclt	0x0000b9ef
    bef0:	ldrlt	fp, [r0, #-1038]!	; 0xfffffbf2
    bef4:	addlt	r4, r4, r4, lsl #12
    bef8:	ldmdami	r5, {r0, r2, r6, r9, fp, ip, sp, lr}
    befc:	ldmdbmi	r5, {r0, r1, r2, r8, r9, fp, sp, pc}
    bf00:			; <UNDEFINED> instruction: 0xf8534478
    bf04:	stmdapl	r1, {r2, r8, r9, fp, sp}^
    bf08:	stmdavs	r9, {r5, fp, sp, lr}
    bf0c:			; <UNDEFINED> instruction: 0xf04f9103
    bf10:	movwls	r0, #8448	; 0x2100
    bf14:	blls	ba570 <__assert_fail@plt+0xb81b0>
    bf18:	rsbvc	r2, r1, #44, 2
    bf1c:			; <UNDEFINED> instruction: 0xf7f62101
    bf20:	bmi	3861f0 <__assert_fail@plt+0x383e30>
    bf24:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    bf28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bf2c:	subsmi	r9, sl, r3, lsl #22
    bf30:	andlt	sp, r4, ip, lsl #2
    bf34:	ldrhtmi	lr, [r0], -sp
    bf38:	ldrbmi	fp, [r0, -r3]!
    bf3c:	strtmi	r4, [r8], -r1, lsl #12
    bf40:			; <UNDEFINED> instruction: 0xf7f69201
    bf44:	stmdavs	r0!, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    bf48:	strb	r9, [r4, r1, lsl #20]!
    bf4c:	svc	0x00f0f7f5
    bf50:	andeq	r6, r1, r0, ror #28
    bf54:	andeq	r0, r0, r4, lsl r2
    bf58:	andeq	r6, r1, sl, lsr lr
    bf5c:			; <UNDEFINED> instruction: 0xe6b3217b
    bf60:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    bf64:	bvc	10b8558 <__assert_fail@plt+0x10b6198>
    bf68:	strmi	r3, [r4], -r1, lsl #22
    bf6c:	tstlt	sl, r3, asr #32
    bf70:	tstlt	fp, r3, lsl #20
    bf74:	mrc2	7, 5, pc, cr14, cr15, {7}
    bf78:	rsbscs	r6, sp, r1, lsr #16
    bf7c:	stmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf80:	rsbvc	r2, r3, #44, 6	; 0xb0000000
    bf84:			; <UNDEFINED> instruction: 0xf7ffbd10
    bf88:	svclt	0x0000fecd
    bf8c:	cmpcs	fp, r0, lsl r5
    bf90:			; <UNDEFINED> instruction: 0xf7ff4604
    bf94:	bvc	90ba00 <__assert_fail@plt+0x909640>
    bf98:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    bf9c:	eorcs	r6, r0, r1, lsr #16
    bfa0:			; <UNDEFINED> instruction: 0x4010e8bd
    bfa4:	ldmiblt	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bfa8:	ldrlt	r7, [r0, #-2563]	; 0xfffff5fd
    bfac:	tstlt	fp, r4, lsl #12
    bfb0:	stmdblt	r3!, {r0, r1, r6, r9, fp, ip, sp, lr}^
    bfb4:	andcs	r6, r0, #6488064	; 0x630000
    bfb8:	cmnlt	fp, r2, ror #4
    bfbc:	stmdavs	r1!, {r0, r8, r9, fp, ip, sp}
    bfc0:	subscs	r6, sp, r3, rrx
    bfc4:	stmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bfc8:	rsbvc	r2, r3, #44, 6	; 0xb0000000
    bfcc:	stmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}
    bfd0:			; <UNDEFINED> instruction: 0xf7f62020
    bfd4:			; <UNDEFINED> instruction: 0xe7ede97e
    bfd8:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    bfdc:			; <UNDEFINED> instruction: 0x4604b538
    bfe0:	strmi	r7, [sp], -r0, asr #20
    bfe4:			; <UNDEFINED> instruction: 0x232cb930
    bfe8:	strtmi	r4, [r0], -r9, lsr #12
    bfec:	pop	{r0, r1, r5, r6, r9, ip, sp, lr}
    bff0:			; <UNDEFINED> instruction: 0xe6a74038
    bff4:			; <UNDEFINED> instruction: 0xf7f66821
    bff8:	ldrb	lr, [r4, ip, ror #18]!
    bffc:	bmi	13a4a8 <__assert_fail@plt+0x1380e8>
    c000:	stmdbmi	r4, {r1, r3, r4, r5, r6, sl, lr}
    c004:			; <UNDEFINED> instruction: 0xf7ff4479
    c008:	bmi	fbddc <__assert_fail@plt+0xf9a1c>
    c00c:			; <UNDEFINED> instruction: 0xe7f8447a
    c010:	andeq	r4, r0, r0, asr r5
    c014:	andeq	r4, r0, r4, lsl #14
    c018:	andeq	r4, r0, ip, lsr r5
    c01c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    c020:	svclt	0x0066f7ff
    c024:	andeq	r4, r0, r6, lsl #13
    c028:	mrrc	9, 0, r4, r3, cr2
    c02c:	ldrbtmi	r2, [r9], #-2832	; 0xfffff4f0
    c030:	svclt	0x005ef7ff
    c034:	andeq	r4, r0, lr, ror r6
    c038:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    c03c:			; <UNDEFINED> instruction: 0xf7ff4479
    c040:	svclt	0x0000bf57
    c044:	andeq	r4, r0, r4, ror r6
    c048:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    c04c:			; <UNDEFINED> instruction: 0xf7ff4479
    c050:	svclt	0x0000bf4f
    c054:	andeq	r4, r0, ip, ror #12
    c058:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    c05c:			; <UNDEFINED> instruction: 0xf7ff4479
    c060:	svclt	0x0000bf47
    c064:	andeq	r4, r0, r0, ror #9
    c068:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    c06c:	svclt	0x0040f7ff
    c070:	andeq	r4, r0, r2, asr r6
    c074:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    c078:	svclt	0x003af7ff
    c07c:	andeq	r4, r0, lr, asr #12
    c080:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    c084:			; <UNDEFINED> instruction: 0xf7ff4479
    c088:	svclt	0x0000bf33
    c08c:	andeq	r4, r0, r8, asr #12
    c090:	svclt	0x0000e7ea
    c094:	stmdbmi	r2, {r1, r3, r9, sl, lr}
    c098:			; <UNDEFINED> instruction: 0xf7ff4479
    c09c:	svclt	0x0000bf29
    c0a0:	andeq	r3, r0, r8, asr #29
    c0a4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    c0a8:	svclt	0x0022f7ff
    c0ac:	andeq	r4, r0, sl, lsr #12
    c0b0:			; <UNDEFINED> instruction: 0x4615b538
    c0b4:			; <UNDEFINED> instruction: 0xf7ff4604
    c0b8:			; <UNDEFINED> instruction: 0x4629fef7
    c0bc:	pop	{r5, r9, sl, lr}
    c0c0:			; <UNDEFINED> instruction: 0xf7ff4038
    c0c4:	svclt	0x0000bf8b
    c0c8:			; <UNDEFINED> instruction: 0x4615b538
    c0cc:			; <UNDEFINED> instruction: 0xf7ff4604
    c0d0:	strtmi	pc, [r9], -fp, ror #29
    c0d4:	pop	{r5, r9, sl, lr}
    c0d8:			; <UNDEFINED> instruction: 0xf7ff4038
    c0dc:	svclt	0x0000bf8f
    c0e0:	addlt	fp, r2, r0, lsl r5
    c0e4:	stc	6, cr4, [sp, #16]
    c0e8:			; <UNDEFINED> instruction: 0xf7ff0b00
    c0ec:			; <UNDEFINED> instruction: 0x4620fedd
    c0f0:	bleq	4776c <__assert_fail@plt+0x453ac>
    c0f4:	pop	{r1, ip, sp, pc}
    c0f8:			; <UNDEFINED> instruction: 0xf7ff4010
    c0fc:	svclt	0x0000bf95
    c100:			; <UNDEFINED> instruction: 0x4615b538
    c104:			; <UNDEFINED> instruction: 0xf7ff4604
    c108:	strtmi	pc, [r9], -pc, asr #29
    c10c:	pop	{r5, r9, sl, lr}
    c110:			; <UNDEFINED> instruction: 0xf7ff4038
    c114:	svclt	0x0000bfa1
    c118:	addlt	fp, r2, r0, lsl r5
    c11c:	stmib	sp, {r2, r9, sl, lr}^
    c120:			; <UNDEFINED> instruction: 0xf7ff3200
    c124:	ldmib	sp, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    c128:	strtmi	r3, [r0], -r0, lsl #4
    c12c:	pop	{r1, ip, sp, pc}
    c130:			; <UNDEFINED> instruction: 0xf7ff4010
    c134:	svclt	0x0000bf99
    c138:	addlt	fp, r2, r0, lsl r5
    c13c:	stmib	sp, {r2, r9, sl, lr}^
    c140:			; <UNDEFINED> instruction: 0xf7ff3200
    c144:	ldmib	sp, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    c148:	strtmi	r3, [r0], -r0, lsl #4
    c14c:	pop	{r1, ip, sp, pc}
    c150:			; <UNDEFINED> instruction: 0xf7ff4010
    c154:	svclt	0x0000bf8f
    c158:			; <UNDEFINED> instruction: 0x4615b538
    c15c:			; <UNDEFINED> instruction: 0xf7ff4604
    c160:	strtmi	pc, [r9], -r3, lsr #29
    c164:	pop	{r5, r9, sl, lr}
    c168:			; <UNDEFINED> instruction: 0xf7ff4038
    c16c:	svclt	0x0000bf65
    c170:			; <UNDEFINED> instruction: 0x4615b538
    c174:			; <UNDEFINED> instruction: 0xf7ff4604
    c178:			; <UNDEFINED> instruction: 0x4629fe97
    c17c:	pop	{r5, r9, sl, lr}
    c180:			; <UNDEFINED> instruction: 0xf7ff4038
    c184:	svclt	0x0000bf61
    c188:			; <UNDEFINED> instruction: 0x4615b538
    c18c:			; <UNDEFINED> instruction: 0xf7ff4604
    c190:	strtmi	pc, [r9], -fp, lsl #29
    c194:	pop	{r5, r9, sl, lr}
    c198:			; <UNDEFINED> instruction: 0xf7ff4038
    c19c:	svclt	0x0000bf71
    c1a0:	addlt	fp, r2, r0, lsl r5
    c1a4:	stmib	sp, {r2, r9, sl, lr}^
    c1a8:			; <UNDEFINED> instruction: 0xf7ff3200
    c1ac:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    c1b0:	strtmi	r3, [r0], -r0, lsl #4
    c1b4:	pop	{r1, ip, sp, pc}
    c1b8:			; <UNDEFINED> instruction: 0xf7ff4010
    c1bc:	svclt	0x0000bf69
    c1c0:			; <UNDEFINED> instruction: 0x4615b538
    c1c4:			; <UNDEFINED> instruction: 0xf7ff4604
    c1c8:	strtmi	pc, [r9], -pc, ror #28
    c1cc:	pop	{r5, r9, sl, lr}
    c1d0:			; <UNDEFINED> instruction: 0xf7ff4038
    c1d4:	svclt	0x0000bf5f
    c1d8:	addlt	fp, r2, r0, lsl r5
    c1dc:	stmib	sp, {r2, r9, sl, lr}^
    c1e0:			; <UNDEFINED> instruction: 0xf7ff3200
    c1e4:	ldmib	sp, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    c1e8:	strtmi	r3, [r0], -r0, lsl #4
    c1ec:	pop	{r1, ip, sp, pc}
    c1f0:			; <UNDEFINED> instruction: 0xf7ff4010
    c1f4:	svclt	0x0000bf57
    c1f8:			; <UNDEFINED> instruction: 0x4604b510
    c1fc:	mrc2	7, 2, pc, cr4, cr15, {7}
    c200:	pop	{r5, r9, sl, lr}
    c204:			; <UNDEFINED> instruction: 0xf7ff4010
    c208:	svclt	0x0000bf09
    c20c:	bmi	51ee60 <__assert_fail@plt+0x51caa0>
    c210:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    c214:	ldmpl	sp, {r2, r3, r9, sl, lr}
    c218:	stmdavs	sl!, {r0, r1, r7, ip, sp, pc}
    c21c:	blmi	47a984 <__assert_fail@plt+0x4785c4>
    c220:			; <UNDEFINED> instruction: 0x4610447b
    c224:	tstcs	r1, r0, lsl sl
    c228:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    c22c:	svc	0x00e0f7f5
    c230:			; <UNDEFINED> instruction: 0xf7f54620
    c234:	strtmi	lr, [r0], #-3946	; 0xfffff096
    c238:	stccc	8, cr15, [r1], {16}
    c23c:	andle	r2, r3, lr, lsr #22
    c240:	eorcs	r6, lr, r9, lsr #16
    c244:	stmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c248:	andcs	r6, sl, r9, lsr #16
    c24c:	pop	{r0, r1, ip, sp, pc}
    c250:			; <UNDEFINED> instruction: 0xf7f64030
    c254:	blmi	17a2e0 <__assert_fail@plt+0x177f20>
    c258:			; <UNDEFINED> instruction: 0xe7e2447b
    c25c:	andeq	r6, r1, r0, asr fp
    c260:	andeq	r0, r0, ip, lsr #4
    c264:	ldrdeq	r4, [r0], -ip
    c268:	ldrdeq	r4, [r0], -sl
    c26c:	muleq	r0, ip, r4
    c270:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c274:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    c278:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
    c27c:	stmibvs	r5, {r0, r1, r3, r7, ip, sp, pc}^
    c280:			; <UNDEFINED> instruction: 0xf85c2220
    c284:	strcc	r4, [r1, #-4]
    c288:	strls	r6, [r9], #-2084	; 0xfffff7dc
    c28c:	streq	pc, [r0], #-79	; 0xffffffb1
    c290:	movwcc	lr, #18893	; 0x49cd
    c294:	strpl	lr, [r7, #-2496]	; 0xfffff640
    c298:			; <UNDEFINED> instruction: 0xf88d2412
    c29c:	stmdbge	r1, {r2, r4, ip}
    c2a0:	vmlal.s8	q11, d0, d0
    c2a4:	stmib	sp, {r0, sl, ip, sp}^
    c2a8:	movwls	r3, #33542	; 0x8306
    c2ac:	strls	r9, [r3, #-513]	; 0xfffffdff
    c2b0:			; <UNDEFINED> instruction: 0xf7f69402
    c2b4:	bmi	246474 <__assert_fail@plt+0x2440b4>
    c2b8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    c2bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c2c0:	subsmi	r9, sl, r9, lsl #22
    c2c4:	andlt	sp, fp, r1, lsl #2
    c2c8:			; <UNDEFINED> instruction: 0xf7f5bd30
    c2cc:	svclt	0x0000ee32
    c2d0:	andeq	r6, r1, r8, ror #21
    c2d4:	andeq	r0, r0, r4, lsl r2
    c2d8:	andeq	r6, r1, r6, lsr #21
    c2dc:			; <UNDEFINED> instruction: 0x460eb5f8
    c2e0:	strmi	r2, [r4], -r3, lsl #2
    c2e4:	svc	0x0090f7f5
    c2e8:	ldrbtmi	r4, [pc], #-3862	; c2f0 <__assert_fail@plt+0x9f30>
    c2ec:	blle	4562f4 <__assert_fail@plt+0x453f34>
    c2f0:			; <UNDEFINED> instruction: 0xf7f54620
    c2f4:	blmi	548154 <__assert_fail@plt+0x545d94>
    c2f8:			; <UNDEFINED> instruction: 0x4605447b
    c2fc:			; <UNDEFINED> instruction: 0xf8534620
    c300:			; <UNDEFINED> instruction: 0xf7f51025
    c304:	stmdacs	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    c308:			; <UNDEFINED> instruction: 0xf846bfa4
    c30c:	andcs	r4, r1, r5, lsr #32
    c310:			; <UNDEFINED> instruction: 0xbdf8db0c
    c314:	andscs	r4, r9, #13312	; 0x3400
    c318:	tstcs	r1, sp, lsl #16
    c31c:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    c320:			; <UNDEFINED> instruction: 0xf7f5681b
    c324:			; <UNDEFINED> instruction: 0xf04fee50
    c328:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    c32c:	strtmi	r4, [fp], -r7, lsl #16
    c330:	tstcs	r1, r8, lsl #20
    c334:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    c338:			; <UNDEFINED> instruction: 0xf7f56800
    c33c:			; <UNDEFINED> instruction: 0xf04fef5a
    c340:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    c344:	andeq	r6, r1, r6, ror sl
    c348:	andeq	r4, r0, r0, asr r8
    c34c:	andeq	r0, r0, ip, lsr #4
    c350:	andeq	r4, r0, lr, ror #7
    c354:	strdeq	r4, [r0], -r2
    c358:	mvnsmi	lr, sp, lsr #18
    c35c:			; <UNDEFINED> instruction: 0xf8dfb084
    c360:			; <UNDEFINED> instruction: 0x46078078
    c364:	ldrmi	r4, [r5], -lr, lsl #12
    c368:	andls	r4, r3, #248, 8	; 0xf8000000
    c36c:			; <UNDEFINED> instruction: 0xf7f5e008
    c370:	strmi	lr, [r4], -r4, ror #29
    c374:	stmdavs	r0, {r0, r1, ip, pc}
    c378:	svclt	0x0018280b
    c37c:	tstle	sl, r4, lsl #16
    c380:	ldrtmi	r4, [r1], -sl, lsr #12
    c384:			; <UNDEFINED> instruction: 0xf7f54638
    c388:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    c38c:	andsle	sp, r6, pc, ror #23
    c390:	pop	{r2, ip, sp, pc}
    c394:	bmi	46cb5c <__assert_fail@plt+0x46a79c>
    c398:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c39c:			; <UNDEFINED> instruction: 0xf7f5681e
    c3a0:	stmdavs	r5!, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    c3a4:	bmi	3947b0 <__assert_fail@plt+0x3923f0>
    c3a8:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    c3ac:	ldrtmi	r4, [r0], -r3, lsl #12
    c3b0:	svc	0x001ef7f5
    c3b4:	submi	r6, r0, #32, 16	; 0x200000
    c3b8:	pop	{r2, ip, sp, pc}
    c3bc:	blmi	1ecb84 <__assert_fail@plt+0x1ea7c4>
    c3c0:	stmdami	r8, {r0, r1, r2, r3, r9, sp}
    c3c4:			; <UNDEFINED> instruction: 0xf8582101
    c3c8:	ldrbtmi	r3, [r8], #-3
    c3cc:			; <UNDEFINED> instruction: 0xf7f5681b
    c3d0:			; <UNDEFINED> instruction: 0xf06fedfa
    c3d4:			; <UNDEFINED> instruction: 0xe7db003c
    c3d8:	strdeq	r6, [r1], -r8
    c3dc:	andeq	r0, r0, ip, lsr #4
    c3e0:			; <UNDEFINED> instruction: 0x000043b6
    c3e4:	andeq	r4, r0, r6, lsl #7
    c3e8:	svcmi	0x00f8e92d
    c3ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c3f0:	ldrmi	r6, [r1], lr, lsl #17
    c3f4:	strmi	r2, [sp], -r2, lsr #4
    c3f8:			; <UNDEFINED> instruction: 0xf8df4607
    c3fc:			; <UNDEFINED> instruction: 0xf8c6a068
    c400:			; <UNDEFINED> instruction: 0xf8c68000
    c404:	ldrbtmi	r8, [sl], #4
    c408:			; <UNDEFINED> instruction: 0xffa6f7ff
    c40c:	blle	553c24 <__assert_fail@plt+0x551864>
    c410:	svcmi	0x0000f5b4
    c414:			; <UNDEFINED> instruction: 0xf44fbfb8
    c418:	strtmi	r4, [r0], -r0, lsl #8
    c41c:	mrc	7, 0, APSR_nzcv, cr10, cr5, {7}
    c420:	orrslt	r4, r0, r3, lsl #13
    c424:			; <UNDEFINED> instruction: 0x46426030
    c428:			; <UNDEFINED> instruction: 0x46296074
    c42c:			; <UNDEFINED> instruction: 0xf7ff4638
    c430:	mcrne	15, 0, pc, cr4, cr3, {4}	; <UNPREDICTABLE>
    c434:			; <UNDEFINED> instruction: 0xf8c9bfa8
    c438:	blle	b8440 <__assert_fail@plt+0xb6080>
    c43c:	pop	{r5, r9, sl, lr}
    c440:	usub8mi	r8, r8, r8
    c444:	stc	7, cr15, [ip, #-980]!	; 0xfffffc2c
    c448:	blmi	206430 <__assert_fail@plt+0x204070>
    c44c:	stmdami	r7, {r5, r9, sp}
    c450:			; <UNDEFINED> instruction: 0xf06f2101
    c454:			; <UNDEFINED> instruction: 0xf85a040b
    c458:	ldrbtmi	r3, [r8], #-3
    c45c:			; <UNDEFINED> instruction: 0xf7f5681b
    c460:			; <UNDEFINED> instruction: 0xe7ebedb2
    c464:	andeq	r6, r1, sl, asr r9
    c468:	andeq	r0, r0, ip, lsr #4
    c46c:	andeq	r4, r0, r6, lsr #6
    c470:	blmi	e9ed5c <__assert_fail@plt+0xe9c99c>
    c474:	push	{r1, r3, r4, r5, r6, sl, lr}
    c478:	strdlt	r4, [r6], r0
    c47c:	stcge	8, cr5, [r1, #-844]	; 0xfffffcb4
    c480:	andcs	r4, r0, #4, 12	; 0x400000
    c484:	movwls	r6, #22555	; 0x581b
    c488:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c48c:	rsbvs	r4, sl, r8, lsl #13
    c490:	stmib	r5, {r0, r9, ip, pc}^
    c494:			; <UNDEFINED> instruction: 0xf7f52202
    c498:	stmiahi	r3!, {r3, r8, r9, sl, fp, sp, lr, pc}^
    c49c:	ldreq	r4, [r9, #3888]	; 0xf30
    c4a0:	strle	r4, [ip, #-1151]	; 0xfffffb81
    c4a4:			; <UNDEFINED> instruction: 0x460605da
    c4a8:	tstcs	r4, r8, asr #30
    c4ac:	bmi	b8196c <__assert_fail@plt+0xb7f5ac>
    c4b0:	strtmi	r4, [r0], -fp, lsr #12
    c4b4:			; <UNDEFINED> instruction: 0xf7f5447a
    c4b8:	stmdacs	r1, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
    c4bc:	andcs	sp, r0, fp
    c4c0:	blmi	99ed6c <__assert_fail@plt+0x99c9ac>
    c4c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c4c8:	blls	166538 <__assert_fail@plt+0x164178>
    c4cc:	qdaddle	r4, sl, r1
    c4d0:	pop	{r1, r2, ip, sp, pc}
    c4d4:	stflsd	f0, [r2, #-960]	; 0xfffffc40
    c4d8:			; <UNDEFINED> instruction: 0x4628b11d
    c4dc:	mcr	7, 4, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
    c4e0:	bls	ddcfc <__assert_fail@plt+0xdb93c>
    c4e4:	cmplt	sl, r1, lsl r6
    c4e8:			; <UNDEFINED> instruction: 0xf7f54610
    c4ec:	stmdavs	r3!, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c4f0:	strmi	r4, [r1], -r3, lsl #5
    c4f4:	stmiahi	r3!, {r0, r1, r2, r3, r4, r8, r9, ip, lr, pc}^
    c4f8:	svclt	0x005405db
    c4fc:	andcs	r1, r0, #3200	; 0xc80
    c500:	svceq	0x0000f1b8
    c504:	strtmi	sp, [r8], -r8
    c508:	ldrb	r4, [r9, r0, asr #15]
    c50c:			; <UNDEFINED> instruction: 0xf7f53004
    c510:			; <UNDEFINED> instruction: 0xf100ee8e
    c514:	bfi	r0, r4, #2, #9
    c518:	sbcsle	r2, r0, r0, lsl #26
    c51c:	blcs	2a5d0 <__assert_fail@plt+0x28210>
    c520:	ldmdavs	r4!, {r0, r2, r3, r6, r7, ip, lr, pc}
    c524:	stccc	6, cr4, [r0], {41}	; 0x29
    c528:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    c52c:			; <UNDEFINED> instruction: 0xf7ff4620
    c530:	strtmi	pc, [r0], -sp, ror #28
    c534:	blmi	38644c <__assert_fail@plt+0x38408c>
    c538:	stmdami	sp, {r1, r2, r5, r9, sp}
    c53c:	ldmpl	fp!, {r0, r8, sp}^
    c540:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    c544:	ldc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    c548:	strmi	r2, [sl], -r0, lsl #2
    c54c:	svceq	0x0000f1b8
    c550:	ubfx	sp, r9, #3, #2
    c554:	stcl	7, cr15, [ip], #980	; 0x3d4
    c558:	andeq	r6, r1, ip, ror #17
    c55c:	andeq	r0, r0, r4, lsl r2
    c560:	andeq	r6, r1, r0, asr #17
    c564:			; <UNDEFINED> instruction: 0xfffffe25
    c568:	muleq	r1, ip, r8
    c56c:	andeq	r0, r0, ip, lsr #4
    c570:	andeq	r4, r0, r4, ror #4
    c574:	svcmi	0x00f0e92d
    c578:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    c57c:	ldrmi	r8, [r9], r2, lsl #22
    c580:	strmi	r4, [r7], -fp, lsr #23
    c584:	adclt	pc, ip, #14614528	; 0xdf0000
    c588:	addslt	r2, r7, r0, lsl r0
    c58c:	andls	r4, r4, #-83886080	; 0xfb000000
    c590:	bmi	fea70ddc <__assert_fail@plt+0xfea6ea1c>
    c594:	ldrbtmi	r9, [sl], #-272	; 0xfffffef0
    c598:	bge	2e28ec <__assert_fail@plt+0x2e052c>
    c59c:	tstls	r5, #1769472	; 0x1b0000
    c5a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c5a4:	movwls	r2, #45824	; 0xb300
    c5a8:	stmib	sp, {r1, r4, r8, r9, ip, pc}^
    c5ac:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
    c5b0:	movwcs	r3, #49939	; 0xc313
    c5b4:			; <UNDEFINED> instruction: 0xf89d930f
    c5b8:	andls	r3, lr, #136	; 0x88
    c5bc:	eoreq	pc, ip, sp, lsr #17
    c5c0:	stccs	3, cr9, [r0], {6}
    c5c4:	rschi	pc, r1, r0
    c5c8:	bl	126dbc <__assert_fail@plt+0x1249fc>
    c5cc:	strbmi	r0, [ip], -r3, lsl #16
    c5d0:	biceq	lr, r3, r1, lsr #23
    c5d4:	strbmi	lr, [r3, #-1]
    c5d8:			; <UNDEFINED> instruction: 0xf851d00b
    c5dc:	movwcc	r2, #4147	; 0x1033
    c5e0:	stccs	0, cr6, [r0], {147}	; 0x93
    c5e4:	ldmhi	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    c5e8:			; <UNDEFINED> instruction: 0xf0404543
    c5ec:	sbcshi	r0, r0, r4
    c5f0:			; <UNDEFINED> instruction: 0x46a1d1f3
    c5f4:	andshi	pc, ip, r7, asr #17
    c5f8:	ldmdavs	r8!, {r1, r2, r3, r8, r9, fp, sp, pc}
    c5fc:	ldrmi	r2, [r9], -r0, lsl #4
    c600:	bcc	fe447e28 <__assert_fail@plt+0xfe445a68>
    c604:	ldcl	7, cr15, [r0], #-980	; 0xfffffc2c
    c608:	vmlal.s8	q9, d0, d0
    c60c:	blge	26c9cc <__assert_fail@plt+0x26a60c>
    c610:	eorge	pc, r8, #14614528	; 0xdf0000
    c614:	movwcs	r9, #784	; 0x310
    c618:	blge	231228 <__assert_fail@plt+0x22ee68>
    c61c:	andcs	r4, r1, #-100663296	; 0xfa000000
    c620:	bcc	447e48 <__assert_fail@plt+0x445a88>
    c624:	andsls	r4, r1, #137216	; 0x21800
    c628:			; <UNDEFINED> instruction: 0xf8cd447b
    c62c:	movwls	r9, #20484	; 0x5004
    c630:	vnmls.f64	d9, d8, d2
    c634:	vmov	r2, s16
    c638:	movwcc	r1, #6800	; 0x1a90
    c63c:	movwls	r6, #14392	; 0x3838
    c640:	mrc2	7, 6, pc, cr2, cr15, {7}
    c644:	blle	1b93e5c <__assert_fail@plt+0x1b91a9c>
    c648:	blcs	33328c <__assert_fail@plt+0x330ecc>
    c64c:	rschi	pc, sl, r0, asr #32
    c650:	cdpls	12, 0, cr2, cr8, cr15, {0}
    c654:	ldcle	6, cr4, [sl, #-148]!	; 0xffffff6c
    c658:	adcmi	r6, r5, #52, 16	; 0x340000
    c65c:	tsteq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    c660:	andcs	fp, r0, #172, 30	; 0x2b0
    c664:	b	1494e70 <__assert_fail@plt+0x1492ab0>
    c668:	ldrdle	r7, [sl, #-35]!	; 0xffffffdd
    c66c:	bl	fea32e84 <__assert_fail@plt+0xfea30ac4>
    c670:	and	r0, r9, r2, lsl #18
    c674:	adcmi	r6, ip, #52, 16	; 0x340000
    c678:	tsteq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    c67c:	andcs	fp, r0, #212, 30	; 0x350
    c680:	b	1494e8c <__assert_fail@plt+0x1492acc>
    c684:	ldrsble	r7, [ip, #-35]	; 0xffffffdd
    c688:	ldmiblt	r9!, {r2, r3, r8, fp, ip, pc}
    c68c:	ldmvs	sl!, {r4, r5, r6, r7, fp, sp, lr}
    c690:			; <UNDEFINED> instruction: 0xd1134290
    c694:	strbmi	r6, [r2, #-2226]	; 0xfffff74e
    c698:	strbmi	sp, [sl, #-2064]	; 0xfffff7f0
    c69c:	ldmhi	r2!, {r1, r2, r3, r8, r9, ip, lr, pc}
    c6a0:	eorle	r2, r0, r2, lsl #20
    c6a4:	blcs	332b0 <__assert_fail@plt+0x30ef0>
    c6a8:	blmi	19c0c54 <__assert_fail@plt+0x19be894>
    c6ac:	tstcs	r1, r4, lsl r2
    c6b0:			; <UNDEFINED> instruction: 0xf85b4650
    c6b4:	ldmdavs	fp, {r0, r1, ip, sp}
    c6b8:	stc	7, cr15, [r4], {245}	; 0xf5
    c6bc:			; <UNDEFINED> instruction: 0xf0243403
    c6c0:	blne	b4d6d4 <__assert_fail@plt+0xb4b314>
    c6c4:	cfstrscs	mvf4, [pc, #-152]	; c634 <__assert_fail@plt+0xa274>
    c6c8:	ldmle	r3, {r2, r3, r5, r9, sl, lr}^
    c6cc:	ldrtmi	r9, [r0], -r8, lsl #28
    c6d0:	bl	ff9ca6ac <__assert_fail@plt+0xff9c82ec>
    c6d4:			; <UNDEFINED> instruction: 0x069b9b14
    c6d8:	cfstrscs	mvf13, [r0], {71}	; 0x47
    c6dc:	addshi	pc, r5, r0, asr #32
    c6e0:	movwls	r9, #11011	; 0x2b03
    c6e4:	blcs	50657c <__assert_fail@plt+0x5041bc>
    c6e8:	stmdble	lr!, {r2, r4, r5, r8, fp, sp, lr}^
    c6ec:	suble	r2, pc, r0, lsl #24
    c6f0:			; <UNDEFINED> instruction: 0xf7f59107
    c6f4:	rsbmi	lr, r3, #2176	; 0x880
    c6f8:	stmdbls	r7, {r1, r2, r9, fp, ip, pc}
    c6fc:	bvs	1ee4710 <__assert_fail@plt+0x1ee2350>
    c700:	svclt	0x000c2b04
    c704:			; <UNDEFINED> instruction: 0xf0022200
    c708:	bcs	cf14 <__assert_fail@plt+0xab54>
    c70c:	blls	80c34 <__assert_fail@plt+0x7e874>
    c710:	blcs	32738 <__assert_fail@plt+0x30378>
    c714:	andsvs	sp, r8, r1, asr #32
    c718:	movwcs	lr, #14813	; 0x39dd
    c71c:	ldmle	pc, {r0, r1, r4, r7, r9, lr}^	; <UNPREDICTABLE>
    c720:	blls	b8b58 <__assert_fail@plt+0xb6798>
    c724:	bmi	121d69c <__assert_fail@plt+0x121b2dc>
    c728:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
    c72c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c730:	subsmi	r9, sl, r5, lsl fp
    c734:			; <UNDEFINED> instruction: 0x4620d17a
    c738:	ldc	0, cr11, [sp], #92	; 0x5c
    c73c:	pop	{r1, r8, r9, fp, pc}
    c740:	blmi	1030708 <__assert_fail@plt+0x102e348>
    c744:			; <UNDEFINED> instruction: 0xf85b9a14
    c748:	ldreq	r3, [r2], r3
    c74c:	ldrble	r6, [r3, #-2072]	; 0xfffff7e8
    c750:	ldmdami	lr!, {r0, r1, r9, sl, lr}
    c754:	tstcs	r1, r2, lsl r2
    c758:			; <UNDEFINED> instruction: 0xf04f4478
    c75c:			; <UNDEFINED> instruction: 0xf7f534ff
    c760:	stmdals	r8, {r1, r4, r5, sl, fp, sp, lr, pc}
    c764:	bl	fe74a740 <__assert_fail@plt+0xfe748380>
    c768:	blmi	dc66e4 <__assert_fail@plt+0xdc4324>
    c76c:	stmdals	r5, {r1, r4, r9, sp}
    c770:			; <UNDEFINED> instruction: 0xf85b2101
    c774:	ldmdavs	fp, {r0, r1, ip, sp}
    c778:	stc	7, cr15, [r4], #-980	; 0xfffffc2c
    c77c:			; <UNDEFINED> instruction: 0x4699e7b0
    c780:	strmi	r9, [ip], -r8, lsl #22
    c784:	andcc	pc, r0, r9, asr #17
    c788:			; <UNDEFINED> instruction: 0xf8dde7cd
    c78c:			; <UNDEFINED> instruction: 0xe7338010
    c790:			; <UNDEFINED> instruction: 0x46214630
    c794:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    c798:			; <UNDEFINED> instruction: 0xf7f5e7b9
    c79c:	ldr	lr, [fp, r2, lsl #23]!
    c7a0:			; <UNDEFINED> instruction: 0xf7ff4630
    c7a4:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    c7a8:	blmi	9c0e74 <__assert_fail@plt+0x9beab4>
    c7ac:			; <UNDEFINED> instruction: 0xf85b6930
    c7b0:	submi	r3, r0, #3
    c7b4:			; <UNDEFINED> instruction: 0xf7f5681d
    c7b8:	bmi	987928 <__assert_fail@plt+0x985568>
    c7bc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    c7c0:	strtmi	r4, [r8], -r3, lsl #12
    c7c4:	ldc	7, cr15, [r4, #-980]	; 0xfffffc2c
    c7c8:	blmi	7c6654 <__assert_fail@plt+0x7c4294>
    c7cc:	stmdami	r1!, {r4, r9, sp}
    c7d0:			; <UNDEFINED> instruction: 0xf04f2101
    c7d4:			; <UNDEFINED> instruction: 0xf85b34ff
    c7d8:	ldrbtmi	r3, [r8], #-3
    c7dc:			; <UNDEFINED> instruction: 0xf7f5681b
    c7e0:	stmdals	r8, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    c7e4:	bl	174a7c0 <__assert_fail@plt+0x1748400>
    c7e8:	ldmdami	fp, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    c7ec:	ldrbtcc	pc, [pc], #79	; c7f4 <__assert_fail@plt+0xa434>	; <UNPREDICTABLE>
    c7f0:			; <UNDEFINED> instruction: 0xf7f54478
    c7f4:			; <UNDEFINED> instruction: 0xe796ebd0
    c7f8:			; <UNDEFINED> instruction: 0x46234a18
    c7fc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    c800:	ldcl	7, cr15, [r6], #980	; 0x3d4
    c804:			; <UNDEFINED> instruction: 0xf7f52001
    c808:	bmi	5879c8 <__assert_fail@plt+0x585608>
    c80c:	stmdami	sp, {r0, r1, r5, r9, sl, lr}
    c810:			; <UNDEFINED> instruction: 0xf85b447a
    c814:	mrscs	r0, (UNDEF: 1)
    c818:			; <UNDEFINED> instruction: 0xf7f56800
    c81c:	andcs	lr, r1, sl, ror #25
    c820:	stcl	7, cr15, [r0], #-980	; 0xfffffc2c
    c824:	stmdami	r7, {r0, r1, r2, r3, r9, fp, lr}
    c828:			; <UNDEFINED> instruction: 0xe7f2447a
    c82c:	bl	fe04a808 <__assert_fail@plt+0xfe048448>
    c830:	andeq	r0, r0, r4, lsl r2
    c834:	ldrdeq	r6, [r1], -r4
    c838:	andeq	r6, r1, sl, asr #15
    c83c:	andeq	r4, r0, ip, asr #4
    c840:	andeq	r4, r0, r8, asr r2
    c844:	andeq	r0, r0, ip, lsr #4
    c848:	andeq	r6, r1, r6, lsr r6
    c84c:	strheq	r4, [r0], -r0
    c850:	muleq	r0, r2, r0
    c854:	andeq	r4, r0, r2, rrx
    c858:	ldrdeq	r3, [r0], -ip
    c85c:	andeq	r4, r0, lr, lsl r0
    c860:	andeq	r4, r0, r4, lsl #1
    c864:	andeq	r3, r0, r0, asr #31
    c868:			; <UNDEFINED> instruction: 0x460cb530
    c86c:	addlt	r4, r7, r9, lsl sp
    c870:	blge	5ecdc <__assert_fail@plt+0x5c91c>
    c874:	bmi	65da70 <__assert_fail@plt+0x65b6b0>
    c878:	ldrbtmi	r5, [sl], #-2153	; 0xfffff797
    c87c:	stmdavs	r9, {r8, sl, sp}
    c880:			; <UNDEFINED> instruction: 0xf04f9105
    c884:	mrscs	r0, (UNDEF: 20)
    c888:	strls	r6, [r1, #-93]	; 0xffffffa3
    c88c:	strpl	lr, [r2, #-2499]	; 0xfffff63d
    c890:	bl	f4a86c <__assert_fail@plt+0xf484ac>
    c894:	tstle	r6, r1, lsl #16
    c898:			; <UNDEFINED> instruction: 0xb1209802
    c89c:	stc	7, cr15, [lr], #980	; 0x3d4
    c8a0:	stmdavc	r3, {r3, r8, ip, sp, pc}
    c8a4:	andcs	fp, r0, r3, asr r9
    c8a8:	blmi	2df0e4 <__assert_fail@plt+0x2dcd24>
    c8ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c8b0:	blls	166920 <__assert_fail@plt+0x164560>
    c8b4:	qaddle	r4, sl, sl
    c8b8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    c8bc:	strmi	r3, [r1], -r0, lsl #24
    c8c0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    c8c4:			; <UNDEFINED> instruction: 0xf7ff4620
    c8c8:	strtmi	pc, [r0], -r1, lsr #25
    c8cc:			; <UNDEFINED> instruction: 0xf7f5e7ec
    c8d0:	svclt	0x0000eb30
    c8d4:	andeq	r6, r1, ip, ror #9
    c8d8:	andeq	r0, r0, r4, lsl r2
    c8dc:			; <UNDEFINED> instruction: 0xfffffa5f
    c8e0:			; <UNDEFINED> instruction: 0x000164b4
    c8e4:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    c8e8:	ldrlt	r2, [r0, #-772]!	; 0xfffffcfc
    c8ec:	cfldrsmi	mvf4, [r3, #-1008]	; 0xfffffc10
    c8f0:	strmi	fp, [r4], -r5, lsl #1
    c8f4:	movwls	r2, #524	; 0x20c
    c8f8:	orrvc	pc, r7, pc, asr #8
    c8fc:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    c900:	stmdavs	r0, {r1, r8, r9, fp, sp, pc}
    c904:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    c908:	streq	pc, [r0, #-79]	; 0xffffffb1
    c90c:	strls	r2, [r2, #-1281]	; 0xfffffaff
    c910:	b	fe54a8ec <__assert_fail@plt+0xfe54852c>
    c914:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    c918:	svclt	0x00a22800
    c91c:			; <UNDEFINED> instruction: 0xf0436ae3
    c920:	rscvs	r0, r3, #4, 6	; 0x10000000
    c924:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    c928:	blls	e6998 <__assert_fail@plt+0xe45d8>
    c92c:	qaddle	r4, sl, r1
    c930:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    c934:	b	fff4a910 <__assert_fail@plt+0xfff48550>
    c938:	andeq	r6, r1, r4, ror r4
    c93c:	andeq	r0, r0, r4, lsl r2
    c940:	andeq	r6, r1, sl, asr #8
    c944:	addlt	fp, r5, r0, lsl #10
    c948:	blge	e6950 <__assert_fail@plt+0xe4590>
    c94c:	andcs	r9, r4, #-1073741824	; 0xc0000000
    c950:	orrvc	pc, r7, pc, asr #8
    c954:	andcs	r9, r1, #0, 4
    c958:	b	1c4a934 <__assert_fail@plt+0x1c48574>
    c95c:			; <UNDEFINED> instruction: 0xf85db005
    c960:	svclt	0x0000fb04
    c964:			; <UNDEFINED> instruction: 0x4604b510
    c968:	stmdacs	r0, {fp, sp, lr}
    c96c:	vldrlt	s26, [r0, #-0]
    c970:	stc	7, cr15, [r6, #-980]	; 0xfffffc2c
    c974:	mvnscc	pc, #79	; 0x4f
    c978:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    c97c:	mvnsmi	lr, #737280	; 0xb4000
    c980:	cdpmi	0, 5, cr11, cr5, cr7, {4}
    c984:	blmi	155e1e0 <__assert_fail@plt+0x155be20>
    c988:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    c98c:			; <UNDEFINED> instruction: 0x46882230
    c990:	ldmpl	r3!, {r8, sp}^
    c994:			; <UNDEFINED> instruction: 0xf8df2701
    c998:	ldmdavs	fp, {r3, r6, r8, ip, pc}
    c99c:			; <UNDEFINED> instruction: 0xf04f9305
    c9a0:	vst2.8	{d16-d19}, [pc], r0
    c9a4:	stmib	sp, {r8, r9, lr}^
    c9a8:			; <UNDEFINED> instruction: 0xf7f53703
    c9ac:			; <UNDEFINED> instruction: 0x462aebf0
    c9b0:	andscs	r2, r0, r3, lsl #2
    c9b4:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    c9b8:	ldrbtmi	r6, [r9], #613	; 0x265
    c9bc:	stc	7, cr15, [r8], #980	; 0x3d4
    c9c0:	eorvs	r2, r0, r0, lsl #16
    c9c4:	blge	103754 <__assert_fail@plt+0x101394>
    c9c8:	andcs	r2, r7, #4, 10	; 0x1000000
    c9cc:	strls	r4, [r0, #-1593]	; 0xfffff9c7
    c9d0:	b	d4a9ac <__assert_fail@plt+0xd485ec>
    c9d4:	blle	19d69dc <__assert_fail@plt+0x19d461c>
    c9d8:	andcs	r4, r8, #67584	; 0x10800
    c9dc:	ldrtmi	r6, [r9], -r0, lsr #16
    c9e0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    c9e4:			; <UNDEFINED> instruction: 0xf7f59500
    c9e8:	stmdacs	r0, {r1, r3, r5, r9, fp, sp, lr, pc}
    c9ec:			; <UNDEFINED> instruction: 0x4626db55
    c9f0:			; <UNDEFINED> instruction: 0xf8569500
    c9f4:	blge	10f60c <__assert_fail@plt+0x10d24c>
    c9f8:	vst1.8	{d18-d21}, [pc], fp
    c9fc:			; <UNDEFINED> instruction: 0xf7f57187
    ca00:	strcs	lr, [r0, #-2590]	; 0xfffff5e2
    ca04:	rsbvs	r2, r5, r0, lsl r3
    ca08:	rsbsvs	r4, r5, r1, lsr r6
    ca0c:	stmdavs	r0!, {r2, r3, r9, sp}
    ca10:	andhi	pc, ip, r4, asr #17
    ca14:			; <UNDEFINED> instruction: 0xf7f580a3
    ca18:	adcmi	lr, r8, #180, 22	; 0x2d000
    ca1c:	stmdavs	r0!, {r0, r1, r3, r6, r8, r9, fp, ip, lr, pc}
    ca20:	ldrtmi	sl, [r1], -r2, lsl #20
    ca24:	movwls	r2, #8972	; 0x230c
    ca28:	mrrc	7, 15, pc, r8, cr5	; <UNPREDICTABLE>
    ca2c:	blle	1256a34 <__assert_fail@plt+0x1254674>
    ca30:	blcs	333640 <__assert_fail@plt+0x331280>
    ca34:	stmiahi	r3!, {r1, r2, r3, r4, r8, ip, lr, pc}
    ca38:	tstle	pc, r0, lsl fp	; <UNPREDICTABLE>
    ca3c:			; <UNDEFINED> instruction: 0xf7f54628
    ca40:	mvnvs	lr, lr, asr #20
    ca44:	blmi	95f2ec <__assert_fail@plt+0x95cf2c>
    ca48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca4c:	blls	166abc <__assert_fail@plt+0x1646fc>
    ca50:	teqle	lr, sl, asr r0
    ca54:	andlt	r4, r7, r8, lsr #12
    ca58:	mvnshi	lr, #12386304	; 0xbd0000
    ca5c:	ldrtmi	r4, [r9], -r3, lsr #16
    ca60:			; <UNDEFINED> instruction: 0xf04f4a23
    ca64:			; <UNDEFINED> instruction: 0xf85935ff
    ca68:	ldrbtmi	r0, [sl], #-0
    ca6c:			; <UNDEFINED> instruction: 0xf7f56800
    ca70:	strb	lr, [r7, r0, asr #23]!
    ca74:			; <UNDEFINED> instruction: 0x4639481d
    ca78:			; <UNDEFINED> instruction: 0xf04f4a1e
    ca7c:			; <UNDEFINED> instruction: 0xf85935ff
    ca80:	ldrbtmi	r0, [sl], #-0
    ca84:			; <UNDEFINED> instruction: 0xf7f56800
    ca88:			; <UNDEFINED> instruction: 0xe7dbebb4
    ca8c:			; <UNDEFINED> instruction: 0xf04f481a
    ca90:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    ca94:	b	1fcaa70 <__assert_fail@plt+0x1fc86b0>
    ca98:	ldmdami	r8, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ca9c:	ldrbcc	pc, [pc, #79]!	; caf3 <__assert_fail@plt+0xa733>	; <UNPREDICTABLE>
    caa0:			; <UNDEFINED> instruction: 0xf7f54478
    caa4:			; <UNDEFINED> instruction: 0xe7cdea78
    caa8:			; <UNDEFINED> instruction: 0xf04f4815
    caac:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    cab0:	b	1c4aa8c <__assert_fail@plt+0x1c486cc>
    cab4:	ldmdami	r3, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    cab8:	ldrbcc	pc, [pc, #79]!	; cb0f <__assert_fail@plt+0xa74f>	; <UNPREDICTABLE>
    cabc:			; <UNDEFINED> instruction: 0xf7f54478
    cac0:	ldr	lr, [pc, sl, ror #20]!
    cac4:			; <UNDEFINED> instruction: 0xf04f4810
    cac8:	ldrbtmi	r3, [r8], #-1535	; 0xfffffa01
    cacc:	b	18caaa8 <__assert_fail@plt+0x18c86e8>
    cad0:			; <UNDEFINED> instruction: 0xf7f5e7b8
    cad4:	svclt	0x0000ea2e
    cad8:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    cadc:	andeq	r0, r0, r4, lsl r2
    cae0:	andeq	r6, r1, r6, lsr #7
    cae4:	andeq	r0, r0, r0, lsr r2
    cae8:	andeq	r6, r1, r8, lsl r3
    caec:	andeq	r0, r0, ip, lsr #4
    caf0:	andeq	r3, r0, r2, asr #29
    caf4:	andeq	r3, r0, lr, lsl #29
    caf8:	andeq	r3, r0, sl, lsl lr
    cafc:	andeq	r3, r0, r4, lsr lr
    cb00:	andeq	r3, r0, sl, lsl lr
    cb04:	andeq	r3, r0, r4, lsr #28
    cb08:	andeq	r3, r0, r2, lsr lr
    cb0c:			; <UNDEFINED> instruction: 0xf7ff2200
    cb10:	svclt	0x0000bf35
    cb14:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cb18:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    cb1c:	adclt	fp, r8, r0, ror r5
    cb20:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    cb24:	strmi	r4, [lr], -r4, lsl #12
    cb28:	tstcs	r0, r4, lsl #16
    cb2c:	addcs	r4, ip, #22020096	; 0x1500000
    cb30:			; <UNDEFINED> instruction: 0x9327681b
    cb34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cb38:	bl	a4ab14 <__assert_fail@plt+0xa48754>
    cb3c:	rsbcs	r6, sl, #3719168	; 0x38c000
    cb40:	movwcc	r2, #4376	; 0x1118
    cb44:	andcc	pc, r1, #192, 4
    cb48:	andsvs	pc, r4, sp, lsl #17
    cb4c:	mvnvs	sl, r1, lsl #28
    cb50:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
    cb54:	tstls	r1, r2, lsl #6
    cb58:	orrscs	fp, r8, sp, lsl r1
    cb5c:			; <UNDEFINED> instruction: 0x47a84630
    cb60:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    cb64:	movwcs	r4, #1585	; 0x631
    cb68:			; <UNDEFINED> instruction: 0xf7f52298
    cb6c:	bmi	247bbc <__assert_fail@plt+0x2457fc>
    cb70:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    cb74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cb78:	subsmi	r9, sl, r7, lsr #22
    cb7c:	eorlt	sp, r8, r1, lsl #2
    cb80:			; <UNDEFINED> instruction: 0xf7f5bd70
    cb84:	svclt	0x0000e9d6
    cb88:	andeq	r6, r1, r6, asr #4
    cb8c:	andeq	r0, r0, r4, lsl r2
    cb90:	andeq	r6, r1, lr, ror #3
    cb94:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cb98:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    cb9c:	adclt	fp, r8, r0, ror r5
    cba0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    cba4:	strmi	r4, [lr], -r4, lsl #12
    cba8:	tstcs	r0, r4, lsl #16
    cbac:	addcs	r4, ip, #22020096	; 0x1500000
    cbb0:			; <UNDEFINED> instruction: 0x9327681b
    cbb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cbb8:	b	ffa4ab94 <__assert_fail@plt+0xffa487d4>
    cbbc:	andscs	r6, r6, #3719168	; 0x38c000
    cbc0:	movwcc	r2, #4376	; 0x1118
    cbc4:	andcc	pc, r1, #192, 4
    cbc8:	andsvs	pc, r4, sp, lsl #17
    cbcc:	mvnvs	sl, r1, lsl #28
    cbd0:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
    cbd4:	tstls	r1, r2, lsl #6
    cbd8:	orrscs	fp, r8, sp, lsl r1
    cbdc:			; <UNDEFINED> instruction: 0x47a84630
    cbe0:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    cbe4:	movwcs	r4, #1585	; 0x631
    cbe8:			; <UNDEFINED> instruction: 0xf7f52298
    cbec:	bmi	247b3c <__assert_fail@plt+0x24577c>
    cbf0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    cbf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cbf8:	subsmi	r9, sl, r7, lsr #22
    cbfc:	eorlt	sp, r8, r1, lsl #2
    cc00:			; <UNDEFINED> instruction: 0xf7f5bd70
    cc04:	svclt	0x0000e996
    cc08:	andeq	r6, r1, r6, asr #3
    cc0c:	andeq	r0, r0, r4, lsl r2
    cc10:	andeq	r6, r1, lr, ror #2
    cc14:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cc18:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    cc1c:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
    cc20:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    cc24:			; <UNDEFINED> instruction: 0xf85c221c
    cc28:	strcc	r5, [r1], #-5
    cc2c:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    cc30:	streq	pc, [r0, #-79]	; 0xffffffb1
    cc34:	strmi	lr, [r7], #-2496	; 0xfffff640
    cc38:	movwcc	lr, #14797	; 0x39cd
    cc3c:			; <UNDEFINED> instruction: 0xf88d6800
    cc40:			; <UNDEFINED> instruction: 0x46691010
    cc44:	movwcc	lr, #22989	; 0x59cd
    cc48:	strbcs	r9, [sl], #-1026	; 0xfffffbfe
    cc4c:	vsubl.s8	<illegal reg q12.5>, d0, d0
    cc50:	strls	r3, [r1], #-1025	; 0xfffffbff
    cc54:	bl	fe74ac30 <__assert_fail@plt+0xfe748870>
    cc58:	blmi	19f47c <__assert_fail@plt+0x19d0bc>
    cc5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cc60:	blls	1e6cd0 <__assert_fail@plt+0x1e4910>
    cc64:	qaddle	r4, sl, r1
    cc68:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    cc6c:	stmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc70:	andeq	r6, r1, r4, asr #2
    cc74:	andeq	r0, r0, r4, lsl r2
    cc78:	andeq	r6, r1, r4, lsl #2
    cc7c:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cc80:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    cc84:	adclt	fp, r8, r0, ror r5
    cc88:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    cc8c:	strmi	r4, [lr], -r4, lsl #12
    cc90:	tstcs	r0, r3, lsl #16
    cc94:	addscs	r4, r0, #22020096	; 0x1500000
    cc98:			; <UNDEFINED> instruction: 0x9327681b
    cc9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cca0:	b	1d4ac7c <__assert_fail@plt+0x1d488bc>
    cca4:	andscs	r6, sl, #3719168	; 0x38c000
    cca8:	movwcc	r2, #4380	; 0x111c
    ccac:	andcc	pc, r1, #192, 4
    ccb0:	andsvs	pc, r0, sp, lsl #17
    ccb4:	mvnvs	r4, lr, ror #12
    ccb8:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
    ccbc:	tstls	r0, r1, lsl #6
    ccc0:	orrscs	fp, ip, sp, lsl r1
    ccc4:			; <UNDEFINED> instruction: 0x47a84630
    ccc8:	stmdavs	r0!, {r3, r5, r8, fp, ip, sp, pc}
    cccc:	movwcs	r4, #1585	; 0x631
    ccd0:			; <UNDEFINED> instruction: 0xf7f5229c
    ccd4:	bmi	247a54 <__assert_fail@plt+0x245694>
    ccd8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ccdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cce0:	subsmi	r9, sl, r7, lsr #22
    cce4:	eorlt	sp, r8, r1, lsl #2
    cce8:			; <UNDEFINED> instruction: 0xf7f5bd70
    ccec:	svclt	0x0000e922
    ccf0:	ldrdeq	r6, [r1], -lr
    ccf4:	andeq	r0, r0, r4, lsl r2
    ccf8:	andeq	r6, r1, r6, lsl #1
    ccfc:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cd00:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    cd04:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
    cd08:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    cd0c:			; <UNDEFINED> instruction: 0xf85c221c
    cd10:	strcc	r5, [r1], #-5
    cd14:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    cd18:	streq	pc, [r0, #-79]	; 0xffffffb1
    cd1c:	strmi	lr, [r7], #-2496	; 0xfffff640
    cd20:	movwcc	lr, #14797	; 0x39cd
    cd24:			; <UNDEFINED> instruction: 0xf88d6800
    cd28:			; <UNDEFINED> instruction: 0x46691010
    cd2c:	movwcc	lr, #22989	; 0x59cd
    cd30:	strtcs	r9, [r2], #-1026	; 0xfffffbfe
    cd34:	vsubl.s8	<illegal reg q12.5>, d0, d0
    cd38:	strls	r3, [r1], #-1025	; 0xfffffbff
    cd3c:	bl	a4ad18 <__assert_fail@plt+0xa48958>
    cd40:	blmi	19f564 <__assert_fail@plt+0x19d1a4>
    cd44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd48:	blls	1e6db8 <__assert_fail@plt+0x1e49f8>
    cd4c:	qaddle	r4, sl, r1
    cd50:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    cd54:	stmia	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd58:	andeq	r6, r1, ip, asr r0
    cd5c:	andeq	r0, r0, r4, lsl r2
    cd60:	andeq	r6, r1, ip, lsl r0
    cd64:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cd68:	ldrblt	r4, [r0, #2845]!	; 0xb1d
    cd6c:	strdlt	r4, [r9], #76	; 0x4c
    cd70:			; <UNDEFINED> instruction: 0xf85c4605
    cd74:	strmi	r3, [pc], -r3
    cd78:	tstcs	r0, ip, ror #12
    cd7c:			; <UNDEFINED> instruction: 0x46204616
    cd80:	addvc	pc, lr, #1325400064	; 0x4f000000
    cd84:	movtls	r6, #30747	; 0x781b
    cd88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cd8c:	ldmib	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cd90:	tstcs	ip, fp, ror #19
    cd94:	movwcc	r2, #4638	; 0x121e
    cd98:	andcc	pc, r1, #192, 4
    cd9c:	eorvs	r7, r1, r7, lsr #8
    cda0:	stmib	r5, {r1, r5, r6, sp, lr}^
    cda4:	adcvs	r3, r3, r7, lsl #6
    cda8:	vst4.8	{d27,d29,d31,d33}, [pc :128], r6
    cdac:	strtmi	r7, [r0], -lr, lsl #3
    cdb0:	ldmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}
    cdb4:	strtmi	r6, [r1], -r8, lsr #16
    cdb8:	vst2.8	{d18-d21}, [pc], r0
    cdbc:			; <UNDEFINED> instruction: 0xf7f5728e
    cdc0:	bmi	247968 <__assert_fail@plt+0x2455a8>
    cdc4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    cdc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cdcc:	subsmi	r9, sl, r7, asr #22
    cdd0:	sublt	sp, r9, r1, lsl #2
    cdd4:			; <UNDEFINED> instruction: 0xf7f5bdf0
    cdd8:	svclt	0x0000e8ac
    cddc:	strdeq	r5, [r1], -r4
    cde0:	andeq	r0, r0, r4, lsl r2
    cde4:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    cde8:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cdec:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    cdf0:	cfldrsmi	mvf4, [r4, #-1008]	; 0xfffffc10
    cdf4:	stmibvs	r4, {r0, r1, r2, r7, ip, sp, pc}^
    cdf8:			; <UNDEFINED> instruction: 0xf85c2214
    cdfc:	strcc	r5, [r1], #-5
    ce00:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    ce04:	streq	pc, [r0, #-79]	; 0xffffffb1
    ce08:	strmi	lr, [r7], #-2496	; 0xfffff640
    ce0c:	stmdavs	r0, {r2, r8, r9, ip, pc}
    ce10:	andsne	pc, r0, sp, lsl #17
    ce14:	stmib	sp, {r0, r3, r5, r6, r9, sl, lr}^
    ce18:	strbcs	r4, [r2], #-770	; 0xfffffcfe
    ce1c:	vsubl.s8	<illegal reg q12.5>, d0, d0
    ce20:	strls	r3, [r1], #-1025	; 0xfffffbff
    ce24:	b	fed4ae00 <__assert_fail@plt+0xfed48a40>
    ce28:	blmi	19f64c <__assert_fail@plt+0x19d28c>
    ce2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ce30:	blls	166ea0 <__assert_fail@plt+0x164ae0>
    ce34:	qaddle	r4, sl, r1
    ce38:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    ce3c:	ldmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce40:	andeq	r5, r1, r0, ror pc
    ce44:	andeq	r0, r0, r4, lsl r2
    ce48:	andeq	r5, r1, r4, lsr pc
    ce4c:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ce50:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    ce54:	cfldrsmi	mvf4, [r5, #-1008]	; 0xfffffc10
    ce58:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    ce5c:			; <UNDEFINED> instruction: 0xf85c2218
    ce60:	strcc	r5, [r1], #-5
    ce64:	strls	r6, [r7, #-2093]	; 0xfffff7d3
    ce68:	streq	pc, [r0, #-79]	; 0xffffffb1
    ce6c:	strmi	lr, [r7], #-2496	; 0xfffff640
    ce70:	movwcc	lr, #18893	; 0x49cd
    ce74:			; <UNDEFINED> instruction: 0xf88d6800
    ce78:	stmdbge	r1, {r2, r4, ip}
    ce7c:	strls	r9, [r3], #-774	; 0xfffffcfa
    ce80:	andls	r2, r1, #1442840576	; 0x56000000
    ce84:	strcc	pc, [r1], #-704	; 0xfffffd40
    ce88:			; <UNDEFINED> instruction: 0xf7f59402
    ce8c:	bmi	24789c <__assert_fail@plt+0x2454dc>
    ce90:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    ce94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce98:	subsmi	r9, sl, r7, lsl #22
    ce9c:	andlt	sp, r9, r1, lsl #2
    cea0:			; <UNDEFINED> instruction: 0xf7f5bd30
    cea4:	svclt	0x0000e846
    cea8:	andeq	r5, r1, ip, lsl #30
    ceac:	andeq	r0, r0, r4, lsl r2
    ceb0:	andeq	r5, r1, lr, asr #29
    ceb4:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ceb8:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    cebc:	cfldrsmi	mvf4, [r4, #-1008]	; 0xfffffc10
    cec0:	stmibvs	r4, {r0, r1, r2, r7, ip, sp, pc}^
    cec4:			; <UNDEFINED> instruction: 0xf85c2214
    cec8:	strcc	r5, [r1], #-5
    cecc:	strls	r6, [r5, #-2093]	; 0xfffff7d3
    ced0:	streq	pc, [r0, #-79]	; 0xffffffb1
    ced4:	strmi	lr, [r7], #-2496	; 0xfffff640
    ced8:	stmdavs	r0, {r2, r8, r9, ip, pc}
    cedc:	andsne	pc, r0, sp, lsl #17
    cee0:	stmib	sp, {r0, r3, r5, r6, r9, sl, lr}^
    cee4:	ldrbcs	r4, [r2], #-770	; 0xfffffcfe
    cee8:	vsubl.s8	<illegal reg q12.5>, d0, d0
    ceec:	strls	r3, [r1], #-1025	; 0xfffffbff
    cef0:	b	13caecc <__assert_fail@plt+0x13c8b0c>
    cef4:	blmi	19f718 <__assert_fail@plt+0x19d358>
    cef8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cefc:	blls	166f6c <__assert_fail@plt+0x164bac>
    cf00:	qaddle	r4, sl, r1
    cf04:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    cf08:	ldmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf0c:	andeq	r5, r1, r4, lsr #29
    cf10:	andeq	r0, r0, r4, lsl r2
    cf14:	andeq	r5, r1, r8, ror #28
    cf18:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    cf1c:	ldrblt	r4, [r0, #2848]!	; 0xb20
    cf20:			; <UNDEFINED> instruction: 0xf2ad44fc
    cf24:			; <UNDEFINED> instruction: 0x46054d1c
    cf28:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    cf2c:	strbtmi	r4, [ip], -pc, lsl #12
    cf30:	ldrmi	r2, [r6], -r0, lsl #2
    cf34:	vmax.s8	d20, d0, d16
    cf38:	ldmdavs	fp, {r2, r4, r9, lr}
    cf3c:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    cf40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cf44:	stmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf48:	tstcs	r4, fp, ror #19
    cf4c:	movwcc	r2, #4698	; 0x125a
    cf50:	andcc	pc, r1, #192, 4
    cf54:	eorvs	r7, r1, r7, lsr #8
    cf58:	stmib	r5, {r1, r5, r6, sp, lr}^
    cf5c:	adcvs	r3, r3, r7, lsl #6
    cf60:	vand	d27, d16, d22
    cf64:			; <UNDEFINED> instruction: 0x46204114
    cf68:	stmdblt	r8!, {r4, r5, r7, r8, r9, sl, lr}
    cf6c:	stmdavs	r2!, {r0, r1, r9, sl, lr}
    cf70:	strtmi	r6, [r1], -r8, lsr #16
    cf74:	b	34af50 <__assert_fail@plt+0x348b90>
    cf78:	blmi	25f7a8 <__assert_fail@plt+0x25d3e8>
    cf7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cf80:			; <UNDEFINED> instruction: 0xf8dd681a
    cf84:	subsmi	r3, sl, r4, lsl r4
    cf88:	vrhadd.s8	d13, d13, d5
    cf8c:	ldcllt	13, cr4, [r0, #112]!	; 0x70
    cf90:	andseq	pc, r5, pc, rrx
    cf94:			; <UNDEFINED> instruction: 0xf7f4e7f0
    cf98:	svclt	0x0000efcc
    cf9c:	andeq	r5, r1, r0, asr #28
    cfa0:	andeq	r0, r0, r4, lsl r2
    cfa4:	andeq	r5, r1, r4, ror #27
    cfa8:	stmdbcs	r7, {r4, r5, r8, sl, ip, sp, pc}
    cfac:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    cfb0:	addlt	r4, sp, sl, lsl ip
    cfb4:	ldrbtmi	r4, [ip], #-2842	; 0xfffff4e6
    cfb8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    cfbc:			; <UNDEFINED> instruction: 0xf04f930b
    cfc0:	andle	r0, fp, r0, lsl #6
    cfc4:			; <UNDEFINED> instruction: 0xf954f7ff
    cfc8:	blmi	55f828 <__assert_fail@plt+0x55d468>
    cfcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cfd0:	blls	2e7040 <__assert_fail@plt+0x2e4c80>
    cfd4:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    cfd8:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
    cfdc:	stmibvs	r1, {r2, r3, r9, sl, lr}^
    cfe0:	andls	r2, sl, #0, 6
    cfe4:	eorcs	r3, r8, #1073741824	; 0x40000000
    cfe8:	smlabtne	r7, r0, r9, lr
    cfec:	stmdbge	r1, {r0, r1, r8, ip, pc}
    cff0:	stmib	sp, {fp, sp, lr}^
    cff4:	stmib	sp, {r2, r8, r9, ip, sp}^
    cff8:			; <UNDEFINED> instruction: 0xf88d3306
    cffc:	ldrcs	r4, [r2], #-20	; 0xffffffec
    d000:	vsubw.s8	<illegal reg q12.5>, q0, d8
    d004:	andls	r3, r1, #16777216	; 0x1000000
    d008:	strcs	r9, [r8], #-1026	; 0xfffffbfe
    d00c:	ldreq	pc, [sp], #-704	; 0xfffffd40
    d010:			; <UNDEFINED> instruction: 0xf7f59409
    d014:			; <UNDEFINED> instruction: 0xe7d7e9be
    d018:	svc	0x008af7f4
    d01c:	andeq	r5, r1, sl, lsr #27
    d020:	andeq	r0, r0, r4, lsl r2
    d024:	muleq	r1, r4, sp
    d028:			; <UNDEFINED> instruction: 0xf7ffb109
    d02c:	andcs	fp, r1, #540672	; 0x84000
    d030:	svclt	0x00baf7ff
    d034:			; <UNDEFINED> instruction: 0x4617b5f0
    d038:	ldmdbcs	r1, {r0, r5, r9, fp, lr}
    d03c:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    d040:	vqdmlsl.s32	q2, d13, d16
    d044:	ldrbtmi	r4, [sl], #-3372	; 0xfffff2d4
    d048:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d04c:	strtcc	pc, [r4], #-2253	; 0xfffff733
    d050:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d054:	mvfgesp	f5, #0.0
    d058:	strmi	r4, [ip], -r5, lsl #12
    d05c:	addvs	pc, r4, #1325400064	; 0x4f000000
    d060:	ldrtmi	r2, [r0], -r0, lsl #2
    d064:	ldm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d068:			; <UNDEFINED> instruction: 0x212069eb
    d06c:	movwcc	r2, #4626	; 0x1212
    d070:	andcc	pc, r1, #192, 4
    d074:	andseq	pc, r5, pc, rrx
    d078:	eorsvs	r7, r1, r4, lsr r4
    d07c:	stmib	r5, {r1, r4, r5, r6, sp, lr}^
    d080:	adcsvs	r3, r3, r7, lsl #6
    d084:	vst4.8	{d27,d29,d31,d33}, [pc :128], r7
    d088:	ldrtmi	r6, [r0], -r4, lsl #3
    d08c:	ldrhlt	r4, [r0, #-120]!	; 0xffffff88
    d090:	blmi	31f8cc <__assert_fail@plt+0x31d50c>
    d094:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d098:			; <UNDEFINED> instruction: 0xf8dd681a
    d09c:	subsmi	r3, sl, r4, lsr #8
    d0a0:	vrhadd.s8	d13, d13, d12
    d0a4:	ldcllt	13, cr4, [r0, #176]!	; 0xb0
    d0a8:			; <UNDEFINED> instruction: 0xf8e2f7ff
    d0ac:			; <UNDEFINED> instruction: 0x4603e7f0
    d0b0:	stmdavs	r8!, {r1, r4, r5, fp, sp, lr}
    d0b4:			; <UNDEFINED> instruction: 0xf7f54631
    d0b8:	strb	lr, [r9, ip, ror #18]!
    d0bc:	svc	0x0038f7f4
    d0c0:	andeq	r5, r1, sl, lsl sp
    d0c4:	andeq	r0, r0, r4, lsl r2
    d0c8:	andeq	r5, r1, ip, asr #25
    d0cc:	adclt	fp, sl, r0, ror r5
    d0d0:			; <UNDEFINED> instruction: 0x46044e19
    d0d4:	stmdage	r4, {r0, r3, r4, r8, r9, fp, lr}
    d0d8:			; <UNDEFINED> instruction: 0x460d447e
    d0dc:			; <UNDEFINED> instruction: 0x21002294
    d0e0:	mcrge	8, 0, r5, cr1, cr3, {7}
    d0e4:			; <UNDEFINED> instruction: 0x9329681b
    d0e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d0ec:	stmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0f0:	rorcs	r6, r3, #19
    d0f4:	movwcc	r4, #5680	; 0x1630
    d0f8:	movwcc	lr, #31172	; 0x79c4
    d0fc:	tstcs	lr, #201326592	; 0xc000000
    d100:	movwcc	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    d104:			; <UNDEFINED> instruction: 0x23209302
    d108:	movwcs	r9, #29441	; 0x7301
    d10c:	andscc	pc, r4, sp, lsl #17
    d110:	stmdblt	r8!, {r3, r5, r7, r8, r9, sl, lr}
    d114:	ldrtmi	r4, [r1], -r3, lsl #12
    d118:	adccs	r6, r0, #32, 16	; 0x200000
    d11c:	ldmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d120:	blmi	19f944 <__assert_fail@plt+0x19d584>
    d124:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d128:	blls	a67198 <__assert_fail@plt+0xa64dd8>
    d12c:	qaddle	r4, sl, r1
    d130:	ldcllt	0, cr11, [r0, #-168]!	; 0xffffff58
    d134:	mrc	7, 7, APSR_nzcv, cr12, cr4, {7}
    d138:	andeq	r5, r1, r8, lsl #25
    d13c:	andeq	r0, r0, r4, lsl r2
    d140:	andeq	r5, r1, ip, lsr ip
    d144:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    d148:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    d14c:	cfldrsmi	mvf4, [r6, #-1008]	; 0xfffffc10
    d150:	stmibvs	r4, {r0, r3, r7, ip, sp, pc}^
    d154:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    d158:	stmdavs	sp!, {r0, sl, ip, sp}
    d15c:			; <UNDEFINED> instruction: 0xf04f9507
    d160:	ldrcs	r0, [ip, #-1280]	; 0xfffffb00
    d164:	strmi	lr, [r7], #-2496	; 0xfffff640
    d168:	movwcc	lr, #14797	; 0x39cd
    d16c:	strtmi	r9, [sl], -r6, lsl #4
    d170:	andsne	pc, r0, sp, lsl #17
    d174:	stmdavs	r0, {r0, r3, r5, r6, r9, sl, lr}
    d178:	strls	r9, [r2], #-773	; 0xfffffcfb
    d17c:	strls	r2, [r0, #-1118]	; 0xfffffba2
    d180:	strcc	pc, [r1], #-704	; 0xfffffd40
    d184:			; <UNDEFINED> instruction: 0xf7f59401
    d188:	bmi	2475a0 <__assert_fail@plt+0x2451e0>
    d18c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d190:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d194:	subsmi	r9, sl, r7, lsl #22
    d198:	andlt	sp, r9, r1, lsl #2
    d19c:			; <UNDEFINED> instruction: 0xf7f4bd30
    d1a0:	svclt	0x0000eec8
    d1a4:	andeq	r5, r1, r4, lsl ip
    d1a8:	andeq	r0, r0, r4, lsl r2
    d1ac:	ldrdeq	r5, [r1], -r2
    d1b0:	movwcs	r6, #2048	; 0x800
    d1b4:	stmialt	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d1b8:			; <UNDEFINED> instruction: 0x4606b570
    d1bc:			; <UNDEFINED> instruction: 0xf5ad4c2c
    d1c0:	stmdami	ip!, {r0, r7, r8, sl, fp, sp, lr}
    d1c4:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    d1c8:	stmdapl	r0!, {r0, r1, r3, r5, r8, sl, fp, lr}
    d1cc:	stmdavs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    d1d0:	streq	pc, [r4], #-2253	; 0xfffff733
    d1d4:	andeq	pc, r0, pc, asr #32
    d1d8:			; <UNDEFINED> instruction: 0xf7f56830
    d1dc:	stmdacs	r0, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
    d1e0:			; <UNDEFINED> instruction: 0xac01db10
    d1e4:	movtcs	r6, #10288	; 0x2830
    d1e8:	addvs	pc, r0, #1325400064	; 0x4f000000
    d1ec:			; <UNDEFINED> instruction: 0xf7f54621
    d1f0:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    d1f4:			; <UNDEFINED> instruction: 0xf7f4da1f
    d1f8:	stmdavs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    d1fc:	svclt	0x0018380b
    d200:	rscscc	pc, pc, pc, asr #32
    d204:	blmi	6dfa80 <__assert_fail@plt+0x6dd6c0>
    d208:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d20c:			; <UNDEFINED> instruction: 0xf8dd681a
    d210:	subsmi	r3, sl, r4, lsl #8
    d214:			; <UNDEFINED> instruction: 0xf50dd12a
    d218:	ldcllt	13, cr6, [r0, #-516]!	; 0xfffffdfc
    d21c:	blcs	3e72b0 <__assert_fail@plt+0x3e4ef0>
    d220:	addmi	sp, r3, #180224	; 0x2c000
    d224:	stmiahi	r2!, {r0, r3, fp, ip, lr, pc}
    d228:	andle	r2, r8, r2, lsl #20
    d22c:			; <UNDEFINED> instruction: 0xf0233303
    d230:	bne	ff00de44 <__assert_fail@plt+0xff00ba84>
    d234:	stmdacs	pc, {r2, r3, r4, sl, lr}	; <UNPREDICTABLE>
    d238:	strdcs	sp, [r0], -r0
    d23c:	blcs	9071cc <__assert_fail@plt+0x904e0c>
    d240:			; <UNDEFINED> instruction: 0xf7f4d908
    d244:	stmdbvs	r2!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    d248:			; <UNDEFINED> instruction: 0x46034252
    d24c:	rscscc	pc, pc, pc, asr #32
    d250:	bfi	r6, sl, #0, #24
    d254:	andscs	r4, r0, #10240	; 0x2800
    d258:	tstcs	r1, sl, lsl #16
    d25c:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    d260:			; <UNDEFINED> instruction: 0xf7f4681b
    d264:			; <UNDEFINED> instruction: 0xf04feeb0
    d268:			; <UNDEFINED> instruction: 0xe7cb30ff
    d26c:	mcr	7, 3, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d270:	muleq	r1, sl, fp
    d274:	andeq	r0, r0, r4, lsl r2
    d278:	muleq	r1, r4, fp
    d27c:	andeq	r5, r1, r8, asr fp
    d280:	andeq	r0, r0, ip, lsr #4
    d284:	ldrdeq	r3, [r0], -lr
    d288:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    d28c:			; <UNDEFINED> instruction: 0x4616b570
    d290:	ldrbtmi	r4, [ip], #2592	; 0xa20
    d294:	addslt	r6, r4, r5, asr #19
    d298:	strcc	r2, [r1, #-1024]	; 0xfffffc00
    d29c:	strpl	lr, [r7, #-2496]	; 0xfffff640
    d2a0:	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    d2a4:	ldmdavs	r2, {fp, sp, lr}
    d2a8:			; <UNDEFINED> instruction: 0xf04f9213
    d2ac:	strtmi	r0, [r2], -r0, lsl #4
    d2b0:	andsne	pc, r4, sp, lsr #17
    d2b4:	strls	sl, [r1], #-2312	; 0xfffff6f8
    d2b8:	tstcc	r0, #1207959552	; 0x48000000
    d2bc:	vrshl.s8	d25, d6, d0
    d2c0:	movwls	r3, #17665	; 0x4501
    d2c4:	strls	sl, [r7], #-2817	; 0xfffff4ff
    d2c8:	stmib	sp, {r2, r3, sl, ip, pc}^
    d2cc:	movwls	r4, #33794	; 0x8402
    d2d0:	stmib	sp, {r4, r8, r9, sp}^
    d2d4:	strcs	r4, [r2], #-1037	; 0xfffffbf3
    d2d8:	andspl	pc, r6, sp, lsr #17
    d2dc:			; <UNDEFINED> instruction: 0xf8ad250c
    d2e0:	tstls	r0, #4
    d2e4:	ldrls	r4, [r1], -fp, ror #8
    d2e8:	blge	3f1f2c <__assert_fail@plt+0x3efb6c>
    d2ec:	stmib	sp, {r0, r3, r8, sl, ip, pc}^
    d2f0:			; <UNDEFINED> instruction: 0xf7f4340a
    d2f4:	bmi	248ae4 <__assert_fail@plt+0x246724>
    d2f8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d2fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d300:	subsmi	r9, sl, r3, lsl fp
    d304:	andslt	sp, r4, r1, lsl #2
    d308:			; <UNDEFINED> instruction: 0xf7f4bd70
    d30c:	svclt	0x0000ee12
    d310:	andeq	r5, r1, lr, asr #21
    d314:	andeq	r0, r0, r4, lsl r2
    d318:	andeq	r5, r1, r6, ror #20
    d31c:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    d320:	ldrlt	r2, [r0, #-512]!	; 0xfffffe00
    d324:	strcc	pc, [r1, #-576]	; 0xfffffdc0
    d328:	ldrbtmi	r6, [ip], #2499	; 0x9c3
    d32c:	addlt	r8, pc, sp, asr #1
    d330:	movwcc	r4, #7448	; 0x1d18
    d334:	stmdavs	ip, {r1, r3, r6, r7, sp, lr}
    d338:	movwcc	lr, #31168	; 0x79c0
    d33c:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    d340:	stmdavs	sp!, {fp, sp, lr}
    d344:			; <UNDEFINED> instruction: 0xf04f950d
    d348:	addvs	r0, fp, r0, lsl #10
    d34c:	stmdbge	r6, {r0, r8, ip, pc}
    d350:	andmi	lr, r2, #3358720	; 0x334000
    d354:	ldrcs	sl, [r0], #-2819	; 0xfffff4fd
    d358:	stmib	sp, {r1, r3, r9, ip, pc}^
    d35c:	movwls	r2, #25092	; 0x6204
    d360:	stmib	sp, {r2, r3, r8, r9, sp}^
    d364:			; <UNDEFINED> instruction: 0xf8ad220b
    d368:	strcs	r4, [r1], #-12
    d36c:	blge	71f90 <__assert_fail@plt+0x6fbd0>
    d370:	strcc	lr, [r8], #-2509	; 0xfffff633
    d374:	ldc	7, cr15, [r8, #976]!	; 0x3d0
    d378:	blmi	19fb9c <__assert_fail@plt+0x19d7dc>
    d37c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d380:	blls	3673f0 <__assert_fail@plt+0x365030>
    d384:	qaddle	r4, sl, r1
    d388:	ldclt	0, cr11, [r0, #-60]!	; 0xffffffc4
    d38c:	ldcl	7, cr15, [r0, #976]	; 0x3d0
    d390:	andeq	r5, r1, r6, lsr sl
    d394:	andeq	r0, r0, r4, lsl r2
    d398:	andeq	r5, r1, r4, ror #19
    d39c:	svcmi	0x00f0e92d
    d3a0:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    d3a4:	vstmiami	r9!, {d8}
    d3a8:	addslt	r4, r9, ip, ror r4
    d3ac:	stmib	sp, {r2, r8, sl, fp, sp, pc}^
    d3b0:	stmibmi	r7!, {r0, r4, r9, ip}
    d3b4:	bpl	448bdc <__assert_fail@plt+0x44681c>
    d3b8:	strmi	r4, [r5], -r6, lsr #21
    d3bc:	strls	r4, [r3], #-1145	; 0xfffffb87
    d3c0:	strcs	sl, [r0], #-2058	; 0xfffff7f6
    d3c4:	cdp	8, 0, cr5, cr8, cr10, {4}
    d3c8:	ldmdavs	r2, {r4, r7, r9, fp}
    d3cc:			; <UNDEFINED> instruction: 0xf04f9217
    d3d0:			; <UNDEFINED> instruction: 0xf8ad0200
    d3d4:	blmi	fe81950c <__assert_fail@plt+0xfe81714c>
    d3d8:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    d3dc:	ldrmi	lr, [r4], #-2509	; 0xfffff633
    d3e0:	blge	1f1ff0 <__assert_fail@plt+0x1efc30>
    d3e4:	subsmi	pc, r8, sp, lsr #17
    d3e8:	movwcs	r9, #49930	; 0xc30a
    d3ec:	strmi	lr, [lr], #-2509	; 0xfffff633
    d3f0:	blge	172024 <__assert_fail@plt+0x16fc64>
    d3f4:	movwls	r9, #50192	; 0xc410
    d3f8:	movwls	r2, #54017	; 0xd301
    d3fc:	bcs	448c64 <__assert_fail@plt+0x4468a4>
    d400:	bne	fe448c68 <__assert_fail@plt+0xfe4468a8>
    d404:			; <UNDEFINED> instruction: 0xf7fe6828
    d408:	cdpne	15, 0, cr15, cr6, cr15, {7}
    d40c:	rscshi	pc, r5, r0, asr #5
    d410:			; <UNDEFINED> instruction: 0x9c046aab
    d414:	ldfnep	f3, [r2], #236	; 0xec
    d418:			; <UNDEFINED> instruction: 0xf0224620
    d41c:	tstcs	r1, r3, lsl #4
    d420:	ldcl	7, cr15, [r0, #976]	; 0x3d0
    d424:			; <UNDEFINED> instruction: 0xf1ba9c04
    d428:			; <UNDEFINED> instruction: 0xf0000f00
    d42c:	svcge	0x001180ca
    d430:			; <UNDEFINED> instruction: 0xf04f46b1
    d434:	ldrbmi	r0, [r6], -r0, lsl #22
    d438:	svceq	0x000ff1b9
    d43c:	svclt	0x00c846c8
    d440:	stcle	6, cr9, [r9], {1}
    d444:	andcc	lr, r3, r4, lsr r0
    d448:	andeq	pc, r3, r0, lsr #32
    d44c:	stmdaeq	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    d450:			; <UNDEFINED> instruction: 0xf1b84404
    d454:	stcle	15, cr0, [sl, #-60]!	; 0xffffffc4
    d458:	stmdacs	pc, {r5, fp, sp, lr}	; <UNPREDICTABLE>
    d45c:	strmi	sp, [r0, #2343]	; 0x927
    d460:	stmdbls	r8, {r0, r2, r5, r8, r9, ip, lr, pc}
    d464:	ldmdbhi	fp!, {r1, r2, r5, r6, r7, fp, pc}
    d468:	streq	lr, [r3], -r6, lsr #20
    d46c:	stmdbcs	r0, {r1, r2, r5, r6, r7, pc}
    d470:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    d474:	addsmi	r6, sl, #14811136	; 0xe20000
    d478:	bvs	b01c14 <__assert_fail@plt+0xaff854>
    d47c:	addsmi	r6, sl, #10616832	; 0xa20000
    d480:			; <UNDEFINED> instruction: 0xf016d1e1
    d484:	stmiahi	r3!, {r4, r8, r9, sl, fp}
    d488:	svclt	0x00189a00
    d48c:	blcs	d5c98 <__assert_fail@plt+0xd38d8>
    d490:	andsle	r9, r2, r0, lsl #4
    d494:	eorle	r2, r1, r2, lsl #22
    d498:	blcs	27f4c <__assert_fail@plt+0x25b8c>
    d49c:	ldmdavs	r9!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}^
    d4a0:	blls	5ed28 <__assert_fail@plt+0x5c968>
    d4a4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    d4a8:	stmdavs	r0!, {r3, r4, r5, r6, r8, r9, fp, ip, lr, pc}
    d4ac:	stcls	7, cr14, [r4], {203}	; 0xcb
    d4b0:	mcrcs	8, 0, r6, cr0, cr14, {7}
    d4b4:	smlsdcc	ip, r8, r0, sp
    d4b8:	ldmdacs	r3, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    d4bc:	vmla.i8	d22, d0, d19
    d4c0:	blcs	2d798 <__assert_fail@plt+0x2b3d8>
    d4c4:	strtmi	sp, [r0], -fp, lsr #22
    d4c8:			; <UNDEFINED> instruction: 0xffd2f7fe
    d4cc:	mcrcs	8, 0, r6, cr0, cr14, {7}
    d4d0:	addshi	pc, r5, r0
    d4d4:			; <UNDEFINED> instruction: 0xf04f9c04
    d4d8:	strb	r0, [ip, r1, lsl #22]!
    d4dc:	ldmdble	r8!, {r0, r1, r5, fp, sp}
    d4e0:	mcr	7, 1, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    d4e4:	rsbmi	r6, r3, #36, 18	; 0x90000
    d4e8:	bvs	1ae54fc <__assert_fail@plt+0x1ae313c>
    d4ec:	subsle	r2, sl, r4, lsl #22
    d4f0:	ldreq	r6, [r9, fp, ror #21]
    d4f4:	stmdals	r4, {r5, r6, r8, sl, ip, lr, pc}
    d4f8:	blcc	963c <__assert_fail@plt+0x727c>
    d4fc:	ldcl	7, cr15, [r0], {244}	; 0xf4
    d500:	blmi	151fe60 <__assert_fail@plt+0x151daa0>
    d504:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d508:	blls	5e7578 <__assert_fail@plt+0x5e51b8>
    d50c:			; <UNDEFINED> instruction: 0xf040405a
    d510:			; <UNDEFINED> instruction: 0x46588097
    d514:	ldc	0, cr11, [sp], #100	; 0x64
    d518:	pop	{r1, r8, r9, fp, pc}
    d51c:	qsub8mi	r8, r0, r0
    d520:			; <UNDEFINED> instruction: 0x46984619
    d524:			; <UNDEFINED> instruction: 0xf9a0f7ff
    d528:	mvnle	r2, r0, lsl #16
    d52c:	mcr	7, 0, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    d530:	svceq	0x005af118
    d534:	movweq	pc, #456	; 0x1c8	; <UNPREDICTABLE>
    d538:	subsle	r6, r3, r3
    d53c:	svceq	0x005ff118
    d540:			; <UNDEFINED> instruction: 0xf118d0d9
    d544:	sbcsle	r0, r6, r2, lsl #30
    d548:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    d54c:	stc	7, cr15, [r2, #-976]!	; 0xfffffc30
    d550:	stcls	7, cr14, [r2], {209}	; 0xd1
    d554:	blmi	10d5d9c <__assert_fail@plt+0x10d39dc>
    d558:	stmdami	r3, {r0, r8, sp}^
    d55c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    d560:			; <UNDEFINED> instruction: 0xf7f4681b
    d564:			; <UNDEFINED> instruction: 0xe7c6ed30
    d568:			; <UNDEFINED> instruction: 0xf7f44620
    d56c:			; <UNDEFINED> instruction: 0xf1bbec9a
    d570:	cmnle	r7, r0, lsl #30
    d574:			; <UNDEFINED> instruction: 0x069a9b10
    d578:			; <UNDEFINED> instruction: 0xf1b8d42a
    d57c:			; <UNDEFINED> instruction: 0xf43f0f00
    d580:	stcls	15, cr10, [r2], {61}	; 0x3d
    d584:	ldmdami	r7!, {r0, r1, r6, r9, sl, lr}
    d588:	bmi	e15994 <__assert_fail@plt+0xe135d4>
    d58c:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    d590:			; <UNDEFINED> instruction: 0xf7f46800
    d594:	andcs	lr, r1, lr, lsr #28
    d598:	stc	7, cr15, [r4, #976]!	; 0x3d0
    d59c:	stmdals	r4, {r0, r1, r7, r9, sl, lr}
    d5a0:	ldcl	7, cr15, [lr], #-976	; 0xfffffc30
    d5a4:			; <UNDEFINED> instruction: 0xf114e7ac
    d5a8:	svclt	0x00180f02
    d5ac:	svceq	0x005ff114
    d5b0:	bvs	ffb0183c <__assert_fail@plt+0xffaff47c>
    d5b4:	ldrle	r0, [lr], #1945	; 0x799
    d5b8:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    d5bc:	stcl	7, cr15, [sl], #976	; 0x3d0
    d5c0:			; <UNDEFINED> instruction: 0x4620e799
    d5c4:	stcl	7, cr15, [ip], #-976	; 0xfffffc30
    d5c8:			; <UNDEFINED> instruction: 0x069b9b10
    d5cc:	svcge	0x0016f57f
    d5d0:	ldrdmi	lr, [r2], -sp
    d5d4:	blmi	8d5e24 <__assert_fail@plt+0x8d3a64>
    d5d8:	stmiapl	r3!, {r0, r8, sp}^
    d5dc:			; <UNDEFINED> instruction: 0xf7f4681b
    d5e0:			; <UNDEFINED> instruction: 0xe70becf2
    d5e4:	eorcs	r9, r4, #512	; 0x200
    d5e8:	tstcs	r1, lr, lsl fp
    d5ec:	stmiapl	r3!, {r0, r5, fp, lr}^
    d5f0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d5f4:	stcl	7, cr15, [r6], #976	; 0x3d0
    d5f8:			; <UNDEFINED> instruction: 0x46b3e77d
    d5fc:	stmdals	r4, {r7, r8, r9, sl, sp, lr, pc}
    d600:	ldrdlt	pc, [r0], -sp
    d604:	mcrr	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
    d608:	blcs	34210 <__assert_fail@plt+0x31e50>
    d60c:	svcge	0x0078f43f
    d610:	eorcs	r9, lr, #512	; 0x200
    d614:	tstcs	r1, r3, lsl fp
    d618:			; <UNDEFINED> instruction: 0xf04f4817
    d61c:	stmiapl	r3!, {r8, r9, fp}^
    d620:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d624:	stcl	7, cr15, [lr], {244}	; 0xf4
    d628:	stcls	7, cr14, [r2], {106}	; 0x6a
    d62c:	blmi	355e70 <__assert_fail@plt+0x353ab0>
    d630:	ldmdami	r2, {r0, r8, sp}
    d634:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    d638:			; <UNDEFINED> instruction: 0xf7f4681b
    d63c:	ldrb	lr, [sl, -r4, asr #25]
    d640:	ldcl	7, cr15, [r6], #-976	; 0xfffffc30
    d644:	ldrdlt	pc, [r0], -sp
    d648:	svclt	0x0000e7de
    d64c:	ldrdeq	r3, [r0], -r8
    d650:	andeq	r5, r1, r4, lsr #19
    d654:	andeq	r0, r0, r4, lsl r2
    d658:	andeq	r5, r1, r6, lsl #19
    d65c:	andeq	r5, r1, ip, asr r8
    d660:	andeq	r3, r0, r6, lsr r4
    d664:	andeq	r0, r0, ip, lsr #4
    d668:	ldrdeq	r3, [r0], -lr
    d66c:	andeq	r3, r0, r6, lsl #6
    d670:	andeq	r3, r0, r6, asr #7
    d674:	andeq	r3, r0, r8, ror #6
    d678:	andeq	r3, r0, r4, ror r3
    d67c:	andeq	r3, r0, r2, lsl r3
    d680:	addlt	fp, r7, r0, lsr r5
    d684:	strmi	r6, [ip], -sp, lsl #16
    d688:	andcs	r4, r1, #19922944	; 0x1300000
    d68c:	stmdbge	r3, {r9, ip, pc}
    d690:	strmi	lr, [r3, #-2509]	; 0xfffff633
    d694:	stcmi	13, cr4, [fp], {10}
    d698:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    d69c:	strls	r6, [r5], #-2084	; 0xfffff7dc
    d6a0:	streq	pc, [r0], #-79	; 0xffffffb1
    d6a4:			; <UNDEFINED> instruction: 0xff66f7fe
    d6a8:	blmi	19fecc <__assert_fail@plt+0x19db0c>
    d6ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d6b0:	blls	167720 <__assert_fail@plt+0x165360>
    d6b4:	qaddle	r4, sl, r1
    d6b8:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    d6bc:	ldc	7, cr15, [r8], #-976	; 0xfffffc30
    d6c0:	andeq	r5, r1, r8, asr #13
    d6c4:	andeq	r0, r0, r4, lsl r2
    d6c8:			; <UNDEFINED> instruction: 0x000156b4
    d6cc:	addlt	fp, r2, r0, lsl r5
    d6d0:	strls	r2, [r0], #-1025	; 0xfffffbff
    d6d4:			; <UNDEFINED> instruction: 0xff4ef7fe
    d6d8:	ldclt	0, cr11, [r0, #-8]
    d6dc:	addlt	fp, r7, r0, lsr r5
    d6e0:	strmi	r6, [ip], -sp, lsl #16
    d6e4:	andcs	r4, r0, #19922944	; 0x1300000
    d6e8:	stmdbge	r3, {r9, ip, pc}
    d6ec:	strmi	lr, [r3, #-2509]	; 0xfffff633
    d6f0:	sfmmi	f2, 4, [fp, #-4]
    d6f4:	ldrbtmi	r4, [sp], #-3083	; 0xfffff3f5
    d6f8:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    d6fc:			; <UNDEFINED> instruction: 0xf04f9405
    d700:			; <UNDEFINED> instruction: 0xf7fe0400
    d704:	bmi	24d3e8 <__assert_fail@plt+0x24b028>
    d708:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    d70c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d710:	subsmi	r9, sl, r5, lsl #22
    d714:	andlt	sp, r7, r1, lsl #2
    d718:			; <UNDEFINED> instruction: 0xf7f4bd30
    d71c:	svclt	0x0000ec0a
    d720:	andeq	r5, r1, sl, ror #12
    d724:	andeq	r0, r0, r4, lsl r2
    d728:	andeq	r5, r1, r6, asr r6
    d72c:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    d730:	ldrlt	r2, [r0, #-772]!	; 0xfffffcfc
    d734:	cfldrsmi	mvf4, [r7, #-1008]	; 0xfffffc10
    d738:	strmi	fp, [r4], -r5, lsl #1
    d73c:	movwls	r2, #520	; 0x208
    d740:	orrvc	pc, r7, pc, asr #8
    d744:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    d748:	stmdavs	r0, {r1, r8, r9, fp, sp, pc}
    d74c:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    d750:	streq	pc, [r0, #-79]	; 0xffffffb1
    d754:	strls	r2, [r2, #-1281]	; 0xfffffaff
    d758:	bl	1c4b730 <__assert_fail@plt+0x1c49370>
    d75c:	blle	397764 <__assert_fail@plt+0x3953a4>
    d760:	andcs	r6, r0, r3, ror #21
    d764:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    d768:	bmi	2e62fc <__assert_fail@plt+0x2e3f3c>
    d76c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    d770:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d774:	subsmi	r9, sl, r3, lsl #22
    d778:	andlt	sp, r5, r8, lsl #2
    d77c:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
    d780:			; <UNDEFINED> instruction: 0xf7f44478
    d784:			; <UNDEFINED> instruction: 0xf04fec08
    d788:			; <UNDEFINED> instruction: 0xe7ee30ff
    d78c:	bl	ff44b764 <__assert_fail@plt+0xff4493a4>
    d790:	andeq	r5, r1, ip, lsr #12
    d794:	andeq	r0, r0, r4, lsl r2
    d798:	strdeq	r5, [r1], -r2
    d79c:	andeq	r3, r0, r4, asr #4
    d7a0:	svcmi	0x00f0e92d
    d7a4:	stmibmi	r1!, {r0, r2, r3, r9, sl, lr}
    d7a8:	cfstr64mi	mvdx15, [r0, #692]	; 0x2b4
    d7ac:	bmi	fe81f00c <__assert_fail@plt+0xfe81cc4c>
    d7b0:	ldrbtmi	fp, [r9], #-151	; 0xffffff69
    d7b4:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    d7b8:	bicmi	pc, r0, #54525952	; 0x3400000
    d7bc:	cmpcc	r4, #3
    d7c0:			; <UNDEFINED> instruction: 0xf1a9588a
    d7c4:	bvs	ff00f84c <__assert_fail@plt+0xff00d48c>
    d7c8:	strteq	pc, [ip], #-425	; 0xfffffe57
    d7cc:	andsvs	r6, sl, r2, lsl r8
    d7d0:	andeq	pc, r0, #79	; 0x4f
    d7d4:			; <UNDEFINED> instruction: 0xf8492300
    d7d8:	strbeq	r4, [r4, r0, lsr #24]
    d7dc:	ldccc	8, cr15, [r0], {73}	; 0x49
    d7e0:	andseq	pc, r0, #79	; 0x4f
    d7e4:	stccc	8, cr15, [ip], #-292	; 0xfffffedc
    d7e8:	tsteq	ip, pc, asr #32	; <UNPREDICTABLE>
    d7ec:	movwcc	lr, #14665	; 0x3949
    d7f0:	movwcc	lr, #43337	; 0xa949
    d7f4:			; <UNDEFINED> instruction: 0xf8294b8f
    d7f8:			; <UNDEFINED> instruction: 0xf04f2c2c
    d7fc:	ldrbtmi	r0, [fp], #-513	; 0xfffffdff
    d800:	svclt	0x00419305
    d804:	movweq	pc, #16809	; 0x41a9	; <UNPREDICTABLE>
    d808:	andscc	pc, r0, r8, asr #17
    d80c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    d810:	andscc	pc, r4, r8, asr #17
    d814:			; <UNDEFINED> instruction: 0xf8c84b88
    d818:			; <UNDEFINED> instruction: 0xf1a91004
    d81c:	ldrbtmi	r0, [fp], #-308	; 0xfffffecc
    d820:			; <UNDEFINED> instruction: 0xf50d9307
    d824:	tstls	r4, r1, lsl #6
    d828:	stmib	r8, {r2, r4, r8, r9, ip, sp}^
    d82c:	movwls	r1, #25090	; 0x6202
    d830:	ldccc	8, cr15, [r4], #-292	; 0xfffffedc
    d834:	andcs	r9, r0, #3072	; 0xc00
    d838:	strbmi	r9, [r1], -r4, lsl #24
    d83c:	vst2.8	{d22-d23}, [pc :64], r8
    d840:	rsbvs	r4, r3, r0, lsl #7
    d844:	ldcl	7, cr15, [r0, #-976]	; 0xfffffc30
    d848:	ble	b15060 <__assert_fail@plt+0xb12ca0>
    d84c:	ldcl	7, cr15, [r4], #-976	; 0xfffffc30
    d850:	stmdavs	r0, {r0, r1, r2, r9, sl, lr}
    d854:	svclt	0x0018280b
    d858:	rscle	r2, fp, r4, lsl #16
    d85c:	blmi	1df4078 <__assert_fail@plt+0x1df1cb8>
    d860:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    d864:	stc	7, cr15, [r2], {244}	; 0xf4
    d868:	tstcs	r1, r5, ror sl
    d86c:			; <UNDEFINED> instruction: 0x4603447a
    d870:	ldmdavs	ip!, {r5, r9, sl, lr}
    d874:			; <UNDEFINED> instruction: 0xf7f49400
    d878:	ldmdavs	fp!, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    d87c:	sbcsle	r2, r9, r9, ror #22
    d880:	rscscc	pc, pc, pc, asr #32
    d884:			; <UNDEFINED> instruction: 0xf50d496f
    d888:	bmi	1a5e790 <__assert_fail@plt+0x1a5c3d0>
    d88c:	ldrbtmi	r3, [r9], #-852	; 0xfffffcac
    d890:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    d894:	subsmi	r6, r1, sl, lsl r8
    d898:	adcshi	pc, r1, r0, asr #32
    d89c:	cfstr64mi	mvdx15, [r0, #52]	; 0x34
    d8a0:	pop	{r0, r1, r2, r4, ip, sp, pc}
    d8a4:			; <UNDEFINED> instruction: 0xf0008ff0
    d8a8:			; <UNDEFINED> instruction: 0xf8d8809f
    d8ac:	blcs	3198c4 <__assert_fail@plt+0x317504>
    d8b0:	adchi	pc, r7, r0, asr #32
    d8b4:	bvs	ff6f44c8 <__assert_fail@plt+0xff6f2108>
    d8b8:	ldrble	r0, [r0], #-2008	; 0xfffff828
    d8bc:			; <UNDEFINED> instruction: 0xf3402c0f
    d8c0:	stmdbls	r6, {r0, r2, r7, pc}
    d8c4:	ldrdlt	pc, [r0], -r1
    d8c8:	ldrbmi	r4, [ip, #-1547]	; 0xfffff9f5
    d8cc:	andseq	pc, r0, #-1073741782	; 0xc000002a
    d8d0:	movwcs	fp, #4012	; 0xfac
    d8d4:	b	14d64e0 <__assert_fail@plt+0x14d4120>
    d8d8:	ldrdle	r7, [r1, -r2]!
    d8dc:	svcge	0x00084623
    d8e0:	pkhtbmi	r4, sl, ip, asr #12
    d8e4:	muls	r3, fp, r6
    d8e8:			; <UNDEFINED> instruction: 0xf0231ce3
    d8ec:	bl	feace500 <__assert_fail@plt+0xfeacc140>
    d8f0:	ldrmi	r0, [sl], #2819	; 0xb03
    d8f4:	svceq	0x000ff1bb
    d8f8:			; <UNDEFINED> instruction: 0xf8dad924
    d8fc:	ldrbmi	r4, [ip, #-0]
    d900:	andseq	pc, r0, #164, 2	; 0x29
    d904:	movwcs	fp, #4052	; 0xfd4
    d908:	b	14d6514 <__assert_fail@plt+0x14d4154>
    d90c:	ldrdle	r7, [r6, -r2]
    d910:			; <UNDEFINED> instruction: 0x46514632
    d914:			; <UNDEFINED> instruction: 0x47a84638
    d918:	ble	ff957920 <__assert_fail@plt+0xff955560>
    d91c:			; <UNDEFINED> instruction: 0x46a3e7b2
    d920:	blls	160240 <__assert_fail@plt+0x15de80>
    d924:			; <UNDEFINED> instruction: 0x1018f8d8
    d928:	pkhbteq	r5, r9, sl, lsl #17
    d92c:	ldrble	r6, [r4, #-2064]!	; 0xfffff7f0
    d930:	stmdami	r5, {r0, r1, r9, sl, lr}^
    d934:	tstcs	r1, r2, lsl r2
    d938:			; <UNDEFINED> instruction: 0xf7f44478
    d93c:			; <UNDEFINED> instruction: 0xf04feb44
    d940:			; <UNDEFINED> instruction: 0xe79f30ff
    d944:			; <UNDEFINED> instruction: 0x3018f8d8
    d948:			; <UNDEFINED> instruction: 0x069a465c
    d94c:	cfstrscs	mvf13, [r0], {66}	; 0x42
    d950:	svcge	0x0070f43f
    d954:			; <UNDEFINED> instruction: 0x46234a3d
    d958:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
    d95c:			; <UNDEFINED> instruction: 0xf8d8e054
    d960:			; <UNDEFINED> instruction: 0xf04f1014
    d964:			; <UNDEFINED> instruction: 0xf1a930ff
    d968:			; <UNDEFINED> instruction: 0xf8490738
    d96c:	stmdbcs	fp, {r3, r4, r5, sl, fp}
    d970:			; <UNDEFINED> instruction: 0xf8d8d9a4
    d974:			; <UNDEFINED> instruction: 0xf04f3010
    d978:	strtmi	r0, [r6], r0, lsl #24
    d97c:			; <UNDEFINED> instruction: 0xb1ab4419
    d980:	strcs	lr, [r0], #-2515	; 0xfffff62d
    d984:	svcvc	0x0087f5b4
    d988:	bcs	3019e8 <__assert_fail@plt+0x2ff628>
    d98c:	andcc	sp, r3, #229376	; 0x38000
    d990:	andeq	pc, r3, #34	; 0x22
    d994:			; <UNDEFINED> instruction: 0xf1034413
    d998:	addsmi	r0, r1, #12, 4	; 0xc0000000
    d99c:	ldmdavs	sl, {r1, r2, r8, r9, ip, lr, pc}
    d9a0:			; <UNDEFINED> instruction: 0xf0223203
    d9a4:	ldrmi	r0, [sl], #-515	; 0xfffffdfd
    d9a8:	rscle	r4, r8, #268435465	; 0x10000009
    d9ac:			; <UNDEFINED> instruction: 0xf1bc4674
    d9b0:	addle	r0, r3, r0, lsl #30
    d9b4:			; <UNDEFINED> instruction: 0xe7816038
    d9b8:	stccs	8, cr6, [r8], {156}	; 0x9c
    d9bc:	bcs	442158 <__assert_fail@plt+0x43fd98>
    d9c0:	ldmvs	r8, {r2, r8, r9, sl, fp, ip, sp, pc}^
    d9c4:	stceq	0, cr15, [r1], {79}	; 0x4f
    d9c8:	ubfx	sp, pc, #3, #1
    d9cc:			; <UNDEFINED> instruction: 0x3018f8d8
    d9d0:	ldrle	r0, [pc, #1691]!	; e073 <__assert_fail@plt+0xbcb3>
    d9d4:	andscs	r9, r2, #1280	; 0x500
    d9d8:	tstcs	r1, r8, lsl fp
    d9dc:	stmiapl	r3!, {r0, r1, r2, fp, ip, pc}^
    d9e0:			; <UNDEFINED> instruction: 0xf7f4681b
    d9e4:			; <UNDEFINED> instruction: 0xe725eaf0
    d9e8:	andcs	r9, pc, #1280	; 0x500
    d9ec:	tstcs	r1, r3, lsl fp
    d9f0:	stmiapl	r3!, {r0, r1, r2, r4, fp, lr}^
    d9f4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    d9f8:	b	ff94b9d0 <__assert_fail@plt+0xff949610>
    d9fc:			; <UNDEFINED> instruction: 0xf7f4e740
    da00:	bmi	548468 <__assert_fail@plt+0x5460a8>
    da04:	ldrbtmi	r4, [sl], #-2061	; 0xfffff7f3
    da08:	tstcs	r1, r5, lsl #24
    da0c:	stmdavs	r0, {r5, fp, ip, lr}
    da10:	bl	ffbcb9e8 <__assert_fail@plt+0xffbc9628>
    da14:			; <UNDEFINED> instruction: 0xf7f42001
    da18:	bmi	4087b8 <__assert_fail@plt+0x4063f8>
    da1c:	tstcs	r1, fp, asr r6
    da20:			; <UNDEFINED> instruction: 0xf7f4447a
    da24:	andcs	lr, r1, r6, ror #23
    da28:	bl	174ba00 <__assert_fail@plt+0x1749640>
    da2c:	andeq	r5, r1, lr, lsr #11
    da30:	andeq	r0, r0, r4, lsl r2
    da34:	andeq	r5, r1, r2, ror #10
    da38:	andeq	r3, r0, r2, rrx
    da3c:	andeq	r0, r0, ip, lsr #4
    da40:	strdeq	r2, [r0], -r4
    da44:	ldrdeq	r5, [r1], -r2
    da48:	ldrdeq	r2, [r0], -r0
    da4c:	andeq	r2, r0, sl, lsr pc
    da50:	andeq	r2, r0, ip, asr sp
    da54:	ldrdeq	r2, [r0], -r6
    da58:	strdeq	r2, [r0], -ip
    da5c:	svcmi	0x00f0e92d
    da60:	stmdbmi	pc, {r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    da64:	bmi	13df2c8 <__assert_fail@plt+0x13dcf08>
    da68:	cfstr32mi	mvfx15, [r0, #692]	; 0x2b4
    da6c:	addlt	r4, r5, r9, ror r4
    da70:	orrmi	pc, r0, #54525952	; 0x3400000
    da74:	teqlt	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    da78:	movwcc	r5, #51338	; 0xc88a
    da7c:	beq	449eb8 <__assert_fail@plt+0x447af8>
    da80:	ldrbtmi	sl, [fp], #3331	; 0xd03
    da84:			; <UNDEFINED> instruction: 0xf6434606
    da88:	ldmdavs	r2, {r4, r5, r6, r7, r8, fp, ip, sp, lr}
    da8c:			; <UNDEFINED> instruction: 0xf04f601a
    da90:	ands	r0, sl, r0, lsl #4
    da94:			; <UNDEFINED> instruction: 0xd1262810
    da98:			; <UNDEFINED> instruction: 0xf1a4682c
    da9c:	strbmi	r0, [fp, #-784]	; 0xfffffcf0
    daa0:	stccc	8, cr13, [sp], {61}	; 0x3d
    daa4:	andeq	pc, ip, sl, lsl #2
    daa8:	streq	pc, [r3], #-36	; 0xffffffdc
    daac:			; <UNDEFINED> instruction: 0xf6432201
    dab0:			; <UNDEFINED> instruction: 0x960071f0
    dab4:			; <UNDEFINED> instruction: 0xf7f44623
    dab8:	addmi	lr, r4, #192, 22	; 0x30000
    dabc:	ldrtmi	sp, [sl], -r1, asr #2
    dac0:	andcs	r4, r0, r9, lsr #12
    dac4:	stmdacs	r0, {r6, r7, r8, r9, sl, lr}
    dac8:			; <UNDEFINED> instruction: 0x4633db19
    dacc:	tstcs	r1, r0, lsl r2
    dad0:			; <UNDEFINED> instruction: 0xf7f44628
    dad4:			; <UNDEFINED> instruction: 0x4604ea96
    dad8:	bicsle	r2, fp, r0, lsl #16
    dadc:			; <UNDEFINED> instruction: 0xf7f44630
    dae0:	stmdacs	r0, {r3, r8, r9, fp, sp, lr, pc}
    dae4:			; <UNDEFINED> instruction: 0x4630d153
    dae8:	stmib	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    daec:	cmple	r0, r0, lsl #16
    daf0:			; <UNDEFINED> instruction: 0xf7f44630
    daf4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    daf8:			; <UNDEFINED> instruction: 0xf04fd137
    dafc:	stmdbmi	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    db00:	orrmi	pc, r0, #54525952	; 0x3400000
    db04:	movwcc	r4, #51751	; 0xca27
    db08:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    db0c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    db10:	qdaddle	r4, r1, r3
    db14:	cfstr32mi	mvfx15, [r0, #52]	; 0x34
    db18:	pop	{r0, r2, ip, sp, pc}
    db1c:	blmi	931ae4 <__assert_fail@plt+0x92f724>
    db20:			; <UNDEFINED> instruction: 0xf85b4630
    db24:	ldmdavs	sp, {r0, r1, ip, sp}
    db28:	stmib	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db2c:	strtmi	r4, [r3], -r1, lsr #20
    db30:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    db34:	strtmi	r9, [r8], -r0
    db38:	bl	16cbb10 <__assert_fail@plt+0x16c9750>
    db3c:	rscscc	pc, pc, pc, asr #32
    db40:			; <UNDEFINED> instruction: 0x4630e7dd
    db44:	ldmib	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db48:	ldrtmi	fp, [r0], -r0, ror #19
    db4c:	b	ff44bb24 <__assert_fail@plt+0xff449764>
    db50:	sbcsle	r2, r2, r0, lsl #16
    db54:	eorcs	r4, r2, #22528	; 0x5800
    db58:	tstcs	r1, r7, lsl r8
    db5c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    db60:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    db64:	b	bcbb3c <__assert_fail@plt+0xbc977c>
    db68:	blmi	487a8c <__assert_fail@plt+0x4856cc>
    db6c:	ldmdami	r3, {r1, r5, r9, sp}
    db70:			; <UNDEFINED> instruction: 0xf85b2101
    db74:	ldrbtmi	r3, [r8], #-3
    db78:			; <UNDEFINED> instruction: 0xf7f4681b
    db7c:			; <UNDEFINED> instruction: 0xf04fea24
    db80:			; <UNDEFINED> instruction: 0xe7bc30ff
    db84:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    db88:	b	14bb60 <__assert_fail@plt+0x1497a0>
    db8c:			; <UNDEFINED> instruction: 0x4620e7dd
    db90:	stmdami	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    db94:			; <UNDEFINED> instruction: 0xf7f44478
    db98:			; <UNDEFINED> instruction: 0xe7a9e9fe
    db9c:	stmib	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dba0:	strdeq	r5, [r1], -r4
    dba4:	andeq	r0, r0, r4, lsl r2
    dba8:	ldrdeq	r5, [r1], -lr
    dbac:	andeq	r5, r1, r8, asr r2
    dbb0:	andeq	r0, r0, ip, lsr #4
    dbb4:	andeq	r2, r0, r6, lsl #30
    dbb8:			; <UNDEFINED> instruction: 0x00002eb4
    dbbc:	muleq	r0, lr, lr
    dbc0:	andeq	r2, r0, r6, ror lr
    dbc4:	andeq	r2, r0, r8, ror #28
    dbc8:			; <UNDEFINED> instruction: 0x4605b5f8
    dbcc:			; <UNDEFINED> instruction: 0xf8dd6804
    dbd0:	strcc	ip, [r3], #-24	; 0xffffffe8
    dbd4:			; <UNDEFINED> instruction: 0xf10c4816
    dbd8:			; <UNDEFINED> instruction: 0xf0240707
    dbdc:			; <UNDEFINED> instruction: 0xf0270403
    dbe0:	ldrbtmi	r0, [r8], #-1795	; 0xfffff8fd
    dbe4:	addmi	r1, lr, #3768320	; 0x398000
    dbe8:	stmdbne	r8!, {r1, r2, r4, fp, ip, lr, pc}
    dbec:	mvfeqs	f7, #4.0
    dbf0:			; <UNDEFINED> instruction: 0xf8258042
    dbf4:			; <UNDEFINED> instruction: 0xf1bce004
    dbf8:	tstle	r2, r0, lsl #30
    dbfc:	eorvs	r2, lr, r0
    dc00:	strdcc	fp, [r4], -r8
    dc04:	ldrmi	r4, [r9], -r2, ror #12
    dc08:	stmdb	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc0c:	strcc	r6, [r3], -lr, lsr #16
    dc10:	streq	pc, [r3], -r6, lsr #32
    dc14:			; <UNDEFINED> instruction: 0xe7f1443e
    dc18:	strmi	r4, [fp], -r6, lsl #24
    dc1c:	tstcs	r1, r6, lsl #20
    dc20:	ldrbtmi	r5, [sl], #-2304	; 0xfffff700
    dc24:			; <UNDEFINED> instruction: 0xf7f46800
    dc28:			; <UNDEFINED> instruction: 0xf04feae4
    dc2c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    dc30:	andeq	r5, r1, lr, ror r1
    dc34:	andeq	r0, r0, ip, lsr #4
    dc38:	andeq	r2, r0, sl, lsr lr
    dc3c:	addlt	fp, r3, r0, lsl #10
    dc40:	movwls	r2, #768	; 0x300
    dc44:			; <UNDEFINED> instruction: 0xffc0f7ff
    dc48:			; <UNDEFINED> instruction: 0xf85db003
    dc4c:	svclt	0x0000fb04
    dc50:	addlt	fp, r4, r0, lsl r5
    dc54:	movwcs	r4, #5660	; 0x161c
    dc58:			; <UNDEFINED> instruction: 0xf10d9300
    dc5c:			; <UNDEFINED> instruction: 0xf88d030f
    dc60:			; <UNDEFINED> instruction: 0xf7ff400f
    dc64:			; <UNDEFINED> instruction: 0xb004ffb1
    dc68:	svclt	0x0000bd10
    dc6c:	addlt	fp, r4, r0, lsl r5
    dc70:	movwcs	r4, #9756	; 0x261c
    dc74:			; <UNDEFINED> instruction: 0xf10d9300
    dc78:			; <UNDEFINED> instruction: 0xf8ad030e
    dc7c:			; <UNDEFINED> instruction: 0xf7ff400e
    dc80:	andlt	pc, r4, r3, lsr #31
    dc84:	svclt	0x0000bd10
    dc88:	addlt	fp, r4, r0, lsl r5
    dc8c:	movwls	r2, #13316	; 0x3404
    dc90:	strls	sl, [r0], #-2819	; 0xfffff4fd
    dc94:			; <UNDEFINED> instruction: 0xff98f7ff
    dc98:	ldclt	0, cr11, [r0, #-16]
    dc9c:	addlt	fp, r2, r0, lsl r5
    dca0:	strcs	sl, [r8], #-2820	; 0xfffff4fc
    dca4:			; <UNDEFINED> instruction: 0xf7ff9400
    dca8:	andlt	pc, r2, pc, lsl #31
    dcac:	svclt	0x0000bd10
    dcb0:	addlt	fp, r7, r0, lsr r5
    dcb4:	ldrmi	r4, [r8], -r5, lsl #12
    dcb8:	smlabtcs	r4, sp, r9, lr
    dcbc:			; <UNDEFINED> instruction: 0xf7f49303
    dcc0:	ldmib	sp, {r2, r5, r9, fp, sp, lr, pc}^
    dcc4:	stmdbls	r5, {r0, r1, r9, ip, sp}
    dcc8:	strtmi	r4, [r8], -r4, lsl #12
    dccc:	strls	r3, [r0], #-1025	; 0xfffffbff
    dcd0:			; <UNDEFINED> instruction: 0xff7af7ff
    dcd4:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    dcd8:			; <UNDEFINED> instruction: 0x4604b5f8
    dcdc:	ldrmi	r6, [pc], -r0, lsl #16
    dce0:	ldcmi	3, cr3, [r7, #-12]
    dce4:			; <UNDEFINED> instruction: 0xf0233003
    dce8:			; <UNDEFINED> instruction: 0xf0200603
    dcec:	ldrbtmi	r0, [sp], #-3
    dcf0:			; <UNDEFINED> instruction: 0x0c06eb00
    dcf4:	strmi	r4, [ip, #1547]	; 0x60b
    dcf8:			; <UNDEFINED> instruction: 0x4611d816
    dcfc:	ldrtmi	r4, [sl], -r0, lsr #8
    dd00:	stmia	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd04:	blne	ffca7da0 <__assert_fail@plt+0xffca59e0>
    dd08:	strcc	r2, [r3, #-256]	; 0xffffff00
    dd0c:	streq	pc, [r3, #-37]	; 0xffffffdb
    dd10:	strtmi	r1, [r0], #-2536	; 0xfffff618
    dd14:	b	ecbcec <__assert_fail@plt+0xec992c>
    dd18:	andcs	r6, r0, r3, lsr #16
    dd1c:			; <UNDEFINED> instruction: 0xf0233303
    dd20:	ldrtmi	r0, [r3], #-771	; 0xfffffcfd
    dd24:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
    dd28:	tstcs	r1, r6, lsl #16
    dd2c:	stmdapl	r8!, {r1, r2, r9, fp, lr}
    dd30:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    dd34:	b	174bd0c <__assert_fail@plt+0x174994c>
    dd38:	rscscc	pc, pc, pc, asr #32
    dd3c:	svclt	0x0000bdf8
    dd40:	andeq	r5, r1, r2, ror r0
    dd44:	andeq	r0, r0, ip, lsr #4
    dd48:	andeq	r2, r0, ip, asr sp
    dd4c:	addlt	fp, r3, r0, lsr r5
    dd50:	strmi	r2, [r4], -r0, lsl #6
    dd54:	stmdavs	r5, {r8, r9, ip, pc}
    dd58:			; <UNDEFINED> instruction: 0xff36f7ff
    dd5c:			; <UNDEFINED> instruction: 0xf0253503
    dd60:	strtmi	r0, [ip], #-1283	; 0xfffffafd
    dd64:	andlt	r4, r3, r0, lsr #12
    dd68:	svclt	0x0000bd30
    dd6c:	stmdavs	r0, {r0, r1, r9, sl, lr}
    dd70:			; <UNDEFINED> instruction: 0xf0221cc2
    dd74:	ldrmi	r0, [r3], #-515	; 0xfffffdfd
    dd78:	andhi	r1, fp, fp, asr sl
    dd7c:	svclt	0x00004770
    dd80:	strdlt	fp, [r3], r0
    dd84:	strmi	r6, [r5], -r4, lsl #16
    dd88:	ldrmi	r9, [r7], -r8, lsl #28
    dd8c:			; <UNDEFINED> instruction: 0xf0243403
    dd90:	strls	r0, [r0], -r3, lsl #8
    dd94:	strmi	r4, [r4], #-1550	; 0xfffff9f2
    dd98:			; <UNDEFINED> instruction: 0xff16f7ff
    dd9c:			; <UNDEFINED> instruction: 0x4631463a
    dda0:			; <UNDEFINED> instruction: 0xf7ff4628
    dda4:			; <UNDEFINED> instruction: 0x4620ffd3
    dda8:	ldcllt	0, cr11, [r0, #12]!
    ddac:	strmi	r6, [sl], -r3, lsl #16
    ddb0:	movwcc	r8, #14345	; 0x3809
    ddb4:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    ddb8:	strmi	r3, [r3], #-259	; 0xfffffefd
    ddbc:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
    ddc0:	bne	fe6fb208 <__assert_fail@plt+0xfe6f8e48>
    ddc4:	ldrmi	r4, [r1], #-1540	; 0xfffff9fc
    ddc8:			; <UNDEFINED> instruction: 0xf7ff8013
    ddcc:	stmdavs	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ddd0:	svclt	0x0000bd10
    ddd4:			; <UNDEFINED> instruction: 0x4605b570
    ddd8:	ldmdami	r1, {r2, fp, pc}
    dddc:			; <UNDEFINED> instruction: 0xf0243403
    dde0:	ldrbtmi	r0, [r8], #-1027	; 0xfffffbfd
    dde4:	streq	pc, [r8], -r4, lsl #2
    dde8:	stmdale	ip, {r1, r2, r3, r7, r9, lr}
    ddec:	strcs	r1, [r8], -r9, lsr #18
    ddf0:	subhi	r2, sl, r0
    ddf4:	subvs	r5, fp, lr, lsr #6
    ddf8:	movwcc	r8, #14379	; 0x382b
    ddfc:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    de00:	eorhi	r4, fp, r3, lsr r4
    de04:	stcmi	13, cr11, [r7], {112}	; 0x70
    de08:	bmi	1df63c <__assert_fail@plt+0x1dd27c>
    de0c:	stmdbpl	r0, {r0, r8, sp}
    de10:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    de14:	stmib	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de18:	rscscc	pc, pc, pc, asr #32
    de1c:	svclt	0x0000bd70
    de20:	andeq	r4, r1, lr, ror pc
    de24:	andeq	r0, r0, ip, lsr #4
    de28:	andeq	r2, r0, ip, lsr #25
    de2c:			; <UNDEFINED> instruction: 0x4606b5f8
    de30:	svcls	0x00068805
    de34:			; <UNDEFINED> instruction: 0xf8df3503
    de38:	ldclne	0, cr12, [r8, #368]!	; 0x170
    de3c:	streq	pc, [r3, #-37]	; 0xffffffdb
    de40:	andeq	pc, r3, r0, lsr #32
    de44:	strtmi	r4, [r8], #-1276	; 0xfffffb04
    de48:	ldmdale	r6, {r3, r7, r9, lr}
    de4c:	ldmdbne	r0!, {r2, r3, r4, r5, r8, sl, fp, ip}^
    de50:	subhi	fp, r2, r4, lsr #5
    de54:	ldmdblt	r7, {r2, r4, r5, r6, r8, r9, ip, lr}^
    de58:	strcc	r8, [r3], #-2099	; 0xfffff7cd
    de5c:	streq	pc, [r3], #-36	; 0xffffffdc
    de60:	movwcc	r2, #12288	; 0x3000
    de64:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    de68:	eorshi	r4, r4, ip, lsl r4
    de6c:			; <UNDEFINED> instruction: 0x463abdf8
    de70:	andcc	r4, r4, r9, lsl r6
    de74:	stmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    de78:	stmdami	r7, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    de7c:	bmi	1df6b0 <__assert_fail@plt+0x1dd2f0>
    de80:			; <UNDEFINED> instruction: 0xf85c2101
    de84:	ldrbtmi	r0, [sl], #-0
    de88:			; <UNDEFINED> instruction: 0xf7f46800
    de8c:			; <UNDEFINED> instruction: 0xf04fe9b2
    de90:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    de94:	andeq	r4, r1, ip, lsl pc
    de98:	andeq	r0, r0, ip, lsr #4
    de9c:	andeq	r2, r0, lr, ror #24
    dea0:	addlt	fp, r4, r0, lsl r5
    dea4:	movwcs	r4, #5660	; 0x161c
    dea8:			; <UNDEFINED> instruction: 0xf10d9300
    deac:			; <UNDEFINED> instruction: 0xf88d030f
    deb0:			; <UNDEFINED> instruction: 0xf7ff400f
    deb4:			; <UNDEFINED> instruction: 0xb004ffbb
    deb8:	svclt	0x0000bd10
    debc:	addlt	fp, r4, r0, lsl r5
    dec0:	movwcs	r4, #9756	; 0x261c
    dec4:			; <UNDEFINED> instruction: 0xf10d9300
    dec8:			; <UNDEFINED> instruction: 0xf8ad030e
    decc:			; <UNDEFINED> instruction: 0xf7ff400e
    ded0:	andlt	pc, r4, sp, lsr #31
    ded4:	svclt	0x0000bd10
    ded8:	addlt	fp, r2, r0, lsl r5
    dedc:	strcs	sl, [r8], #-2820	; 0xfffff4fc
    dee0:			; <UNDEFINED> instruction: 0xf7ff9400
    dee4:	andlt	pc, r2, r3, lsr #31
    dee8:	svclt	0x0000bd10
    deec:	addlt	fp, r3, r0, lsr r5
    def0:	strmi	r2, [r4], -r0, lsl #6
    def4:	stmdahi	r5, {r8, r9, ip, pc}
    def8:			; <UNDEFINED> instruction: 0xff98f7ff
    defc:			; <UNDEFINED> instruction: 0xf0253503
    df00:	strtmi	r0, [ip], #-1283	; 0xfffffafd
    df04:	strtmi	r8, [r0], -r3, ror #16
    df08:	movtmi	lr, #14959	; 0x3a6f
    df0c:	cmpmi	r3, #454656	; 0x6f000
    df10:	andlt	r8, r3, r3, rrx
    df14:	svclt	0x0000bd30
    df18:	movwcc	r8, #14339	; 0x3803
    df1c:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    df20:	bne	16def34 <__assert_fail@plt+0x16dcb74>
    df24:	stmdahi	r0, {r0, r1, r3, pc}
    df28:	svclt	0x00004770
    df2c:	ldrbmi	lr, [r0, sp, lsr #18]!
    df30:	mcrrne	6, 1, r4, sl, cr7
    df34:	strmi	fp, [r8], r2, lsl #1
    df38:	addseq	r2, r2, r0, lsl #2
    df3c:			; <UNDEFINED> instruction: 0xf8df461e
    df40:	sxtab16mi	r9, r2, r8
    df44:	strhtmi	pc, [r8], -sp	; <UNPREDICTABLE>
    df48:	stmdb	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df4c:	ldrbtmi	r2, [r9], #3587	; 0xe03
    df50:	mvnmi	sp, #28, 26	; 0x700
    df54:	cdpcs	0, 0, cr14, cr3, cr2, {0}
    df58:	cfldrsle	mvf4, [r7, #-188]	; 0xffffff44
    df5c:	stccs	8, cr8, [r3], {60}	; 0x3c
    df60:	streq	pc, [r3, #-260]	; 0xfffffefc
    df64:	streq	pc, [r3, #-37]	; 0xffffffdb
    df68:	ldmdble	r5, {r5, r9, sl, lr}
    df6c:	blle	4dea0c <__assert_fail@plt+0x4dc64c>
    df70:	blne	1db0168 <__assert_fail@plt+0x1dadda8>
    df74:	strbmi	r4, [r4, #-20]	; 0xffffffec
    df78:			; <UNDEFINED> instruction: 0xf85adced
    df7c:	blcs	1a014 <__assert_fail@plt+0x17c54>
    df80:	mvfcsdz	f5, #1.0
    df84:	eorvc	pc, r4, sl, asr #16
    df88:	cfstrdle	mvd4, [r7], #188	; 0xbc
    df8c:	andcs	fp, r0, lr, lsl r9
    df90:	pop	{r1, ip, sp, pc}
    df94:	ldmdahi	r8!, {r4, r5, r6, r7, r8, r9, sl, pc}
    df98:	ldrtmi	r4, [r3], -r8, lsl #24
    df9c:	tstcs	r1, r8, lsl #20
    dfa0:	andmi	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    dfa4:	andls	r4, r0, sl, ror r4
    dfa8:			; <UNDEFINED> instruction: 0xf7f46820
    dfac:	andcs	lr, r0, r2, lsr #18
    dfb0:	pop	{r1, ip, sp, pc}
    dfb4:	svclt	0x000087f0
    dfb8:	andeq	r4, r1, r2, lsl lr
    dfbc:	andeq	r0, r0, ip, lsr #4
    dfc0:	andeq	r2, r0, r8, lsl #23
    dfc4:	addlt	fp, r2, r0, lsl r5
    dfc8:	strls	r2, [r0], #-1024	; 0xfffffc00
    dfcc:			; <UNDEFINED> instruction: 0xffaef7ff
    dfd0:	ldclt	0, cr11, [r0, #-8]
    dfd4:	bcs	fb79c <__assert_fail@plt+0xf93dc>
    dfd8:	addlt	r4, r3, r5, lsl pc
    dfdc:	cfstrsle	mvf4, [r9], {127}	; 0x7f
    dfe0:	addsmi	lr, r4, #29
    dfe4:	stmdahi	fp, {r1, r2, r3, sl, fp, ip, lr, pc}^
    dfe8:	addmi	r1, r3, #83968	; 0x14800
    dfec:	bcs	102060 <__assert_fail@plt+0xffca0>
    dff0:	cfldrsle	mvf4, [r4, #-164]	; 0xffffff5c
    dff4:	stccs	8, cr8, [r3], {12}
    dff8:	streq	pc, [r3, #-260]	; 0xfffffefc
    dffc:	streq	pc, [r3, #-37]	; 0xffffffdb
    e000:	stmiale	lr!, {r1, r2, r5, r9, sl, lr}^
    e004:	ldrmi	r4, [r3], -fp, lsl #16
    e008:	tstcs	r1, fp, lsl #20
    e00c:	ldrbtmi	r5, [sl], #-2104	; 0xfffff7c8
    e010:	stmdavs	r0, {r9, sl, ip, pc}
    e014:	stmia	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e018:	andlt	r2, r3, r0
    e01c:			; <UNDEFINED> instruction: 0x4610bdf0
    e020:	andlt	fp, r3, r2, lsr #18
    e024:			; <UNDEFINED> instruction: 0x4608bdf0
    e028:	ldcllt	0, cr11, [r0, #12]!
    e02c:	strb	r8, [r9, lr, lsl #16]!
    e030:	andeq	r4, r1, r4, lsl #27
    e034:	andeq	r0, r0, ip, lsr #4
    e038:	andeq	r2, r0, lr, lsl fp
    e03c:	ldmdahi	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
    e040:	addsmi	r3, sp, #4, 26	; 0x100
    e044:	ldclne	3, cr13, [ip], {20}
    e048:	streq	pc, [r3], #-36	; 0xffffffdc
    e04c:	adcmi	r3, r5, #4, 8	; 0x4000000
    e050:	sfmne	f5, 3, [sl], {6}
    e054:	addseq	r2, r2, r0, lsl #2
    e058:	ldm	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e05c:	ldcllt	0, cr2, [r0, #-0]
    e060:	strtmi	r5, [r2], #-2835	; 0xfffff4ed
    e064:	pop	{r2, r9, ip, sp}
    e068:	blcc	11e230 <__assert_fail@plt+0x11be70>
    e06c:	svclt	0x00aaf7ff
    e070:	rscscc	pc, pc, pc, asr #32
    e074:	svclt	0x0000bd70
    e078:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    e07c:	svclt	0x0000e002
    e080:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    e084:	b	13fb54c <__assert_fail@plt+0x13f918c>
    e088:	b	13cf194 <__assert_fail@plt+0x13ccdd4>
    e08c:	b	fe50f5a0 <__assert_fail@plt+0xfe50d1e0>
    e090:	svclt	0x00080f05
    e094:	svceq	0x0002ea90
    e098:	b	153dd1c <__assert_fail@plt+0x153b95c>
    e09c:	b	15510a4 <__assert_fail@plt+0x154ece4>
    e0a0:	b	1fd10b0 <__assert_fail@plt+0x1fcecf0>
    e0a4:	b	1fe523c <__assert_fail@plt+0x1fe2e7c>
    e0a8:			; <UNDEFINED> instruction: 0xf0005c65
    e0ac:	b	13ee43c <__assert_fail@plt+0x13ec07c>
    e0b0:	bl	ff523208 <__assert_fail@plt+0xff520e48>
    e0b4:	svclt	0x00b85555
    e0b8:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    e0bc:	b	fe01f174 <__assert_fail@plt+0xfe01cdb4>
    e0c0:	b	fe04e8d0 <__assert_fail@plt+0xfe04c510>
    e0c4:	b	fe08ecd8 <__assert_fail@plt+0xfe08c918>
    e0c8:	b	fe0ce0d0 <__assert_fail@plt+0xfe0cbd10>
    e0cc:	b	fe00e4d8 <__assert_fail@plt+0xfe00c118>
    e0d0:	b	fe04e8e0 <__assert_fail@plt+0xfe04c520>
    e0d4:	ldccs	3, cr0, [r6, #-12]!
    e0d8:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    e0dc:	svcmi	0x0000f011
    e0e0:	tstcc	r1, pc, asr #20
    e0e4:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    e0e8:	tstcc	r1, ip, asr #20
    e0ec:	submi	sp, r0, #2
    e0f0:	cmpeq	r1, r1, ror #22
    e0f4:	svcmi	0x0000f013
    e0f8:	movwcc	lr, #14927	; 0x3a4f
    e0fc:	tstcc	r3, #76, 20	; 0x4c000
    e100:	subsmi	sp, r2, #2
    e104:	movteq	lr, #15203	; 0x3b63
    e108:	svceq	0x0005ea94
    e10c:	adchi	pc, r7, r0
    e110:	streq	pc, [r1], #-420	; 0xfffffe5c
    e114:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    e118:	blx	c4d54 <__assert_fail@plt+0xc2994>
    e11c:	blx	8cd15c <__assert_fail@plt+0x8cad9c>
    e120:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    e124:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    e128:	vpmax.s8	d15, d14, d3
    e12c:	blx	10d4334 <__assert_fail@plt+0x10d1f74>
    e130:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    e134:			; <UNDEFINED> instruction: 0xf1a5e00e
    e138:			; <UNDEFINED> instruction: 0xf10e0520
    e13c:	bcs	519c4 <__assert_fail@plt+0x4f604>
    e140:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    e144:			; <UNDEFINED> instruction: 0xf04cbf28
    e148:	blx	10d1158 <__assert_fail@plt+0x10ced98>
    e14c:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    e150:	mvnvc	lr, r1, asr fp
    e154:	strmi	pc, [r0, #-1]
    e158:			; <UNDEFINED> instruction: 0xf04fd507
    e15c:			; <UNDEFINED> instruction: 0xf1dc0e00
    e160:	bl	1f91168 <__assert_fail@plt+0x1f8eda8>
    e164:	bl	1b8e16c <__assert_fail@plt+0x1b8bdac>
    e168:			; <UNDEFINED> instruction: 0xf5b10101
    e16c:	tstle	fp, #128, 30	; 0x200
    e170:	svcne	0x0000f5b1
    e174:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    e178:	eorseq	lr, r0, pc, asr sl
    e17c:			; <UNDEFINED> instruction: 0x0c3cea4f
    e180:	streq	pc, [r1], #-260	; 0xfffffefc
    e184:	subpl	lr, r4, #323584	; 0x4f000
    e188:	svceq	0x0080f512
    e18c:	addshi	pc, sl, r0, lsl #1
    e190:	svcmi	0x0000f1bc
    e194:	b	17fddbc <__assert_fail@plt+0x17fb9fc>
    e198:			; <UNDEFINED> instruction: 0xf1500c50
    e19c:	bl	104e1a4 <__assert_fail@plt+0x104bde4>
    e1a0:	b	10625b8 <__assert_fail@plt+0x10601f8>
    e1a4:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    e1a8:	mcrreq	10, 5, lr, ip, cr15
    e1ac:	bl	105e6b4 <__assert_fail@plt+0x105c2f4>
    e1b0:	stfccs	f0, [r1], {1}
    e1b4:			; <UNDEFINED> instruction: 0xf5b1bf28
    e1b8:	rscle	r1, r9, #128, 30	; 0x200
    e1bc:	svceq	0x0000f091
    e1c0:	strmi	fp, [r1], -r4, lsl #30
    e1c4:	blx	fec561cc <__assert_fail@plt+0xfec53e0c>
    e1c8:	svclt	0x0008f381
    e1cc:			; <UNDEFINED> instruction: 0xf1a33320
    e1d0:			; <UNDEFINED> instruction: 0xf1b3030b
    e1d4:	ble	30ea5c <__assert_fail@plt+0x30c69c>
    e1d8:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    e1dc:	ldfeqd	f7, [r4], {2}
    e1e0:	andeq	pc, ip, #-2147483600	; 0x80000030
    e1e4:			; <UNDEFINED> instruction: 0xf00cfa01
    e1e8:			; <UNDEFINED> instruction: 0xf102fa21
    e1ec:			; <UNDEFINED> instruction: 0xf102e00c
    e1f0:	svclt	0x00d80214
    e1f4:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    e1f8:			; <UNDEFINED> instruction: 0xf102fa01
    e1fc:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    e200:	b	107e178 <__assert_fail@plt+0x107bdb8>
    e204:	addsmi	r0, r0, ip, lsl #2
    e208:	svclt	0x00a21ae4
    e20c:	tstpl	r4, r1, lsl #22
    e210:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    e214:	streq	lr, [r4], #-2671	; 0xfffff591
    e218:	ble	71d29c <__assert_fail@plt+0x71aedc>
    e21c:	cfstrsle	mvf3, [lr], {12}
    e220:	ldreq	pc, [r4], #-260	; 0xfffffefc
    e224:	eoreq	pc, r0, #196, 2	; 0x31
    e228:			; <UNDEFINED> instruction: 0xf004fa20
    e22c:	vpmax.u8	d15, d2, d1
    e230:	andeq	lr, r3, r0, asr #20
    e234:	vpmax.u8	d15, d4, d17
    e238:	tsteq	r3, r5, asr #20
    e23c:			; <UNDEFINED> instruction: 0xf1c4bd30
    e240:			; <UNDEFINED> instruction: 0xf1c4040c
    e244:	blx	80eacc <__assert_fail@plt+0x80c70c>
    e248:	blx	8a258 <__assert_fail@plt+0x87e98>
    e24c:	b	104ae64 <__assert_fail@plt+0x1048aa4>
    e250:	strtmi	r0, [r9], -r3
    e254:	blx	87d71c <__assert_fail@plt+0x87b35c>
    e258:	strtmi	pc, [r9], -r4
    e25c:			; <UNDEFINED> instruction: 0xf094bd30
    e260:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    e264:	svclt	0x00061380
    e268:	orrne	pc, r0, r1, lsl #9
    e26c:	cfstrscc	mvf3, [r1, #-4]
    e270:	b	2007fb0 <__assert_fail@plt+0x2005bf0>
    e274:	svclt	0x00185c64
    e278:			; <UNDEFINED> instruction: 0x5c65ea7f
    e27c:	b	fe542328 <__assert_fail@plt+0xfe53ff68>
    e280:	svclt	0x00080f05
    e284:	svceq	0x0002ea90
    e288:	b	15422a4 <__assert_fail@plt+0x153fee4>
    e28c:	svclt	0x00040c00
    e290:			; <UNDEFINED> instruction: 0x46104619
    e294:	b	fe47d75c <__assert_fail@plt+0xfe47b39c>
    e298:	svclt	0x001e0f03
    e29c:	andcs	r2, r0, r0, lsl #2
    e2a0:	b	17fd768 <__assert_fail@plt+0x17fb3a8>
    e2a4:	tstle	r5, r4, asr ip
    e2a8:	cmpmi	r9, r0, asr #32
    e2ac:			; <UNDEFINED> instruction: 0xf041bf28
    e2b0:	ldflts	f4, [r0, #-0]
    e2b4:	streq	pc, [r0], #1300	; 0x514
    e2b8:			; <UNDEFINED> instruction: 0xf501bf3c
    e2bc:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    e2c0:	strmi	pc, [r0, #-1]
    e2c4:	mvnsmi	pc, r5, asr #32
    e2c8:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    e2cc:	andeq	pc, r0, pc, asr #32
    e2d0:	b	1ffd798 <__assert_fail@plt+0x1ffb3d8>
    e2d4:	svclt	0x001a5c64
    e2d8:			; <UNDEFINED> instruction: 0x46104619
    e2dc:			; <UNDEFINED> instruction: 0x5c65ea7f
    e2e0:			; <UNDEFINED> instruction: 0x460bbf1c
    e2e4:	b	141faf4 <__assert_fail@plt+0x141d734>
    e2e8:	svclt	0x00063401
    e2ec:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    e2f0:	svceq	0x0003ea91
    e2f4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    e2f8:	svclt	0x0000bd30
    e2fc:	svceq	0x0000f090
    e300:	tstcs	r0, r4, lsl #30
    e304:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e308:	strvs	pc, [r0], #1103	; 0x44f
    e30c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    e310:	streq	pc, [r0, #-79]	; 0xffffffb1
    e314:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e318:	svclt	0x0000e750
    e31c:	svceq	0x0000f090
    e320:	tstcs	r0, r4, lsl #30
    e324:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e328:	strvs	pc, [r0], #1103	; 0x44f
    e32c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    e330:	strmi	pc, [r0, #-16]
    e334:	submi	fp, r0, #72, 30	; 0x120
    e338:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e33c:	svclt	0x0000e73e
    e340:	b	13ce450 <__assert_fail@plt+0x13cc090>
    e344:	b	13cead4 <__assert_fail@plt+0x13cc714>
    e348:	b	13ce814 <__assert_fail@plt+0x13cc454>
    e34c:	svclt	0x001f7002
    e350:	cmnmi	pc, #18	; <UNPREDICTABLE>
    e354:	svcmi	0x007ff093
    e358:	msrpl	SPSR_, r1, lsl #1
    e35c:			; <UNDEFINED> instruction: 0xf0324770
    e360:	svclt	0x0008427f
    e364:			; <UNDEFINED> instruction: 0xf0934770
    e368:	svclt	0x00044f7f
    e36c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    e370:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    e374:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    e378:	strmi	pc, [r0, #-1]
    e37c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    e380:	svclt	0x0000e71c
    e384:	andeq	lr, r1, #80, 20	; 0x50000
    e388:	ldrbmi	fp, [r0, -r8, lsl #30]!
    e38c:			; <UNDEFINED> instruction: 0xf04fb530
    e390:	and	r0, sl, r0, lsl #10
    e394:	andeq	lr, r1, #80, 20	; 0x50000
    e398:	ldrbmi	fp, [r0, -r8, lsl #30]!
    e39c:			; <UNDEFINED> instruction: 0xf011b530
    e3a0:	strle	r4, [r2, #-1280]	; 0xfffffb00
    e3a4:	bl	185ecac <__assert_fail@plt+0x185c8ec>
    e3a8:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    e3ac:			; <UNDEFINED> instruction: 0xf1046480
    e3b0:	b	17cf480 <__assert_fail@plt+0x17cd0c0>
    e3b4:			; <UNDEFINED> instruction: 0xf43f5c91
    e3b8:			; <UNDEFINED> instruction: 0xf04faed8
    e3bc:	b	17cebd0 <__assert_fail@plt+0x17cc810>
    e3c0:	svclt	0x00180cdc
    e3c4:	b	17dabd8 <__assert_fail@plt+0x17d8818>
    e3c8:	svclt	0x00180cdc
    e3cc:	bl	9abe0 <__assert_fail@plt+0x98820>
    e3d0:			; <UNDEFINED> instruction: 0xf1c202dc
    e3d4:	blx	f05c <__assert_fail@plt+0xcc9c>
    e3d8:	blx	84d3ec <__assert_fail@plt+0x84b02c>
    e3dc:	blx	8a3ec <__assert_fail@plt+0x8802c>
    e3e0:	b	104dbf4 <__assert_fail@plt+0x104b834>
    e3e4:	blx	84e424 <__assert_fail@plt+0x84c064>
    e3e8:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    e3ec:	svclt	0x0000e6bd
    e3f0:	strlt	r4, [r8, #-1538]	; 0xfffff9fe
    e3f4:	mcrr	6, 0, r4, r3, cr11
    e3f8:	vmov.32	r2, d5[1]
    e3fc:	vsqrt.f64	d23, d0
    e400:	strle	pc, [r3], #-2576	; 0xfffff5f0
    e404:			; <UNDEFINED> instruction: 0x4008e8bd
    e408:	stmdalt	sl, {ip, sp, lr, pc}
    e40c:	blvc	1209ed8 <__assert_fail@plt+0x1207b18>
    e410:	bleq	60955c <__assert_fail@plt+0x60719c>
    e414:			; <UNDEFINED> instruction: 0xf804f000
    e418:	bl	185ed20 <__assert_fail@plt+0x185c960>
    e41c:	stflts	f0, [r8, #-260]	; 0xfffffefc
    e420:	blvs	309aa4 <__assert_fail@plt+0x3076e4>
    e424:	bleq	609530 <__assert_fail@plt+0x607170>
    e428:	blvs	1c9ccc <__assert_fail@plt+0x1c790c>
    e42c:	blpl	2c9ab0 <__assert_fail@plt+0x2c76f0>
    e430:	blvs	ff1c9f28 <__assert_fail@plt+0xff1c7b68>
    e434:	blmi	11c9f1c <__assert_fail@plt+0x11c7b5c>
    e438:	bne	449c98 <__assert_fail@plt+0x4478d8>
    e43c:	blvc	1189c54 <__assert_fail@plt+0x1187894>
    e440:	blvc	ff20a038 <__assert_fail@plt+0xff207c78>
    e444:	beq	fe449ca8 <__assert_fail@plt+0xfe4478e8>
    e448:	svclt	0x00004770
    e44c:	andhi	pc, r0, pc, lsr #7
    e450:	andeq	r0, r0, r0
    e454:	ldclcc	0, cr0, [r0]
    e458:	andeq	r0, r0, r0
    e45c:	mvnsmi	r0, r0
    e460:	mvnsmi	lr, #737280	; 0xb4000
    e464:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    e468:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    e46c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    e470:	stc	7, cr15, [r4], #972	; 0x3cc
    e474:	blne	1d9f670 <__assert_fail@plt+0x1d9d2b0>
    e478:	strhle	r1, [sl], -r6
    e47c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    e480:	svccc	0x0004f855
    e484:	strbmi	r3, [sl], -r1, lsl #8
    e488:	ldrtmi	r4, [r8], -r1, asr #12
    e48c:	adcmi	r4, r6, #152, 14	; 0x2600000
    e490:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    e494:	svclt	0x000083f8
    e498:	andeq	r3, r1, lr, lsl r3
    e49c:	andeq	r3, r1, r4, lsl r3
    e4a0:	svclt	0x00004770

Disassembly of section .fini:

0000e4a4 <.fini>:
    e4a4:	push	{r3, lr}
    e4a8:	pop	{r3, pc}
