muxtest:
[2014-11-14 01:12:13 EST] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile twotoonemux.vcd opened for output.
input1 = 0000ffff, input2 = 0000eeee, sel = 1, outputval = 0000eeee.
input1 = 0000ffff, input2 = 0000eeee, sel = 0, outputval = 0000ffff.
Done

signextend:
VCD info: dumpfile signextend.vcd opened for output.
inputVal = 1000000000000001, outputVal = 11111111111111111000000000000001.
inputVal = 0100000000000001, outputVal = 00000000000000000100000000000001.
Done

regfile:
VCD info: dumpfile registerfile.vcd opened for output.
readReg1 = x, readReg2 = x,writeData = 0000000c, writeReg = 3, regWrite = 1, readData1 = xxxxxxxx, readData2 = xxxxxxxx.
readReg1 = 1, readReg2 = 3,writeData = 0000000c, writeReg = 3, regWrite = 1, readData1 = xxxxxxxx, readData2 = 0000000c.
Done

alu:
VCD info: dumpfile alu.vcd opened for output.
op1 = 00000000000000000000000010101101,
op2 = 00000000000000000000000011011110,ctrl = 0,
result = 00000000000000000000000010001100.
op1 = 00000000000000000000000000001101,
op2 = 00000000000000000000000010001000,ctrl = 1,
result = 00000000000000000000000010001101.
op1 = 00000000000000000000000000000101,
op2 = 00000000000000000000000000000100,ctrl = 2,
result = 00000000000000000000000000001001.
op1 = 00000000000000000000000000011001,
op2 = 00000000000000000000000000001101,ctrl = 3,
result = 00000000000000000000000000001001.
op1 = 00000000000000000000000000001000,
op2 = 00000000000000000000000000000111,ctrl = 7,
result = 00000000000000000000000000000000.
op1 = 00000000000000000000000000101001,
op2 = 00000000000000000000000000110000,ctrl = 7,
result = 00000000000000000000000000000001.
op1 = 00000000000000000000000010101101,
op2 = 00000000000000000000000011011110,ctrl = c,
result = 11111111111111111111111100000000.
Finding VCD file...
./alu.vcd
[2014-11-14 01:33:47 EST] Opening EPWave...
Done