<stg><name>tpgBackground</name>


<trans_list>

<trans id="894" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="20" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="21" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:0 %outpix_val_V_0_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:1 %outpix_val_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:2 %outpix_val_V_2_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:3 %rampVal_2_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_2_loc_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:4 %rampVal_2_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_2_new_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:5 %rampVal_2_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:6 %hBarSel_3_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_3_loc_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:7 %vBarSel_2_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:8 %hdata_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hdata_loc_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:9 %hdata_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hdata_new_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:10 %hdata_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hdata_flag_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:11 %hBarSel_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_loc_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:12 %vBarSel_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="vBarSel_loc_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:13 %zonePlateVAddr_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:14 %count_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="count_loc_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:15 %count_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="count_new_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:16 %count_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="count_flag_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:17 %hBarSel_4_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_4_loc_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:18 %hBarSel_4_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_4_new_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:19 %hBarSel_4_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_4_flag_0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:20 %s_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_loc_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:21 %s_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_new_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:22 %s_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="s_flag_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:23 %rampVal_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_loc_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:24 %rampVal_3_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_3_loc_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:25 %rampVal_3_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_3_new_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:26 %rampVal_3_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outImg, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:28 %loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:29 %loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:30 %empty = trunc i16 %loopHeight

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:31 %empty_63 = trunc i16 %loopWidth

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:32 %patternId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %patternId

]]></Node>
<StgValue><ssdm name="patternId_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:33 %color = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat

]]></Node>
<StgValue><ssdm name="color"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:34 %bck_motion_en_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %bck_motion_en

]]></Node>
<StgValue><ssdm name="bck_motion_en_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:35 %Zplate_Hor_Control_Start = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContStart

]]></Node>
<StgValue><ssdm name="Zplate_Hor_Control_Start"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:36 %Zplate_Hor_Control_Delta = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContDelta

]]></Node>
<StgValue><ssdm name="Zplate_Hor_Control_Delta"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:37 %Zplate_Ver_Control_Start = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContStart

]]></Node>
<StgValue><ssdm name="Zplate_Ver_Control_Start"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:38 %Zplate_Ver_Control_Delta = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContDelta

]]></Node>
<StgValue><ssdm name="Zplate_Ver_Control_Delta"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:39 %dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpDynamicRange

]]></Node>
<StgValue><ssdm name="dpDynamicRange_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:40 %dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpYUVCoef

]]></Node>
<StgValue><ssdm name="dpYUVCoef_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:41 %cmp2_i209 = icmp_eq  i8 %color, i8 0

]]></Node>
<StgValue><ssdm name="cmp2_i209"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:42 %outpix_val_V_0 = select i1 %cmp2_i209, i8 255, i8 76

]]></Node>
<StgValue><ssdm name="outpix_val_V_0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:43 %outpix_val_V_2 = xor i1 %cmp2_i209, i1 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:44 %select_ln573 = select i1 %outpix_val_V_2, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln573"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:45 %cmp6_i = icmp_eq  i8 %color, i8 1

]]></Node>
<StgValue><ssdm name="cmp6_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:46 %outpix_val_V_0_1 = select i1 %cmp2_i209, i8 0, i8 149

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:47 %select_ln589_cast = select i1 %cmp2_i209, i8 0, i8 21

]]></Node>
<StgValue><ssdm name="select_ln589_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:48 %select_ln589_cast_cast_cast_cast = select i1 %cmp2_i209, i8 0, i8 29

]]></Node>
<StgValue><ssdm name="select_ln589_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:49 %outpix_val_V_2_1 = select i1 %cmp2_i209, i8 255, i8 107

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:50 %outpix_val_V_2_2 = select i1 %cmp2_i209, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:51 %outpix_val_V_2_3 = select i1 %cmp2_i209, i8 255, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:52 %add2_i = add i14 %empty_63, i14 15

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:53 %p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:54 %barWidthMinSamples = add i10 %p_cast, i10 1023

]]></Node>
<StgValue><ssdm name="barWidthMinSamples"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:55 %add5_i = add i14 %empty, i14 15

]]></Node>
<StgValue><ssdm name="add5_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:56 %tmp_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %color, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:57 %icmp = icmp_eq  i7 %tmp_11, i7 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:58 %tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %color, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:59 %icmp196 = icmp_ne  i7 %tmp_12, i7 0

]]></Node>
<StgValue><ssdm name="icmp196"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:60 %add_i = add i14 %empty_63, i14 7

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:61 %barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="barWidth"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="11">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:62 %barWidth_cast = zext i11 %barWidth

]]></Node>
<StgValue><ssdm name="barWidth_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:63 %cmp56_i = icmp_ne  i8 %color, i8 1

]]></Node>
<StgValue><ssdm name="cmp56_i"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:64 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:65 %barHeight_cast_cast = zext i10 %tmp_5

]]></Node>
<StgValue><ssdm name="barHeight_cast_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:66 %sub_i_i_i = add i11 %barHeight_cast_cast, i11 2047

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:67 %rampStart_1 = load i8 %rampStart

]]></Node>
<StgValue><ssdm name="rampStart_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:68 %zext_ln1098 = zext i8 %rampStart_1

]]></Node>
<StgValue><ssdm name="zext_ln1098"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:69 %rampVal_1_load = load i16 %rampVal_1

]]></Node>
<StgValue><ssdm name="rampVal_1_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:70 %rampVal_load = load i8 %rampVal

]]></Node>
<StgValue><ssdm name="rampVal_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:71 %zext_ln525 = zext i8 %rampVal_load

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:72 %s_load = load i32 %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:73 %hBarSel_2_load = load i8 %hBarSel_2

]]></Node>
<StgValue><ssdm name="hBarSel_2_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:74 %count_load = load i32 %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:75 %zonePlateVAddr_load = load i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:76 %vBarSel_load = load i3 %vBarSel

]]></Node>
<StgValue><ssdm name="vBarSel_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:77 %zext_ln1417 = zext i3 %vBarSel_load

]]></Node>
<StgValue><ssdm name="zext_ln1417"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:78 %hBarSel_load = load i3 %hBarSel

]]></Node>
<StgValue><ssdm name="hBarSel_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:79 %zext_ln1526 = zext i3 %hBarSel_load

]]></Node>
<StgValue><ssdm name="zext_ln1526"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:80 %hdata_load = load i16 %hdata

]]></Node>
<StgValue><ssdm name="hdata_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:81 %vBarSel_2_load = load i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="vBarSel_2_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:82 %hBarSel_3_load = load i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="hBarSel_3_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:83 %zext_ln1632 = zext i3 %hBarSel_3_load

]]></Node>
<StgValue><ssdm name="zext_ln1632"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:84 %rampVal_2_load = load i16 %rampVal_2

]]></Node>
<StgValue><ssdm name="rampVal_2_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:85 %outpix_val_V_1_16 = select i1 %cmp2_i209, i8 %rampStart_1, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_16"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:86 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rampStart_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:87 %select_ln1150_1 = select i1 %cmp6_i, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="select_ln1150_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:88 %store_ln525 = store i1 0, i1 %rampVal_3_flag_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:89 %store_ln525 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:90 %store_ln525 = store i16 %zext_ln525, i16 %rampVal_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:91 %store_ln525 = store i1 0, i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:92 %store_ln525 = store i32 %s_load, i32 %s_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:93 %store_ln525 = store i1 0, i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:94 %store_ln525 = store i8 %hBarSel_2_load, i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:95 %store_ln525 = store i1 0, i1 %count_flag_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:96 %store_ln525 = store i32 %count_load, i32 %count_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:97 %store_ln525 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:98 %store_ln525 = store i8 %zext_ln1417, i8 %vBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:99 %store_ln525 = store i8 %zext_ln1526, i8 %hBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:100 %store_ln525 = store i1 0, i1 %hdata_flag_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:101 %store_ln525 = store i16 %hdata_load, i16 %hdata_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:102 %store_ln525 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:103 %store_ln525 = store i8 %zext_ln1632, i8 %hBarSel_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:104 %store_ln525 = store i1 0, i1 %rampVal_2_flag_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:105 %store_ln525 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:106 %br_ln525 = br void

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %y = phi i16 0, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit, i16 %y_2, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %y_2 = add i16 %y, i16 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="16">
<![CDATA[
:2 %trunc_ln525 = trunc i16 %y

]]></Node>
<StgValue><ssdm name="trunc_ln525"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %icmp_ln525 = icmp_eq  i16 %y, i16 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln525 = br i1 %icmp_ln525, void %.split14, void %._crit_edge201.loopexit

]]></Node>
<StgValue><ssdm name="br_ln525"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:0 %specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln514"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split14:1 %cmp11_i304 = icmp_ne  i16 %y, i16 0

]]></Node>
<StgValue><ssdm name="cmp11_i304"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14:2 %Sel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="Sel"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split14:3 %add_ln1517 = add i8 %rampStart_1, i8 %trunc_ln525

]]></Node>
<StgValue><ssdm name="add_ln1517"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split14:4 %icmp_ln1607 = icmp_eq  i2 %Sel, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln1607"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split14:5 %icmp_ln1607_1 = icmp_eq  i2 %Sel, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1607_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split14:6 %or_ln1607 = or i1 %icmp_ln1607_1, i1 %icmp_ln1607

]]></Node>
<StgValue><ssdm name="or_ln1607"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split14:7 %icmp_ln1607_2 = icmp_eq  i2 %Sel, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1607_2"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.split14:8 %br_ln527 = br void

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge201.loopexit:0 %rampVal_2_flag_0_load = load i1 %rampVal_2_flag_0

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_0_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge201.loopexit:1 %motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed

]]></Node>
<StgValue><ssdm name="motionSpeed_read"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge201.loopexit:2 %add_ln711 = add i8 %motionSpeed_read, i8 %rampStart_1

]]></Node>
<StgValue><ssdm name="add_ln711"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge201.loopexit:3 %store_ln711 = store i8 %add_ln711, i8 %rampStart

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge201.loopexit:4 %br_ln0 = br i1 %rampVal_2_flag_0_load, void %._crit_edge201.loopexit.new90, void %mergeST89

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="rampVal_2_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16">
<![CDATA[
mergeST89:0 %rampVal_2_new_0_load = load i16 %rampVal_2_new_0

]]></Node>
<StgValue><ssdm name="rampVal_2_new_0_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="rampVal_2_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST89:1 %store_ln1600 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2

]]></Node>
<StgValue><ssdm name="store_ln1600"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="rampVal_2_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0">
<![CDATA[
mergeST89:2 %br_ln0 = br void %._crit_edge201.loopexit.new90

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge201.loopexit.new90:0 %hdata_flag_0_load = load i1 %hdata_flag_0

]]></Node>
<StgValue><ssdm name="hdata_flag_0_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge201.loopexit.new90:1 %br_ln0 = br i1 %hdata_flag_0_load, void %._crit_edge201.loopexit.new88, void %mergeST87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="hdata_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16">
<![CDATA[
mergeST87:0 %hdata_new_0_load = load i16 %hdata_new_0

]]></Node>
<StgValue><ssdm name="hdata_new_0_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="hdata_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST87:1 %store_ln1517 = store i16 %hdata_new_0_load, i16 %hdata

]]></Node>
<StgValue><ssdm name="store_ln1517"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="hdata_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
mergeST87:2 %br_ln0 = br void %._crit_edge201.loopexit.new88

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge201.loopexit.new88:0 %count_flag_0_load = load i1 %count_flag_0

]]></Node>
<StgValue><ssdm name="count_flag_0_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge201.loopexit.new88:1 %br_ln0 = br i1 %count_flag_0_load, void %._crit_edge201.loopexit.new86, void %mergeST85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="count_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32">
<![CDATA[
mergeST85:0 %count_new_0_load = load i32 %count_new_0

]]></Node>
<StgValue><ssdm name="count_new_0_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="count_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST85:1 %store_ln1260 = store i32 %count_new_0_load, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln1260"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="count_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
mergeST85:2 %br_ln0 = br void %._crit_edge201.loopexit.new86

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge201.loopexit.new86:0 %hBarSel_4_flag_0_load = load i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="hBarSel_4_flag_0_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge201.loopexit.new86:1 %br_ln0 = br i1 %hBarSel_4_flag_0_load, void %._crit_edge201.loopexit.new84, void %mergeST83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="hBarSel_4_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8">
<![CDATA[
mergeST83:0 %hBarSel_4_new_0_load = load i8 %hBarSel_4_new_0

]]></Node>
<StgValue><ssdm name="hBarSel_4_new_0_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="hBarSel_4_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST83:1 %store_ln1229 = store i8 %hBarSel_4_new_0_load, i8 %hBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1229"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="hBarSel_4_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
mergeST83:2 %br_ln0 = br void %._crit_edge201.loopexit.new84

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge201.loopexit.new84:0 %s_flag_0_load = load i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="s_flag_0_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge201.loopexit.new84:1 %br_ln0 = br i1 %s_flag_0_load, void %._crit_edge201.loopexit.new82, void %mergeST81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="s_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32">
<![CDATA[
mergeST81:0 %s_new_0_load = load i32 %s_new_0

]]></Node>
<StgValue><ssdm name="s_new_0_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="s_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST81:1 %store_ln1226 = store i32 %s_new_0_load, i32 %s

]]></Node>
<StgValue><ssdm name="store_ln1226"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="s_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
mergeST81:2 %br_ln0 = br void %._crit_edge201.loopexit.new82

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge201.loopexit.new82:0 %rampVal_3_flag_0_load = load i1 %rampVal_3_flag_0

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_0_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge201.loopexit.new82:1 %br_ln0 = br i1 %rampVal_3_flag_0_load, void %._crit_edge201.loopexit.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="rampVal_3_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16">
<![CDATA[
mergeST:0 %rampVal_3_new_0_load = load i16 %rampVal_3_new_0

]]></Node>
<StgValue><ssdm name="rampVal_3_new_0_load"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="rampVal_3_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST:1 %store_ln1090 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1

]]></Node>
<StgValue><ssdm name="store_ln1090"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
<literal name="rampVal_3_flag_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
mergeST:2 %br_ln0 = br void %._crit_edge201.loopexit.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln525" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0">
<![CDATA[
._crit_edge201.loopexit.new:0 %ret_ln712 = ret

]]></Node>
<StgValue><ssdm name="ret_ln712"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %x = phi i16 0, void %.split14, i16 %x_2, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %x_2 = add i16 %x, i16 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="16">
<![CDATA[
:8 %outpix_val_V_0_20 = trunc i16 %x

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_20"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="16">
<![CDATA[
:9 %zext_ln527 = zext i16 %x

]]></Node>
<StgValue><ssdm name="zext_ln527"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="16">
<![CDATA[
:10 %zext_ln527_1 = zext i16 %x

]]></Node>
<StgValue><ssdm name="zext_ln527_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="16">
<![CDATA[
:11 %trunc_ln527_1 = trunc i16 %x

]]></Node>
<StgValue><ssdm name="trunc_ln527_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="16">
<![CDATA[
:12 %trunc_ln527_2 = trunc i16 %x

]]></Node>
<StgValue><ssdm name="trunc_ln527_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13 %icmp_ln527 = icmp_eq  i16 %x, i16 %loopWidth

]]></Node>
<StgValue><ssdm name="icmp_ln527"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %icmp_ln1089 = icmp_eq  i16 %x, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1089"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln527 = br i1 %icmp_ln527, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0" op_32_bw="8" op_33_bw="0" op_34_bw="8" op_35_bw="0" op_36_bw="8" op_37_bw="0" op_38_bw="8" op_39_bw="0">
<![CDATA[
.split:3 %switch_ln537 = switch i8 %patternId_read, void %.split._crit_edge, i8 1, void %_Z24tpgPatternHorizontalRampttth.exit, i8 2, void, i8 3, void, i8 4, void, i8 5, void, i8 6, void, i8 7, void, i8 8, void, i8 9, void %._crit_edge, i8 10, void, i8 11, void %arrayctor.loop.i, i8 12, void, i8 13, void %_ifconv, i8 14, void %_Z32tpgPatternVerticalHorizontalRampttth.exit, i8 15, void %arrayctor.loop.i376, i8 16, void %_Z7tpgPRBSth.exit, i8 17, void %._crit_edge7_ifconv, i8 18, void, i8 19, void

]]></Node>
<StgValue><ssdm name="switch_ln537"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7_ifconv:1 %icmp_ln1599 = icmp_eq  i8 %trunc_ln527_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1599"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7_ifconv:19 %br_ln675 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln675"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.i376:0 %or_ln1545 = or i16 %x, i16 %y

]]></Node>
<StgValue><ssdm name="or_ln1545"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.i376:1 %icmp_ln1545 = icmp_eq  i16 %or_ln1545, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1545"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i376:2 %br_ln1545 = br i1 %icmp_ln1545, void, void

]]></Node>
<StgValue><ssdm name="br_ln1545"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %store_ln1547 = store i10 0, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1547"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1549 = br void

]]></Node>
<StgValue><ssdm name="br_ln1549"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge5:3 %store_ln1566 = store i10 0, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1566"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:0 %zext_ln1287 = zext i11 %trunc_ln527_2

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1 %tpgSinTableArray_9bit_addr = getelementptr i9 %tpgSinTableArray_9bit, i64 0, i64 %zext_ln1287

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_addr"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="11">
<![CDATA[
_ifconv:2 %tpgSinTableArray_9bit_load = load i11 %tpgSinTableArray_9bit_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:8 %add_ln1288 = add i11 %trunc_ln527_2, i11 682

]]></Node>
<StgValue><ssdm name="add_ln1288"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:9 %zext_ln1288 = zext i11 %add_ln1288

]]></Node>
<StgValue><ssdm name="zext_ln1288"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10 %tpgSinTableArray_9bit_addr_1 = getelementptr i9 %tpgSinTableArray_9bit, i64 0, i64 %zext_ln1288

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="11">
<![CDATA[
_ifconv:11 %tpgSinTableArray_9bit_load_1 = load i11 %tpgSinTableArray_9bit_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_load_1"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:17 %add_ln1289 = add i11 %trunc_ln527_2, i11 1364

]]></Node>
<StgValue><ssdm name="add_ln1289"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:18 %zext_ln1289 = zext i11 %add_ln1289

]]></Node>
<StgValue><ssdm name="zext_ln1289"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19 %tpgSinTableArray_9bit_addr_2 = getelementptr i9 %tpgSinTableArray_9bit, i64 0, i64 %zext_ln1289

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="11">
<![CDATA[
_ifconv:20 %tpgSinTableArray_9bit_load_2 = load i11 %tpgSinTableArray_9bit_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_load_2"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:75 %br_ln1324 = br i1 %icmp, void, void %_ifconv..split._crit_edge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1324"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.i:0 %or_ln1386 = or i16 %x, i16 %y

]]></Node>
<StgValue><ssdm name="or_ln1386"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop.i:1 %icmp_ln1386 = icmp_eq  i16 %or_ln1386, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1386"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i:2 %br_ln1386 = br i1 %icmp_ln1386, void, void

]]></Node>
<StgValue><ssdm name="br_ln1386"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %store_ln1388 = store i10 0, i10 %yCount_V

]]></Node>
<StgValue><ssdm name="store_ln1388"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1390 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i

]]></Node>
<StgValue><ssdm name="br_ln1390"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge:3 %store_ln1408 = store i10 0, i10 %xCount_V

]]></Node>
<StgValue><ssdm name="store_ln1408"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %or_ln1342 = or i16 %x, i16 %y

]]></Node>
<StgValue><ssdm name="or_ln1342"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln1342 = icmp_eq  i16 %or_ln1342, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1342"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1342 = br i1 %icmp_ln1342, void, void

]]></Node>
<StgValue><ssdm name="br_ln1342"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %and_ln1348 = and i1 %icmp_ln1089, i1 %cmp11_i304

]]></Node>
<StgValue><ssdm name="and_ln1348"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1348 = br i1 %and_ln1348, void %_Z19tpgPatternZonePlatettttttth.exit, void

]]></Node>
<StgValue><ssdm name="br_ln1348"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %store_ln1344 = store i16 %Zplate_Ver_Control_Start, i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="store_ln1344"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:1 %add_ln1357 = add i17 %zext_ln527_1, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1357"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="17">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:2 %sext_ln1357_1 = sext i17 %add_ln1357

]]></Node>
<StgValue><ssdm name="sext_ln1357_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527

]]></Node>
<StgValue><ssdm name="mul_ln1357"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:29 %br_ln625 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="11">
<![CDATA[
:0 %lhs = load i11 %xBar_V

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="11">
<![CDATA[
:1 %zext_ln1346 = zext i11 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln1346"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %ret = add i12 %zext_ln1346, i12 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %icmp_ln878_3 = icmp_ult  i12 %ret, i12 %barWidth_cast

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %add_ln213 = add i11 %lhs, i11 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1241 = br i1 %icmp_ln878_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln1241"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %store_ln1239 = store i11 0, i11 %xBar_V

]]></Node>
<StgValue><ssdm name="store_ln1239"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %or_ln1110 = or i16 %x, i16 %y

]]></Node>
<StgValue><ssdm name="or_ln1110"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln1110 = icmp_eq  i16 %or_ln1110, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1110"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1110 = br i1 %icmp_ln1110, void, void

]]></Node>
<StgValue><ssdm name="br_ln1110"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="2"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1114 = br i1 %icmp_ln1089, void %_Z22tpgPatternVerticalRampttth.exit, void

]]></Node>
<StgValue><ssdm name="br_ln1114"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10">
<![CDATA[
:0 %yCount_V_3_load = load i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="yCount_V_3_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="10">
<![CDATA[
:1 %zext_ln878_1 = zext i10 %yCount_V_3_load

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln878_2 = icmp_slt  i11 %zext_ln878_1, i11 %sub_i_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln1550 = and i1 %icmp_ln878_2, i1 %icmp_ln1089

]]></Node>
<StgValue><ssdm name="and_ln1550"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1550 = br i1 %and_ln1550, void, void

]]></Node>
<StgValue><ssdm name="br_ln1550"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1554 = br i1 %icmp_ln1089, void %.thread475, void %.thread470

]]></Node>
<StgValue><ssdm name="br_ln1554"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
.thread470:0 %store_ln1556 = store i10 0, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln1556"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln691_3 = add i10 %yCount_V_3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln691_3"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i10 %add_ln691_3, i10 %yCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge6:2 %xCount_V_3_load = load i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="xCount_V_3_load"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge6:3 %icmp_ln878_5 = icmp_ult  i10 %xCount_V_3_load, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6:4 %br_ln1568 = br i1 %icmp_ln878_5, void, void

]]></Node>
<StgValue><ssdm name="br_ln1568"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %sub_ln692_1 = sub i10 %xCount_V_3_load, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="sub_ln692_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:2 %store_ln692 = store i10 %sub_ln692_1, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln691_5 = add i10 %xCount_V_3_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln691_5"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i10 %add_ln691_5, i10 %xCount_V_3

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="11">
<![CDATA[
_ifconv:2 %tpgSinTableArray_9bit_load = load i11 %tpgSinTableArray_9bit_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_load"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="11">
<![CDATA[
_ifconv:11 %tpgSinTableArray_9bit_load_1 = load i11 %tpgSinTableArray_9bit_addr_1

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_load_1"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="11">
<![CDATA[
_ifconv:20 %tpgSinTableArray_9bit_load_2 = load i11 %tpgSinTableArray_9bit_addr_2

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_9bit_load_2"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="10">
<![CDATA[
:0 %yCount_V_load = load i10 %yCount_V

]]></Node>
<StgValue><ssdm name="yCount_V_load"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="10">
<![CDATA[
:1 %zext_ln878 = zext i10 %yCount_V_load

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln878 = icmp_slt  i11 %zext_ln878, i11 %sub_i_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln1391 = and i1 %icmp_ln878, i1 %icmp_ln1089

]]></Node>
<StgValue><ssdm name="and_ln1391"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1391 = br i1 %and_ln1391, void, void

]]></Node>
<StgValue><ssdm name="br_ln1391"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1395 = br i1 %icmp_ln1089, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread

]]></Node>
<StgValue><ssdm name="br_ln1395"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:0 %store_ln1397 = store i10 0, i10 %yCount_V

]]></Node>
<StgValue><ssdm name="store_ln1397"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln691 = add i10 %yCount_V_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i10 %add_ln691, i10 %yCount_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3:2 %xCount_V_load = load i10 %xCount_V

]]></Node>
<StgValue><ssdm name="xCount_V_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3:3 %icmp_ln878_4 = icmp_ult  i10 %xCount_V_load, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3:4 %br_ln1410 = br i1 %icmp_ln878_4, void, void

]]></Node>
<StgValue><ssdm name="br_ln1410"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %sub_ln692 = sub i10 %xCount_V_load, i10 %barWidthMinSamples

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:2 %store_ln692 = store i10 %sub_ln692, i10 %xCount_V

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln691_4 = add i10 %xCount_V_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln691_4"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i10 %add_ln691_4, i10 %xCount_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527

]]></Node>
<StgValue><ssdm name="mul_ln1357"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0 %sub_ln213 = sub i11 %add_ln213, i11 %barWidth

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
:1 %store_ln1247 = store i11 %sub_ln213, i11 %xBar_V

]]></Node>
<StgValue><ssdm name="store_ln1247"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0">
<![CDATA[
:0 %store_ln1243 = store i11 %add_ln213, i11 %xBar_V

]]></Node>
<StgValue><ssdm name="store_ln1243"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln1214 = store i8 %outpix_val_V_2_3, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1214"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1214 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge221

]]></Node>
<StgValue><ssdm name="br_ln1214"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln1198 = store i8 %outpix_val_V_2_2, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1198"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1198 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge222

]]></Node>
<StgValue><ssdm name="br_ln1198"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln1182 = store i8 %outpix_val_V_2_1, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln1182 = store i8 %select_ln589_cast_cast_cast_cast, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1182 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge223

]]></Node>
<StgValue><ssdm name="br_ln1182"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln1166 = store i8 %select_ln589_cast, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1166"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln1166 = store i8 %outpix_val_V_0_1, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1166"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1166 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge224

]]></Node>
<StgValue><ssdm name="br_ln1166"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln1150 = store i8 %select_ln573, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1150"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln1150 = store i8 %outpix_val_V_0, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1150"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1150 = br i1 %cmp2_i209, void, void %..split._crit_edge_crit_edge225

]]></Node>
<StgValue><ssdm name="br_ln1150"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:3 %trunc_ln1287 = trunc i9 %tpgSinTableArray_9bit_load

]]></Node>
<StgValue><ssdm name="trunc_ln1287"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:4 %add_ln1287 = add i9 %tpgSinTableArray_9bit_load, i9 128

]]></Node>
<StgValue><ssdm name="add_ln1287"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5 %xor_ln1287 = xor i8 %trunc_ln1287, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln1287"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:6 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1287, i32 8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:7 %r = select i1 %tmp_13, i8 255, i8 %xor_ln1287

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:12 %trunc_ln1288 = trunc i9 %tpgSinTableArray_9bit_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1288"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:13 %add_ln1288_1 = add i9 %tpgSinTableArray_9bit_load_1, i9 128

]]></Node>
<StgValue><ssdm name="add_ln1288_1"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14 %xor_ln1288 = xor i8 %trunc_ln1288, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln1288"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:15 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1288_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:16 %g = select i1 %tmp_14, i8 255, i8 %xor_ln1288

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:21 %trunc_ln1289 = trunc i9 %tpgSinTableArray_9bit_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln1289"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:22 %add_ln1289_1 = add i9 %tpgSinTableArray_9bit_load_2, i9 128

]]></Node>
<StgValue><ssdm name="add_ln1289_1"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23 %xor_ln1289 = xor i8 %trunc_ln1289, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln1289"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:24 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln1289_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:25 %b = select i1 %tmp_15, i8 255, i8 %xor_ln1289

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="8">
<![CDATA[
_ifconv:26 %zext_ln1301 = zext i8 %r

]]></Node>
<StgValue><ssdm name="zext_ln1301"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:27 %mul_ln1301 = mul i15 %zext_ln1301, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln1301"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:28 %zext_ln1301_1 = zext i8 %g

]]></Node>
<StgValue><ssdm name="zext_ln1301_1"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:43 %mul_ln1302_1 = mul i16 %zext_ln1301_1, i16 65451

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:52 %mul_ln1303 = mul i16 %zext_ln1301_1, i16 65429

]]></Node>
<StgValue><ssdm name="mul_ln1303"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527

]]></Node>
<StgValue><ssdm name="mul_ln1357"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="308" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:27 %mul_ln1301 = mul i15 %zext_ln1301, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln1301"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:29 %mul_ln1301_1 = mul i16 %zext_ln1301_1, i16 150

]]></Node>
<StgValue><ssdm name="mul_ln1301_1"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:41 %mul_ln1302 = mul i15 %zext_ln1301, i15 32725

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:43 %mul_ln1302_1 = mul i16 %zext_ln1301_1, i16 65451

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:52 %mul_ln1303 = mul i16 %zext_ln1301_1, i16 65429

]]></Node>
<StgValue><ssdm name="mul_ln1303"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:3 %mul_ln1357 = mul i32 %sext_ln1357_1, i32 %zext_ln527

]]></Node>
<StgValue><ssdm name="mul_ln1357"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:4 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mul_ln1357, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="31">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:5 %sext_ln1357 = sext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln1357"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %tmp_1 = call i32 @reg<int>, i32 %sext_ln1357

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="317" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:27 %mul_ln1301 = mul i15 %zext_ln1301, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln1301"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:29 %mul_ln1301_1 = mul i16 %zext_ln1301_1, i16 150

]]></Node>
<StgValue><ssdm name="mul_ln1301_1"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:34 %add_ln1301 = add i15 %mul_ln1301, i15 4224

]]></Node>
<StgValue><ssdm name="add_ln1301"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:41 %mul_ln1302 = mul i15 %zext_ln1301, i15 32725

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:43 %mul_ln1302_1 = mul i16 %zext_ln1301_1, i16 65451

]]></Node>
<StgValue><ssdm name="mul_ln1302_1"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:46 %add_ln1302 = add i16 %mul_ln1302_1, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1302"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
_ifconv:50 %shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %r, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:51 %zext_ln1303 = zext i15 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1303"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:52 %mul_ln1303 = mul i16 %zext_ln1301_1, i16 65429

]]></Node>
<StgValue><ssdm name="mul_ln1303"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:55 %add_ln1303 = add i16 %mul_ln1303, i16 %zext_ln1303

]]></Node>
<StgValue><ssdm name="add_ln1303"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:0 %store_ln1343 = store i16 %shl_ln, i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="store_ln1343"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:2 %store_ln1347 = store i16 %shl_ln, i16 %zonePlateVAddr_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1347"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln1347 = br void %_Z19tpgPatternZonePlatettttttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1347"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:6 %tmp_1 = call i32 @reg<int>, i32 %sext_ln1357

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:7 %trunc_ln1357 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln1357"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:8 %mul_ln1357_1 = mul i16 %Zplate_Hor_Control_Delta, i16 %trunc_ln1357

]]></Node>
<StgValue><ssdm name="mul_ln1357_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="333" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:29 %mul_ln1301_1 = mul i16 %zext_ln1301_1, i16 150

]]></Node>
<StgValue><ssdm name="mul_ln1301_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:34 %add_ln1301 = add i15 %mul_ln1301, i15 4224

]]></Node>
<StgValue><ssdm name="add_ln1301"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:35 %zext_ln1301_5 = zext i15 %add_ln1301

]]></Node>
<StgValue><ssdm name="zext_ln1301_5"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:36 %add_ln1301_1 = add i16 %mul_ln1301_1, i16 %zext_ln1301_5

]]></Node>
<StgValue><ssdm name="add_ln1301_1"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:41 %mul_ln1302 = mul i15 %zext_ln1301, i15 32725

]]></Node>
<StgValue><ssdm name="mul_ln1302"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:42 %sext_ln1302 = sext i15 %mul_ln1302

]]></Node>
<StgValue><ssdm name="sext_ln1302"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:46 %add_ln1302 = add i16 %mul_ln1302_1, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1302"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:47 %add_ln1302_1 = add i16 %add_ln1302, i16 %sext_ln1302

]]></Node>
<StgValue><ssdm name="add_ln1302_1"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:55 %add_ln1303 = add i16 %mul_ln1303, i16 %zext_ln1303

]]></Node>
<StgValue><ssdm name="add_ln1303"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %zonePlateVAddr_loc_0_load = load i16 %zonePlateVAddr_loc_0

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_0_load"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16">
<![CDATA[
:1 %zonePlateVDelta_load = load i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="zonePlateVDelta_load"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %add_ln1352 = add i16 %zonePlateVDelta_load, i16 %zonePlateVAddr_loc_0_load

]]></Node>
<StgValue><ssdm name="add_ln1352"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:3 %store_ln1352 = store i16 %add_ln1352, i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="store_ln1352"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %add_ln1354 = add i16 %zonePlateVDelta_load, i16 %Zplate_Ver_Control_Delta

]]></Node>
<StgValue><ssdm name="add_ln1354"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:5 %store_ln1354 = store i16 %add_ln1354, i16 %zonePlateVDelta

]]></Node>
<StgValue><ssdm name="store_ln1354"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
:6 %store_ln1355 = store i16 %add_ln1352, i16 %zonePlateVAddr_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1355"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
<literal name="icmp_ln1342" val="0"/>
<literal name="and_ln1348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln1355 = br void %_Z19tpgPatternZonePlatettttttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1355"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:0 %zonePlateVAddr_loc_0_load_1 = load i16 %zonePlateVAddr_loc_0

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_0_load_1"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:8 %mul_ln1357_1 = mul i16 %Zplate_Hor_Control_Delta, i16 %trunc_ln1357

]]></Node>
<StgValue><ssdm name="mul_ln1357_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i16 0, void %.split14, i16 %add_ln537, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln514 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln514"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln514"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:2 %add_ln537 = add i16 %phi_mul, i16 %Zplate_Hor_Control_Start

]]></Node>
<StgValue><ssdm name="add_ln537"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="8">
<![CDATA[
_ifconv:31 %zext_ln1301_3 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln1301_3"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:32 %mul_ln1301_2 = mul i13 %zext_ln1301_3, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln1301_2"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:36 %add_ln1301_1 = add i16 %mul_ln1301_1, i16 %zext_ln1301_5

]]></Node>
<StgValue><ssdm name="add_ln1301_1"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:47 %add_ln1302_1 = add i16 %add_ln1302, i16 %sext_ln1302

]]></Node>
<StgValue><ssdm name="add_ln1302_1"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:8 %mul_ln1357_1 = mul i16 %Zplate_Hor_Control_Delta, i16 %trunc_ln1357

]]></Node>
<StgValue><ssdm name="mul_ln1357_1"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:9 %add_ln1361_1 = add i16 %phi_mul, i16 %zonePlateVAddr_loc_0_load_1

]]></Node>
<StgValue><ssdm name="add_ln1361_1"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:10 %add_ln1361 = add i16 %add_ln1361_1, i16 %mul_ln1357_1

]]></Node>
<StgValue><ssdm name="add_ln1361"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="17" op_0_bw="13">
<![CDATA[
_ifconv:33 %zext_ln1301_4 = zext i13 %mul_ln1301_2

]]></Node>
<StgValue><ssdm name="zext_ln1301_4"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:37 %zext_ln1301_6 = zext i16 %add_ln1301_1

]]></Node>
<StgValue><ssdm name="zext_ln1301_6"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="13">
<![CDATA[
_ifconv:38 %zext_ln1301_7 = zext i13 %mul_ln1301_2

]]></Node>
<StgValue><ssdm name="zext_ln1301_7"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:39 %add_ln1301_2 = add i17 %zext_ln1301_6, i17 %zext_ln1301_4

]]></Node>
<StgValue><ssdm name="add_ln1301_2"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:40 %add_ln1301_3 = add i16 %add_ln1301_1, i16 %zext_ln1301_7

]]></Node>
<StgValue><ssdm name="add_ln1301_3"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
_ifconv:44 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="17" op_0_bw="15">
<![CDATA[
_ifconv:45 %zext_ln1302 = zext i15 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1302"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:48 %zext_ln1302_1 = zext i16 %add_ln1302_1

]]></Node>
<StgValue><ssdm name="zext_ln1302_1"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:49 %add_ln1302_2 = add i17 %zext_ln1302_1, i17 %zext_ln1302

]]></Node>
<StgValue><ssdm name="add_ln1302_2"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:61 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1301_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln1301_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:63 %r_1 = select i1 %tmp_16, i8 255, i8 %trunc_ln7

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:64 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1302_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65 %trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %add_ln1302_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:66 %g_1 = select i1 %tmp_17, i8 255, i8 %trunc_ln8

]]></Node>
<StgValue><ssdm name="g_1"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:70 %outpix_val_V_0_19 = select i1 %cmp2_i209, i8 %r, i8 %r_1

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_19"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:71 %g_2 = select i1 %cmp2_i209, i8 %g, i8 %g_1

]]></Node>
<StgValue><ssdm name="g_2"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:10 %add_ln1361 = add i16 %add_ln1361_1, i16 %mul_ln1357_1

]]></Node>
<StgValue><ssdm name="add_ln1361"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:11 %lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %add_ln1361, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:12 %zext_ln1363 = zext i11 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1363"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="11" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:13 %tpgSinTableArray_addr = getelementptr i20 %tpgSinTableArray, i64 0, i64 %zext_ln1363

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_addr"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:14 %tpgSinTableArray_load = load i11 %tpgSinTableArray_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:1 %store_ln1548 = store i8 0, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1548"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:1 %store_ln1389 = store i3 0, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1389"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="11">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:14 %tpgSinTableArray_load = load i11 %tpgSinTableArray_addr

]]></Node>
<StgValue><ssdm name="tpgSinTableArray_load"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:3 %tmp = call i16 @reg<unsigned short>, i16 %bck_motion_en_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3 %vBarSel_2_loc_0_load = load i8 %vBarSel_2_loc_0

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_0_load"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:4 %vBarSel_loc_0_load = load i8 %vBarSel_loc_0

]]></Node>
<StgValue><ssdm name="vBarSel_loc_0_load"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="6" op_8_bw="3" op_9_bw="10" op_10_bw="3" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
:0 %call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln689 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="8">
<![CDATA[
.thread475:0 %empty_65 = trunc i8 %vBarSel_2_loc_0_load

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.thread475:1 %shl_i5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_65, i4 0

]]></Node>
<StgValue><ssdm name="shl_i5"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.thread475:2 %br_ln1563 = br void %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln1563"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.thread470:1 %add_ln1557 = add i8 %vBarSel_2_loc_0_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1557"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8">
<![CDATA[
.thread470:2 %trunc_ln527_6 = trunc i8 %vBarSel_2_loc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln527_6"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread470:3 %xor_ln1557 = xor i1 %trunc_ln527_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1557"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.thread470:4 %store_ln1557 = store i8 %add_ln1557, i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="store_ln1557"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.thread470:5 %shl_i4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln1557, i4 0

]]></Node>
<StgValue><ssdm name="shl_i4"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="0"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.thread470:6 %br_ln1563 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln1563"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="0"/>
<literal name="and_ln1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1553 = br void

]]></Node>
<StgValue><ssdm name="br_ln1553"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
._crit_edge5:2 %store_ln1565 = store i3 0, i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="store_ln1565"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="10" op_7_bw="1" op_8_bw="10" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0 %call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln641 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln641"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455:0 %shl_i2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %vBarSel_loc_0_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_i2"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455:1 %br_ln1405 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln1405"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:1 %trunc_ln527_5 = trunc i8 %vBarSel_loc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln527_5"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:2 %add_ln1398 = add i3 %trunc_ln527_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1398"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:3 %zext_ln1398 = zext i3 %add_ln1398

]]></Node>
<StgValue><ssdm name="zext_ln1398"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:4 %store_ln1398 = store i3 %add_ln1398, i3 %vBarSel

]]></Node>
<StgValue><ssdm name="store_ln1398"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:5 %shl_i1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln1398, i3 0

]]></Node>
<StgValue><ssdm name="shl_i1"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="11" op_0_bw="6">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:6 %zext_ln1405 = zext i6 %shl_i1

]]></Node>
<StgValue><ssdm name="zext_ln1405"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread:7 %br_ln1405 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1405"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="0"/>
<literal name="and_ln1391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1394 = br void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i

]]></Node>
<StgValue><ssdm name="br_ln1394"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge:2 %store_ln1407 = store i3 0, i3 %hBarSel

]]></Node>
<StgValue><ssdm name="store_ln1407"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="28" op_0_bw="20">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:15 %sext_ln1363 = sext i20 %tpgSinTableArray_load

]]></Node>
<StgValue><ssdm name="sext_ln1363"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:16 %mul_ln1363 = mul i28 %sext_ln1363, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1363"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:3 %tmp = call i16 @reg<unsigned short>, i16 %bck_motion_en_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:4 %icmp_ln1225 = icmp_eq  i16 %tmp, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1225"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv18:24 %icmp_ln1256 = icmp_eq  i16 %tmp, i16 1

]]></Node>
<StgValue><ssdm name="icmp_ln1256"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv18:25 %br_ln1256 = br i1 %icmp_ln1256, void %_ifconv18..split._crit_edge_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1256"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %or_ln1258 = or i16 %x, i16 %y

]]></Node>
<StgValue><ssdm name="or_ln1258"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %icmp_ln1258 = icmp_eq  i16 %or_ln1258, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1258"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1258 = br i1 %icmp_ln1258, void %..split._crit_edge_crit_edge213, void

]]></Node>
<StgValue><ssdm name="br_ln1258"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %count_loc_0_load = load i32 %count_loc_0

]]></Node>
<StgValue><ssdm name="count_loc_0_load"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln1260 = add i32 %count_loc_0_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1260"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="428" st_id="14" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="6" op_8_bw="3" op_9_bw="10" op_10_bw="3" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
:0 %call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="and_ln1550" val="1"/>
</and_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %vBarSel_2_loc_2 = phi i8 0, void, i8 %vBarSel_2_loc_0_load, void

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_2"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="and_ln1550" val="1"/>
</and_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="8">
<![CDATA[
:1 %empty_66 = trunc i8 %vBarSel_2_loc_2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="and_ln1550" val="1"/>
</and_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:2 %shl_i3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_66, i4 0

]]></Node>
<StgValue><ssdm name="shl_i3"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="and_ln1550" val="1"/>
</and_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1563 = br i1 %icmp_ln1089, void %._crit_edge6, void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln1563"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge6:0 %vBarSel_2_loc_4 = phi i8 %vBarSel_2_loc_2, void, i8 %vBarSel_2_loc_0_load, void %.thread475

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_4"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge6:1 %shl_i386478 = phi i5 %shl_i3, void, i5 %shl_i5, void %.thread475

]]></Node>
<StgValue><ssdm name="shl_i386478"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %hBarSel_3_loc_0_load = load i8 %hBarSel_3_loc_0

]]></Node>
<StgValue><ssdm name="hBarSel_3_loc_0_load"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="8">
<![CDATA[
:3 %trunc_ln527_8 = trunc i8 %hBarSel_3_loc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln527_8"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln1575 = add i3 %trunc_ln527_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1575"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="3">
<![CDATA[
:5 %zext_ln1575 = zext i3 %add_ln1575

]]></Node>
<StgValue><ssdm name="zext_ln1575"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:6 %store_ln1575 = store i3 %add_ln1575, i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="store_ln1575"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln1575 = store i8 %zext_ln1575, i8 %hBarSel_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1575"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1571 = br void

]]></Node>
<StgValue><ssdm name="br_ln1571"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge5:0 %vBarSel_2_loc_3 = phi i8 %vBarSel_2_loc_2, void, i8 %add_ln1557, void %.thread470

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_3"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge5:1 %shl_i386474 = phi i5 %shl_i3, void, i5 %shl_i4, void %.thread470

]]></Node>
<StgValue><ssdm name="shl_i386474"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge5:4 %store_ln1567 = store i8 0, i8 %hBarSel_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1567"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:5 %br_ln1567 = br void

]]></Node>
<StgValue><ssdm name="br_ln1567"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0 %vBarSel_2_loc_5 = phi i8 %vBarSel_2_loc_3, void %._crit_edge5, i8 %vBarSel_2_loc_4, void, i8 %vBarSel_2_loc_4, void

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_5"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:10 %store_ln1580 = store i8 %vBarSel_2_loc_5, i8 %vBarSel_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1580"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="8">
<![CDATA[
_ifconv:30 %zext_ln1301_2 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln1301_2"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:53 %mul_ln1303_1 = mul i14 %zext_ln1301_2, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1303_1"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="10" op_7_bw="1" op_8_bw="10" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0 %call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="and_ln1391" val="1"/>
</and_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i:0 %vBarSel_loc_2 = phi i8 0, void, i8 %vBarSel_loc_0_load, void

]]></Node>
<StgValue><ssdm name="vBarSel_loc_2"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="and_ln1391" val="1"/>
</and_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i:1 %shl_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %vBarSel_loc_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_i"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="and_ln1391" val="1"/>
</and_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i:2 %br_ln1405 = br i1 %icmp_ln1089, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1405"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3:0 %vBarSel_loc_4 = phi i8 %vBarSel_loc_2, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i8 %vBarSel_loc_0_load, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455

]]></Node>
<StgValue><ssdm name="vBarSel_loc_4"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge3:1 %shl_i321458 = phi i11 %shl_i, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i11 %shl_i2, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread455

]]></Node>
<StgValue><ssdm name="shl_i321458"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %hBarSel_loc_0_load = load i8 %hBarSel_loc_0

]]></Node>
<StgValue><ssdm name="hBarSel_loc_0_load"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="8">
<![CDATA[
:3 %trunc_ln527_7 = trunc i8 %hBarSel_loc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln527_7"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln1417 = add i3 %trunc_ln527_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1417"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="3">
<![CDATA[
:5 %zext_ln1417_1 = zext i3 %add_ln1417

]]></Node>
<StgValue><ssdm name="zext_ln1417_1"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:6 %store_ln1417 = store i3 %add_ln1417, i3 %hBarSel

]]></Node>
<StgValue><ssdm name="store_ln1417"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln1417 = store i8 %zext_ln1417_1, i8 %hBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1417"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1413 = br void

]]></Node>
<StgValue><ssdm name="br_ln1413"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge:0 %vBarSel_loc_3 = phi i8 %vBarSel_loc_2, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i8 %zext_ln1398, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread

]]></Node>
<StgValue><ssdm name="vBarSel_loc_3"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge:1 %shl_i321454 = phi i11 %shl_i, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i, i11 %zext_ln1405, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i.thread

]]></Node>
<StgValue><ssdm name="shl_i321454"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge:4 %store_ln1409 = store i8 0, i8 %hBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1409"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge:5 %br_ln1409 = br void

]]></Node>
<StgValue><ssdm name="br_ln1409"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
:0 %vBarSel_loc_5 = phi i8 %vBarSel_loc_3, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge, i8 %vBarSel_loc_4, void, i8 %vBarSel_loc_4, void

]]></Node>
<StgValue><ssdm name="vBarSel_loc_5"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:11 %store_ln1422 = store i8 %vBarSel_loc_5, i8 %vBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1422"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:16 %mul_ln1363 = mul i28 %sext_ln1363, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1363"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0 %s_loc_0_load = load i32 %s_loc_0

]]></Node>
<StgValue><ssdm name="s_loc_0_load"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1 %s_new_0_load_1 = load i32 %s_new_0

]]></Node>
<StgValue><ssdm name="s_new_0_load_1"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:2 %s_flag_0_load_1 = load i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="s_flag_0_load_1"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5 %or_ln1225 = or i1 %icmp_ln1225, i1 %s_flag_0_load_1

]]></Node>
<StgValue><ssdm name="or_ln1225"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:6 %select_ln1225 = select i1 %icmp_ln1225, i32 0, i32 %s_new_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln1225"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:7 %select_ln1225_1 = select i1 %icmp_ln1225, i32 0, i32 %s_loc_0_load

]]></Node>
<StgValue><ssdm name="select_ln1225_1"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:8 %guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load = load i1 %guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel

]]></Node>
<StgValue><ssdm name="guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="32">
<![CDATA[
codeRepl:0 %trunc_ln1229 = trunc i32 %select_ln1225_1

]]></Node>
<StgValue><ssdm name="trunc_ln1229"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
codeRepl:1 %store_ln0 = store i1 1, i1 %guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2 %br_ln0 = br void %thread-pre-split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:0 %store_ln1256 = store i1 %or_ln1225, i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:1 %store_ln1256 = store i32 %select_ln1225, i32 %s_new_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:9 %br_ln1256 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1256"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge213:0 %store_ln1258 = store i1 %or_ln1225, i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge213:1 %store_ln1258 = store i32 %select_ln1225, i32 %s_new_0

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge213:2 %store_ln1258 = store i32 %select_ln1225_1, i32 %s_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge213:9 %br_ln1258 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1258"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_23 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %select_ln1225_1, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
:3 %icmp_ln1262 = icmp_slt  i29 %tmp_23, i29 1

]]></Node>
<StgValue><ssdm name="icmp_ln1262"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1262 = br i1 %icmp_ln1262, void %..split._crit_edge_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1262"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:0 %store_ln1262 = store i1 1, i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:1 %store_ln1262 = store i32 0, i32 %s_new_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:6 %store_ln1262 = store i1 1, i1 %count_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..split._crit_edge_crit_edge:7 %store_ln1262 = store i32 %add_ln1260, i32 %count_new_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:8 %store_ln1262 = store i32 %add_ln1260, i32 %count_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:12 %br_ln1262 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1262"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln1264 = icmp_eq  i32 %add_ln1260, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln1264"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1264 = br i1 %icmp_ln1264, void %..split._crit_edge_crit_edge212, void

]]></Node>
<StgValue><ssdm name="br_ln1264"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:0 %store_ln1264 = store i1 %or_ln1225, i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:1 %store_ln1264 = store i32 %select_ln1225, i32 %s_new_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..split._crit_edge_crit_edge212:7 %store_ln1264 = store i32 %add_ln1260, i32 %count_new_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:8 %store_ln1264 = store i32 %add_ln1260, i32 %count_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:12 %br_ln1264 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1264"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln1266 = add i32 %select_ln1225_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln1266"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %tmp_2 = call i32 @reg<int>, i32 %add_ln1266

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln1268 = store i1 1, i1 %s_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:8 %store_ln1268 = store i1 1, i1 %count_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %store_ln1268 = store i32 0, i32 %count_new_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:10 %store_ln1268 = store i32 0, i32 %count_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln1268 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1268"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:5 %hBarSel_4_loc_0_load = load i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="hBarSel_4_loc_0_load"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8">
<![CDATA[
:6 %hBarSel_4_new_0_load_1 = load i8 %hBarSel_4_new_0

]]></Node>
<StgValue><ssdm name="hBarSel_4_new_0_load_1"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:7 %hBarSel_4_flag_0_load_1 = load i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="hBarSel_4_flag_0_load_1"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="6" op_8_bw="3" op_9_bw="10" op_10_bw="3" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
:0 %call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
:1 %phi_ln1578 = phi i5 %shl_i386474, void %._crit_edge5, i5 %shl_i386478, void, i5 %shl_i386478, void

]]></Node>
<StgValue><ssdm name="phi_ln1578"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %hBarSel_3_loc_0_load_1 = load i8 %hBarSel_3_loc_0

]]></Node>
<StgValue><ssdm name="hBarSel_3_loc_0_load_1"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="8">
<![CDATA[
:3 %trunc_ln1578 = trunc i8 %hBarSel_3_loc_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln1578"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %tBarSel = or i5 %phi_ln1578, i5 %trunc_ln1578

]]></Node>
<StgValue><ssdm name="tBarSel"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="5">
<![CDATA[
:5 %idxprom47_i = zext i5 %tBarSel

]]></Node>
<StgValue><ssdm name="idxprom47_i"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %tpgCheckerBoardArray_addr = getelementptr i2 %tpgCheckerBoardArray, i64 0, i64 %idxprom47_i

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_addr"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="5">
<![CDATA[
:7 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:53 %mul_ln1303_1 = mul i14 %zext_ln1301_2, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1303_1"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="10" op_7_bw="1" op_8_bw="10" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0 %call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
:1 %shl_i321453 = phi i11 %shl_i321454, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit26.i._crit_edge, i11 %shl_i321458, void, i11 %shl_i321458, void

]]></Node>
<StgValue><ssdm name="shl_i321453"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %hBarSel_loc_0_load_1 = load i8 %hBarSel_loc_0

]]></Node>
<StgValue><ssdm name="hBarSel_loc_0_load_1"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="11">
<![CDATA[
:3 %trunc_ln1420 = trunc i11 %shl_i321453

]]></Node>
<StgValue><ssdm name="trunc_ln1420"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %or_ln1420 = or i8 %trunc_ln1420, i8 %hBarSel_loc_0_load_1

]]></Node>
<StgValue><ssdm name="or_ln1420"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %shl_i321453, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:6 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %tmp_3, i8 %or_ln1420

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="11">
<![CDATA[
:7 %idxprom51_i = zext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="idxprom51_i"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %tpgTartanBarArray_addr = getelementptr i3 %tpgTartanBarArray, i64 0, i64 %idxprom51_i

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_addr"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="6">
<![CDATA[
:9 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:16 %mul_ln1363 = mul i28 %sext_ln1363, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1363"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:9 %br_ln1229 = br i1 %guard_variable_for_tpgPatternColorBars_unsigned_short_unsigned_short_unsigned_short_unsigned_char_unsigned_short_unsigned_short_hBarSel_load, void %codeRepl, void %thread-pre-split

]]></Node>
<StgValue><ssdm name="br_ln1229"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
thread-pre-split:2 %hBarSel_4_loc_2 = phi i8 %hBarSel_4_loc_0_load, void %._crit_edge, i8 %trunc_ln1229, void %codeRepl

]]></Node>
<StgValue><ssdm name="hBarSel_4_loc_2"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="3" op_0_bw="8">
<![CDATA[
thread-pre-split:3 %trunc_ln1232 = trunc i8 %hBarSel_4_loc_2

]]></Node>
<StgValue><ssdm name="trunc_ln1232"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="32">
<![CDATA[
thread-pre-split:4 %empty_64 = trunc i32 %select_ln1225_1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
thread-pre-split:5 %br_ln1236 = br i1 %icmp_ln1089, void, void

]]></Node>
<StgValue><ssdm name="br_ln1236"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln1248 = add i3 %trunc_ln1232, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1248"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1240 = br void %_ifconv18

]]></Node>
<StgValue><ssdm name="br_ln1240"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:2 %store_ln1256 = store i32 %select_ln1225_1, i32 %s_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:2 %store_ln1262 = store i32 0, i32 %s_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:2 %store_ln1264 = store i32 %select_ln1225_1, i32 %s_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:6 %store_ln1264 = store i1 1, i1 %count_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %tmp_2 = call i32 @reg<int>, i32 %add_ln1266

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:3 %store_ln1268 = store i32 %tmp_2, i32 %s_new_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:4 %store_ln1268 = store i32 %tmp_2, i32 %s_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="549" st_id="16" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="6" op_8_bw="3" op_9_bw="10" op_10_bw="3" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
:0 %call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="550" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="5">
<![CDATA[
:7 %tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr

]]></Node>
<StgValue><ssdm name="tpgCheckerBoardArray_load"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="2">
<![CDATA[
:8 %idxprom49_i_cast_cast_cast_cast = sext i2 %tpgCheckerBoardArray_load

]]></Node>
<StgValue><ssdm name="idxprom49_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="3">
<![CDATA[
:9 %idxprom49_i_cast_cast_cast_cast_cast = zext i3 %idxprom49_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="idxprom49_i_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln1580 = br i1 %cmp2_i209, void %_ifconv25, void

]]></Node>
<StgValue><ssdm name="br_ln1580"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv25:0 %tpgBarSelYuv_y_addr_2 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_2"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="3">
<![CDATA[
_ifconv25:1 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv25:3 %tpgBarSelYuv_v_addr_2 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_2"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="3">
<![CDATA[
_ifconv25:4 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv25:5 %tpgBarSelYuv_u_addr_2 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_2"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="3">
<![CDATA[
_ifconv25:6 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
_ifconv25:11 %br_ln1582 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1582"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %tpgBarSelRgb_r_addr_2 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_2"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="3">
<![CDATA[
:1 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %tpgBarSelRgb_g_addr_2 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_2"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="3">
<![CDATA[
:4 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %tpgBarSelRgb_b_addr_2 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %idxprom49_i_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_2"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="3">
<![CDATA[
:7 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln1582 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1582"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:53 %mul_ln1303_1 = mul i14 %zext_ln1301_2, i14 16363

]]></Node>
<StgValue><ssdm name="mul_ln1303_1"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:54 %sext_ln1303 = sext i14 %mul_ln1303_1

]]></Node>
<StgValue><ssdm name="sext_ln1303"/></StgValue>
</operation>

<operation id="570" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:57 %add_ln1303_1 = add i16 %sext_ln1303, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1303_1"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="10" op_7_bw="1" op_8_bw="10" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0 %call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="6">
<![CDATA[
:9 %tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr

]]></Node>
<StgValue><ssdm name="tpgTartanBarArray_load"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="3">
<![CDATA[
:10 %idxprom53_i = zext i3 %tpgTartanBarArray_load

]]></Node>
<StgValue><ssdm name="idxprom53_i"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln1422 = br i1 %cmp2_i209, void %_ifconv23, void

]]></Node>
<StgValue><ssdm name="br_ln1422"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv23:0 %tpgBarSelYuv_y_addr_1 = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %idxprom53_i

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr_1"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="3">
<![CDATA[
_ifconv23:1 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv23:3 %tpgBarSelYuv_v_addr_1 = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %idxprom53_i

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr_1"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="3">
<![CDATA[
_ifconv23:4 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv23:5 %tpgBarSelYuv_u_addr_1 = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %idxprom53_i

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr_1"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="3">
<![CDATA[
_ifconv23:6 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
_ifconv23:11 %br_ln1424 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1424"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %tpgBarSelRgb_r_addr_1 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %idxprom53_i

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr_1"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="3">
<![CDATA[
:1 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %tpgBarSelRgb_g_addr_1 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %idxprom53_i

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr_1"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="2" op_0_bw="3">
<![CDATA[
:4 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %tpgBarSelRgb_b_addr_1 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %idxprom53_i

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr_1"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="2" op_0_bw="3">
<![CDATA[
:7 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln1424 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1424"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:16 %mul_ln1363 = mul i28 %sext_ln1363, i28 221

]]></Node>
<StgValue><ssdm name="mul_ln1363"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="27" op_0_bw="28">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:17 %trunc_ln1363 = trunc i28 %mul_ln1363

]]></Node>
<StgValue><ssdm name="trunc_ln1363"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
thread-pre-split:0 %hBarSel_4_flag_2 = phi i1 %hBarSel_4_flag_0_load_1, void %._crit_edge, i1 1, void %codeRepl

]]></Node>
<StgValue><ssdm name="hBarSel_4_flag_2"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
thread-pre-split:1 %hBarSel_4_new_2 = phi i8 %hBarSel_4_new_0_load_1, void %._crit_edge, i8 %trunc_ln1229, void %codeRepl

]]></Node>
<StgValue><ssdm name="hBarSel_4_new_2"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="3">
<![CDATA[
:3 %and_ln1248_cast = zext i3 %add_ln1248

]]></Node>
<StgValue><ssdm name="and_ln1248_cast"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void %_ifconv18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
<literal name="patternId_read" val="9"/>
<literal name="icmp_ln1089" val="0"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1244 = br void %_ifconv18

]]></Node>
<StgValue><ssdm name="br_ln1244"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ifconv18:0 %hBarSel_4_flag_3 = phi i1 1, void, i1 %hBarSel_4_flag_2, void, i1 1, void

]]></Node>
<StgValue><ssdm name="hBarSel_4_flag_3"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
_ifconv18:1 %hBarSel_4_new_3 = phi i8 %empty_64, void, i8 %hBarSel_4_new_2, void, i8 %and_ln1248_cast, void

]]></Node>
<StgValue><ssdm name="hBarSel_4_new_3"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
_ifconv18:2 %hBarSel_4_loc_3 = phi i8 %empty_64, void, i8 %hBarSel_4_loc_2, void, i8 %and_ln1248_cast, void

]]></Node>
<StgValue><ssdm name="hBarSel_4_loc_3"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="8">
<![CDATA[
_ifconv18:3 %idxprom38_i = zext i8 %hBarSel_4_loc_3

]]></Node>
<StgValue><ssdm name="idxprom38_i"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:4 %tpgBarSelRgb_r_addr = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %idxprom38_i

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_addr"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="2" op_0_bw="3">
<![CDATA[
_ifconv18:5 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:7 %tpgBarSelRgb_g_addr = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %idxprom38_i

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_addr"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="3">
<![CDATA[
_ifconv18:8 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:10 %tpgBarSelRgb_b_addr = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %idxprom38_i

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_addr"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="3">
<![CDATA[
_ifconv18:11 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="606" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:13 %tpgBarSelYuv_y_addr = getelementptr i8 %tpgBarSelYuv_y, i64 0, i64 %idxprom38_i

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_addr"/></StgValue>
</operation>

<operation id="607" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="3">
<![CDATA[
_ifconv18:14 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="608" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:16 %tpgBarSelYuv_v_addr = getelementptr i8 %tpgBarSelYuv_v, i64 0, i64 %idxprom38_i

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_addr"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="3">
<![CDATA[
_ifconv18:17 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="610" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv18:18 %tpgBarSelYuv_u_addr = getelementptr i8 %tpgBarSelYuv_u, i64 0, i64 %idxprom38_i

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_addr"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="3">
<![CDATA[
_ifconv18:19 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="612" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:3 %store_ln1256 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:4 %store_ln1256 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="614" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:5 %store_ln1256 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge213:3 %store_ln1258 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge213:4 %store_ln1258 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge213:5 %store_ln1258 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:3 %store_ln1262 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:4 %store_ln1262 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge:5 %store_ln1262 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:3 %store_ln1264 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:4 %store_ln1264 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
..split._crit_edge_crit_edge212:5 %store_ln1264 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln1268 = store i1 %hBarSel_4_flag_3, i1 %hBarSel_4_flag_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:6 %store_ln1268 = store i8 %hBarSel_4_new_3, i8 %hBarSel_4_new_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln1268 = store i8 %hBarSel_4_loc_3, i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln1214 = or i1 %cmp6_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="or_ln1214"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %select_ln1214 = select i1 %or_ln1214, i2 %select_ln1150_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1214"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln1214 = zext i2 %select_ln1214

]]></Node>
<StgValue><ssdm name="zext_ln1214"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %whiYuv_addr = getelementptr i8 %whiYuv, i64 0, i64 %zext_ln1214

]]></Node>
<StgValue><ssdm name="whiYuv_addr"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="2">
<![CDATA[
:4 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1214 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1214"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln1198 = or i1 %cmp6_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="or_ln1198"/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %select_ln1198 = select i1 %or_ln1198, i2 %select_ln1150_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1198"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln1198 = zext i2 %select_ln1198

]]></Node>
<StgValue><ssdm name="zext_ln1198"/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %blkYuv_addr = getelementptr i8 %blkYuv, i64 0, i64 %zext_ln1198

]]></Node>
<StgValue><ssdm name="blkYuv_addr"/></StgValue>
</operation>

<operation id="637" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="2">
<![CDATA[
:4 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="638" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1198 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1198"/></StgValue>
</operation>

<operation id="639" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln1182 = or i1 %cmp6_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="or_ln1182"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %select_ln1182 = select i1 %or_ln1182, i2 %select_ln1150_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1182"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln1182 = zext i2 %select_ln1182

]]></Node>
<StgValue><ssdm name="zext_ln1182"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %bluYuv_addr = getelementptr i8 %bluYuv, i64 0, i64 %zext_ln1182

]]></Node>
<StgValue><ssdm name="bluYuv_addr"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="2">
<![CDATA[
:4 %bluYuv_load = load i2 %bluYuv_addr

]]></Node>
<StgValue><ssdm name="bluYuv_load"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1182 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1182"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln1166 = or i1 %cmp6_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="or_ln1166"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %select_ln1166 = select i1 %or_ln1166, i2 %select_ln1150_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1166"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln1166 = zext i2 %select_ln1166

]]></Node>
<StgValue><ssdm name="zext_ln1166"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %grnYuv_addr = getelementptr i8 %grnYuv, i64 0, i64 %zext_ln1166

]]></Node>
<StgValue><ssdm name="grnYuv_addr"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="2">
<![CDATA[
:4 %grnYuv_load = load i2 %grnYuv_addr

]]></Node>
<StgValue><ssdm name="grnYuv_load"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1166 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1166"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %or_ln1150 = or i1 %cmp6_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="or_ln1150"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1 %select_ln1150 = select i1 %or_ln1150, i2 %select_ln1150_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1150"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="2">
<![CDATA[
:2 %zext_ln1150 = zext i2 %select_ln1150

]]></Node>
<StgValue><ssdm name="zext_ln1150"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %redYuv_addr = getelementptr i8 %redYuv, i64 0, i64 %zext_ln1150

]]></Node>
<StgValue><ssdm name="redYuv_addr"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="2">
<![CDATA[
:4 %redYuv_load = load i2 %redYuv_addr

]]></Node>
<StgValue><ssdm name="redYuv_load"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1150 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1150"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="657" st_id="17" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="6" op_8_bw="3" op_9_bw="10" op_10_bw="3" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
:0 %call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="658" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
<literal name="icmp_ln1599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge7_ifconv:0 %rampVal_2_loc_0_load = load i16 %rampVal_2_loc_0

]]></Node>
<StgValue><ssdm name="rampVal_2_loc_0_load"/></StgValue>
</operation>

<operation id="659" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7_ifconv:2 %select_ln1599 = select i1 %icmp_ln1599, i16 0, i16 %rampVal_2_loc_0_load

]]></Node>
<StgValue><ssdm name="select_ln1599"/></StgValue>
</operation>

<operation id="660" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge7_ifconv:3 %tmp_1_val_V = trunc i16 %select_ln1599

]]></Node>
<StgValue><ssdm name="tmp_1_val_V"/></StgValue>
</operation>

<operation id="661" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge7_ifconv:4 %outpix_val_V_2_13 = select i1 %or_ln1607, i8 0, i8 %tmp_1_val_V

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_13"/></StgValue>
</operation>

<operation id="662" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge7_ifconv:5 %select_ln1607_1 = select i1 %icmp_ln1607_2, i8 0, i8 %tmp_1_val_V

]]></Node>
<StgValue><ssdm name="select_ln1607_1"/></StgValue>
</operation>

<operation id="663" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
<literal name="icmp_ln1607_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge7_ifconv:6 %select_ln1607_2 = select i1 %icmp_ln1607, i8 %tmp_1_val_V, i8 %select_ln1607_1

]]></Node>
<StgValue><ssdm name="select_ln1607_2"/></StgValue>
</operation>

<operation id="664" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge7_ifconv:7 %select_ln1607_3 = select i1 %icmp_ln1607_1, i8 0, i8 %select_ln1607_2

]]></Node>
<StgValue><ssdm name="select_ln1607_3"/></StgValue>
</operation>

<operation id="665" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
<literal name="icmp_ln1607_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge7_ifconv:8 %select_ln1607_4 = select i1 %icmp_ln1607, i8 0, i8 %select_ln1607_1

]]></Node>
<StgValue><ssdm name="select_ln1607_4"/></StgValue>
</operation>

<operation id="666" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge7_ifconv:9 %outpix_val_V_0_15 = select i1 %icmp_ln1607_1, i8 %tmp_1_val_V, i8 %select_ln1607_4

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_15"/></StgValue>
</operation>

<operation id="667" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge7_ifconv:10 %and_ln1630 = and i1 %icmp196, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="and_ln1630"/></StgValue>
</operation>

<operation id="668" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge7_ifconv:11 %outpix_val_V_1_9 = select i1 %and_ln1630, i8 %outpix_val_V_2_13, i8 %select_ln1607_3

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_9"/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge7_ifconv:12 %add_ln1632 = add i16 %select_ln1599, i16 1

]]></Node>
<StgValue><ssdm name="add_ln1632"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge7_ifconv:14 %store_ln675 = store i16 %add_ln1632, i16 %rampVal_2_new_0

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="671" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge7_ifconv:15 %store_ln675 = store i16 %add_ln1632, i16 %rampVal_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="3">
<![CDATA[
_ifconv25:1 %tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_2"/></StgValue>
</operation>

<operation id="673" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv25:2 %and_ln1581 = and i1 %cmp56_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="and_ln1581"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="3">
<![CDATA[
_ifconv25:4 %tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_2"/></StgValue>
</operation>

<operation id="675" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="3">
<![CDATA[
_ifconv25:6 %tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_2"/></StgValue>
</operation>

<operation id="676" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv25:7 %select_ln1581 = select i1 %and_ln1581, i8 %tpgBarSelYuv_v_load_2, i8 %tpgBarSelYuv_u_load_2

]]></Node>
<StgValue><ssdm name="select_ln1581"/></StgValue>
</operation>

<operation id="677" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="2" op_0_bw="3">
<![CDATA[
:1 %tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2"/></StgValue>
</operation>

<operation id="678" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="3">
<![CDATA[
:4 %tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_2"/></StgValue>
</operation>

<operation id="679" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="3">
<![CDATA[
:7 %tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2"/></StgValue>
</operation>

<operation id="680" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:0 %hdata_loc_0_load = load i16 %hdata_loc_0

]]></Node>
<StgValue><ssdm name="hdata_loc_0_load"/></StgValue>
</operation>

<operation id="681" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="16">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:1 %trunc_ln527_4 = trunc i16 %hdata_loc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln527_4"/></StgValue>
</operation>

<operation id="682" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:2 %outpix_val_V_0_12 = select i1 %icmp_ln1089, i8 %add_ln1517, i8 %trunc_ln527_4

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_12"/></StgValue>
</operation>

<operation id="683" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:4 %add_ln1526 = add i8 %outpix_val_V_0_12, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1526"/></StgValue>
</operation>

<operation id="684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="8">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:5 %zext_ln653 = zext i8 %add_ln1526

]]></Node>
<StgValue><ssdm name="zext_ln653"/></StgValue>
</operation>

<operation id="685" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:7 %store_ln657 = store i16 %zext_ln653, i16 %hdata_new_0

]]></Node>
<StgValue><ssdm name="store_ln657"/></StgValue>
</operation>

<operation id="686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:8 %store_ln657 = store i16 %zext_ln653, i16 %hdata_loc_0

]]></Node>
<StgValue><ssdm name="store_ln657"/></StgValue>
</operation>

<operation id="687" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:12 %br_ln657 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>

<operation id="688" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:57 %add_ln1303_1 = add i16 %sext_ln1303, i16 32896

]]></Node>
<StgValue><ssdm name="add_ln1303_1"/></StgValue>
</operation>

<operation id="689" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="10" op_7_bw="1" op_8_bw="10" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0 %call_ret1 = call i24 @tpgPatternCrossHatch, i16 %y, i16 %x, i16 %loopWidth, i16 %loopHeight, i8 %color, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="690" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="24">
<![CDATA[
:1 %outpix_val_V_0_4 = extractvalue i24 %call_ret1

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_4"/></StgValue>
</operation>

<operation id="691" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="24">
<![CDATA[
:2 %outpix_val_V_1 = extractvalue i24 %call_ret1

]]></Node>
<StgValue><ssdm name="outpix_val_V_1"/></StgValue>
</operation>

<operation id="692" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="24">
<![CDATA[
:3 %outpix_val_V_2_6 = extractvalue i24 %call_ret1

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_6"/></StgValue>
</operation>

<operation id="693" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="3">
<![CDATA[
_ifconv23:1 %tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load_1"/></StgValue>
</operation>

<operation id="694" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv23:2 %and_ln1423 = and i1 %cmp56_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="and_ln1423"/></StgValue>
</operation>

<operation id="695" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="3">
<![CDATA[
_ifconv23:4 %tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load_1"/></StgValue>
</operation>

<operation id="696" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="3">
<![CDATA[
_ifconv23:6 %tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load_1"/></StgValue>
</operation>

<operation id="697" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv23:7 %select_ln1423 = select i1 %and_ln1423, i8 %tpgBarSelYuv_v_load_1, i8 %tpgBarSelYuv_u_load_1

]]></Node>
<StgValue><ssdm name="select_ln1423"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="3">
<![CDATA[
:1 %tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1"/></StgValue>
</operation>

<operation id="699" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="2" op_0_bw="3">
<![CDATA[
:4 %tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load_1"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="2" op_0_bw="3">
<![CDATA[
:7 %tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:19 %sub_ln1363 = sub i27 0, i27 %trunc_ln1363

]]></Node>
<StgValue><ssdm name="sub_ln1363"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:20 %trunc_ln1363_2 = partselect i8 @_ssdm_op_PartSelect.i8.i27.i32.i32, i27 %sub_ln1363, i32 19, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1363_2"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="2" op_0_bw="3">
<![CDATA[
_ifconv18:5 %tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="2">
<![CDATA[
_ifconv18:6 %tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_cast"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="2" op_0_bw="3">
<![CDATA[
_ifconv18:8 %tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_g_load"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="2">
<![CDATA[
_ifconv18:9 %val_assign_19_cast = sext i2 %tpgBarSelRgb_g_load

]]></Node>
<StgValue><ssdm name="val_assign_19_cast"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="2" op_0_bw="3">
<![CDATA[
_ifconv18:11 %tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="2">
<![CDATA[
_ifconv18:12 %tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b_load

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_cast"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="3">
<![CDATA[
_ifconv18:14 %tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_y_load"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv18:15 %and_ln1252 = and i1 %cmp56_i, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="and_ln1252"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="3">
<![CDATA[
_ifconv18:17 %tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_v_load"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="3">
<![CDATA[
_ifconv18:19 %tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr

]]></Node>
<StgValue><ssdm name="tpgBarSelYuv_u_load"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:20 %select_ln1252 = select i1 %and_ln1252, i8 %tpgBarSelYuv_v_load, i8 %tpgBarSelYuv_u_load

]]></Node>
<StgValue><ssdm name="select_ln1252"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:21 %outpix_val_V_1_10 = select i1 %cmp2_i209, i8 %val_assign_19_cast, i8 %select_ln1252

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_10"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:22 %outpix_val_V_0_14 = select i1 %cmp2_i209, i8 %tpgBarSelRgb_r_load_cast, i8 %tpgBarSelYuv_y_load

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_14"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv18:23 %outpix_val_V_2_15 = select i1 %cmp2_i209, i8 %tpgBarSelRgb_b_load_cast, i8 %tpgBarSelYuv_v_load

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_15"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="2">
<![CDATA[
:4 %whiYuv_load = load i2 %whiYuv_addr

]]></Node>
<StgValue><ssdm name="whiYuv_load"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="2">
<![CDATA[
:4 %blkYuv_load = load i2 %blkYuv_addr

]]></Node>
<StgValue><ssdm name="blkYuv_load"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="2">
<![CDATA[
:4 %bluYuv_load = load i2 %bluYuv_addr

]]></Node>
<StgValue><ssdm name="bluYuv_load"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="2">
<![CDATA[
:4 %grnYuv_load = load i2 %grnYuv_addr

]]></Node>
<StgValue><ssdm name="grnYuv_load"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="2">
<![CDATA[
:4 %redYuv_load = load i2 %redYuv_addr

]]></Node>
<StgValue><ssdm name="redYuv_load"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0 %rampVal_loc_0_load = load i16 %rampVal_loc_0

]]></Node>
<StgValue><ssdm name="rampVal_loc_0_load"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="16">
<![CDATA[
:1 %trunc_ln527 = trunc i16 %rampVal_loc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln527"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %add_ln1116 = add i8 %trunc_ln527, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="8">
<![CDATA[
:3 %zext_ln1116 = zext i8 %add_ln1116

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:4 %store_ln1116 = store i8 %add_ln1116, i8 %rampVal

]]></Node>
<StgValue><ssdm name="store_ln1116"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln1117 = store i16 %zext_ln1116, i16 %rampVal_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1117"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1089" val="1"/>
<literal name="icmp_ln1110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1117 = br void %_Z22tpgPatternVerticalRampttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1117"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:0 %store_ln1112 = store i8 %rampStart_1, i8 %rampVal

]]></Node>
<StgValue><ssdm name="store_ln1112"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:1 %store_ln1113 = store i16 %zext_ln1098, i16 %rampVal_loc_0

]]></Node>
<StgValue><ssdm name="store_ln1113"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
<literal name="icmp_ln1110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1113 = br void %_Z22tpgPatternVerticalRampttth.exit

]]></Node>
<StgValue><ssdm name="br_ln1113"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:0 %rampVal_3_loc_0_load = load i16 %rampVal_3_loc_0

]]></Node>
<StgValue><ssdm name="rampVal_3_loc_0_load"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
<literal name="icmp_ln1089" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="16">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:1 %trunc_ln527_3 = trunc i16 %rampVal_3_loc_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln527_3"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:2 %outpix_val_V_0_5 = select i1 %icmp_ln1089, i8 %rampStart_1, i8 %trunc_ln527_3

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_5"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:4 %add_ln1098 = add i8 %outpix_val_V_0_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1098"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="8">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:5 %zext_ln549 = zext i8 %add_ln1098

]]></Node>
<StgValue><ssdm name="zext_ln549"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:7 %store_ln553 = store i16 %zext_ln549, i16 %rampVal_3_new_0

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:8 %store_ln553 = store i16 %zext_ln549, i16 %rampVal_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:12 %br_ln553 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln553"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="740" st_id="18" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="6" op_8_bw="3" op_9_bw="10" op_10_bw="3" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="6" op_15_bw="6" op_16_bw="6" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8">
<![CDATA[
:0 %call_ret = call i24 @tpgPatternDPColorSquare, i16 %y, i16 %x, i8 %color, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="24">
<![CDATA[
:1 %outpix_val_V_0_7 = extractvalue i24 %call_ret

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_7"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="24">
<![CDATA[
:2 %outpix_val_V_1_3 = extractvalue i24 %call_ret

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_3"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="24">
<![CDATA[
:3 %outpix_val_V_2_9 = extractvalue i24 %call_ret

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_9"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %store_ln689 = store i8 %outpix_val_V_2_9, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln689 = store i8 %outpix_val_V_1_3, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %store_ln689 = store i8 %outpix_val_V_0_7, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln689"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %select_ln300 = select i1 %outpix_val_V_0_20, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln300"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln682 = store i8 %select_ln300, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln682"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %store_ln682 = store i8 %select_ln300, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln682"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %store_ln682 = store i8 %select_ln300, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln682"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln682 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln682"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
._crit_edge7_ifconv:13 %store_ln675 = store i1 1, i1 %rampVal_2_flag_0

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7_ifconv:16 %store_ln675 = store i8 %outpix_val_V_2_13, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7_ifconv:17 %store_ln675 = store i8 %outpix_val_V_1_9, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge7_ifconv:18 %store_ln675 = store i8 %outpix_val_V_0_15, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln675"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="28">
<![CDATA[
_Z7tpgPRBSth.exit:0 %lfsr_r_V_1 = load i28 %rSerie_V

]]></Node>
<StgValue><ssdm name="lfsr_r_V_1"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="28" op_0_bw="28">
<![CDATA[
_Z7tpgPRBSth.exit:1 %lfsr_g_V_1 = load i28 %gSerie_V

]]></Node>
<StgValue><ssdm name="lfsr_g_V_1"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28">
<![CDATA[
_Z7tpgPRBSth.exit:2 %lfsr_b_V_1 = load i28 %bSerie_V

]]></Node>
<StgValue><ssdm name="lfsr_b_V_1"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="28">
<![CDATA[
_Z7tpgPRBSth.exit:3 %trunc_ln1350 = trunc i28 %lfsr_r_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1350"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:4 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_r_V_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:5 %lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_r_V_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z7tpgPRBSth.exit:6 %xor_ln1349 = xor i1 %tmp_19, i1 %trunc_ln1350

]]></Node>
<StgValue><ssdm name="xor_ln1349"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
_Z7tpgPRBSth.exit:7 %ret_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1349, i27 %lshr_ln

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="28">
<![CDATA[
_Z7tpgPRBSth.exit:8 %trunc_ln1350_1 = trunc i28 %lfsr_g_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1350_1"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:9 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_g_V_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:10 %lshr_ln1349_1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_g_V_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln1349_1"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z7tpgPRBSth.exit:11 %xor_ln1349_1 = xor i1 %tmp_20, i1 %trunc_ln1350_1

]]></Node>
<StgValue><ssdm name="xor_ln1349_1"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
_Z7tpgPRBSth.exit:12 %ret_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1349_1, i27 %lshr_ln1349_1

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="28">
<![CDATA[
_Z7tpgPRBSth.exit:13 %trunc_ln1350_2 = trunc i28 %lfsr_b_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1350_2"/></StgValue>
</operation>

<operation id="770" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:14 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_b_V_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="771" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:15 %lshr_ln1349_2 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_b_V_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="lshr_ln1349_2"/></StgValue>
</operation>

<operation id="772" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z7tpgPRBSth.exit:16 %xor_ln1349_2 = xor i1 %tmp_21, i1 %trunc_ln1350_2

]]></Node>
<StgValue><ssdm name="xor_ln1349_2"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
_Z7tpgPRBSth.exit:17 %ret_6 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1349_2, i27 %lshr_ln1349_2

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:18 %tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_r_V_1, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
_Z7tpgPRBSth.exit:19 %outpix_val_V_0_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1349, i7 %tmp_6

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_8"/></StgValue>
</operation>

<operation id="776" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z7tpgPRBSth.exit:20 %and_ln1819 = and i1 %icmp196, i1 %outpix_val_V_0_20

]]></Node>
<StgValue><ssdm name="and_ln1819"/></StgValue>
</operation>

<operation id="777" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:21 %tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_b_V_1, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="778" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
_Z7tpgPRBSth.exit:22 %outpix_val_V_2_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1349_2, i7 %tmp_7

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_12"/></StgValue>
</operation>

<operation id="779" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z7tpgPRBSth.exit:23 %tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %lfsr_g_V_1, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="780" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
_Z7tpgPRBSth.exit:24 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln1349_1, i7 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="781" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z7tpgPRBSth.exit:25 %outpix_val_V_1_8 = select i1 %and_ln1819, i8 %outpix_val_V_2_12, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_8"/></StgValue>
</operation>

<operation id="782" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
_Z7tpgPRBSth.exit:26 %store_ln1794 = store i28 %ret_4, i28 %rSerie_V

]]></Node>
<StgValue><ssdm name="store_ln1794"/></StgValue>
</operation>

<operation id="783" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
_Z7tpgPRBSth.exit:27 %store_ln1801 = store i28 %ret_5, i28 %gSerie_V

]]></Node>
<StgValue><ssdm name="store_ln1801"/></StgValue>
</operation>

<operation id="784" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0">
<![CDATA[
_Z7tpgPRBSth.exit:28 %store_ln1808 = store i28 %ret_6, i28 %bSerie_V

]]></Node>
<StgValue><ssdm name="store_ln1808"/></StgValue>
</operation>

<operation id="785" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z7tpgPRBSth.exit:29 %store_ln668 = store i8 %outpix_val_V_2_12, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="786" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z7tpgPRBSth.exit:31 %store_ln668 = store i8 %outpix_val_V_0_8, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="787" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
_Z7tpgPRBSth.exit:32 %br_ln668 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="788" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv25:8 %store_ln1582 = store i8 %tpgBarSelYuv_v_load_2, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1582"/></StgValue>
</operation>

<operation id="789" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv25:9 %store_ln1582 = store i8 %select_ln1581, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1582"/></StgValue>
</operation>

<operation id="790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv25:10 %store_ln1582 = store i8 %tpgBarSelYuv_y_load_2, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1582"/></StgValue>
</operation>

<operation id="791" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="2">
<![CDATA[
:2 %tpgBarSelRgb_r_load_2_cast = sext i2 %tpgBarSelRgb_r_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_2_cast"/></StgValue>
</operation>

<operation id="792" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="2">
<![CDATA[
:5 %val_assign_25_cast = sext i2 %tpgBarSelRgb_g_load_2

]]></Node>
<StgValue><ssdm name="val_assign_25_cast"/></StgValue>
</operation>

<operation id="793" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="2">
<![CDATA[
:8 %tpgBarSelRgb_b_load_2_cast = sext i2 %tpgBarSelRgb_b_load_2

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_2_cast"/></StgValue>
</operation>

<operation id="794" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %store_ln1582 = store i8 %tpgBarSelRgb_b_load_2_cast, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1582"/></StgValue>
</operation>

<operation id="795" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %store_ln1582 = store i8 %val_assign_25_cast, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1582"/></StgValue>
</operation>

<operation id="796" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="15"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %store_ln1582 = store i8 %tpgBarSelRgb_r_load_2_cast, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1582"/></StgValue>
</operation>

<operation id="797" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:3 %outpix_val_V_1_18 = select i1 %cmp2_i209, i8 %outpix_val_V_0_12, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_18"/></StgValue>
</operation>

<operation id="798" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:6 %store_ln657 = store i1 1, i1 %hdata_flag_0

]]></Node>
<StgValue><ssdm name="store_ln657"/></StgValue>
</operation>

<operation id="799" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:9 %store_ln657 = store i8 %outpix_val_V_1_18, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln657"/></StgValue>
</operation>

<operation id="800" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:10 %store_ln657 = store i8 %outpix_val_V_1_18, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln657"/></StgValue>
</operation>

<operation id="801" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z32tpgPatternVerticalHorizontalRampttth.exit:11 %store_ln657 = store i8 %outpix_val_V_0_12, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln657"/></StgValue>
</operation>

<operation id="802" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:56 %sext_ln1303_1 = sext i16 %add_ln1303

]]></Node>
<StgValue><ssdm name="sext_ln1303_1"/></StgValue>
</operation>

<operation id="803" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:58 %zext_ln1303_1 = zext i16 %add_ln1303_1

]]></Node>
<StgValue><ssdm name="zext_ln1303_1"/></StgValue>
</operation>

<operation id="804" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:59 %add_ln1303_3 = add i16 %add_ln1303_1, i16 %add_ln1303

]]></Node>
<StgValue><ssdm name="add_ln1303_3"/></StgValue>
</operation>

<operation id="805" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:60 %add_ln1303_2 = add i17 %zext_ln1303_1, i17 %sext_ln1303_1

]]></Node>
<StgValue><ssdm name="add_ln1303_2"/></StgValue>
</operation>

<operation id="806" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:67 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1303_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="807" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:68 %trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln1303_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="808" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:69 %b_1 = select i1 %tmp_18, i8 255, i8 %trunc_ln9

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="809" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:72 %outpix_val_V_2_18 = select i1 %cmp2_i209, i8 %b, i8 %b_1

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_18"/></StgValue>
</operation>

<operation id="810" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:74 %store_ln1324 = store i8 %outpix_val_V_0_19, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1324"/></StgValue>
</operation>

<operation id="811" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %select_ln1324 = select i1 %outpix_val_V_0_20, i8 %outpix_val_V_2_18, i8 %g_2

]]></Node>
<StgValue><ssdm name="select_ln1324"/></StgValue>
</operation>

<operation id="812" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1324 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1324"/></StgValue>
</operation>

<operation id="813" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv..split._crit_edge_crit_edge:0 %store_ln1324 = store i8 %g_2, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1324"/></StgValue>
</operation>

<operation id="814" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
_ifconv..split._crit_edge_crit_edge:1 %br_ln1324 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1324"/></StgValue>
</operation>

<operation id="815" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %store_ln641 = store i8 %outpix_val_V_2_6, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln641"/></StgValue>
</operation>

<operation id="816" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln641 = store i8 %outpix_val_V_1, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln641"/></StgValue>
</operation>

<operation id="817" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6 %store_ln641 = store i8 %outpix_val_V_0_4, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln641"/></StgValue>
</operation>

<operation id="818" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv23:8 %store_ln1424 = store i8 %tpgBarSelYuv_v_load_1, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1424"/></StgValue>
</operation>

<operation id="819" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv23:9 %store_ln1424 = store i8 %select_ln1423, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1424"/></StgValue>
</operation>

<operation id="820" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv23:10 %store_ln1424 = store i8 %tpgBarSelYuv_y_load_1, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1424"/></StgValue>
</operation>

<operation id="821" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="2">
<![CDATA[
:2 %tpgBarSelRgb_r_load_1_cast = sext i2 %tpgBarSelRgb_r_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_r_load_1_cast"/></StgValue>
</operation>

<operation id="822" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="2">
<![CDATA[
:5 %val_assign_22_cast = sext i2 %tpgBarSelRgb_g_load_1

]]></Node>
<StgValue><ssdm name="val_assign_22_cast"/></StgValue>
</operation>

<operation id="823" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="2">
<![CDATA[
:8 %tpgBarSelRgb_b_load_1_cast = sext i2 %tpgBarSelRgb_b_load_1

]]></Node>
<StgValue><ssdm name="tpgBarSelRgb_b_load_1_cast"/></StgValue>
</operation>

<operation id="824" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9 %store_ln1424 = store i8 %tpgBarSelRgb_b_load_1_cast, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1424"/></StgValue>
</operation>

<operation id="825" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %store_ln1424 = store i8 %val_assign_22_cast, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1424"/></StgValue>
</operation>

<operation id="826" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="11"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %store_ln1424 = store i8 %tpgBarSelRgb_r_load_1_cast, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1424"/></StgValue>
</operation>

<operation id="827" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:18 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln1363, i32 27

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="828" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:21 %sub_ln1363_1 = sub i8 0, i8 %trunc_ln1363_2

]]></Node>
<StgValue><ssdm name="sub_ln1363_1"/></StgValue>
</operation>

<operation id="829" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:22 %trunc_ln1363_3 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %mul_ln1363, i32 19, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1363_3"/></StgValue>
</operation>

<operation id="830" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:23 %select_ln1363 = select i1 %tmp_22, i8 %sub_ln1363_1, i8 %trunc_ln1363_3

]]></Node>
<StgValue><ssdm name="select_ln1363"/></StgValue>
</operation>

<operation id="831" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:24 %outpix_val_V_0_18 = add i8 %select_ln1363, i8 144

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_18"/></StgValue>
</operation>

<operation id="832" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:6 %store_ln1256 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="833" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:7 %store_ln1256 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="834" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv18..split._crit_edge_crit_edge:8 %store_ln1256 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1256"/></StgValue>
</operation>

<operation id="835" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge213:6 %store_ln1258 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="836" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge213:7 %store_ln1258 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="837" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge213:8 %store_ln1258 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1258"/></StgValue>
</operation>

<operation id="838" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge:9 %store_ln1262 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="839" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge:10 %store_ln1262 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="840" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge:11 %store_ln1262 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1262"/></StgValue>
</operation>

<operation id="841" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge212:9 %store_ln1264 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="842" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge212:10 %store_ln1264 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="843" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge212:11 %store_ln1264 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1264"/></StgValue>
</operation>

<operation id="844" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %store_ln1268 = store i8 %outpix_val_V_2_15, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="845" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12 %store_ln1268 = store i8 %outpix_val_V_1_10, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="846" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="9"/>
<literal name="icmp_ln1256" val="1"/>
<literal name="icmp_ln1258" val="1"/>
<literal name="icmp_ln1262" val="1"/>
<literal name="icmp_ln1264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %store_ln1268 = store i8 %outpix_val_V_0_14, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1268"/></StgValue>
</operation>

<operation id="847" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln1214 = store i8 255, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1214"/></StgValue>
</operation>

<operation id="848" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln1214 = store i8 %whiYuv_load, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1214"/></StgValue>
</operation>

<operation id="849" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge221:0 %store_ln1214 = store i8 255, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1214"/></StgValue>
</operation>

<operation id="850" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="8"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge221:1 %br_ln1214 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1214"/></StgValue>
</operation>

<operation id="851" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln1198 = store i8 0, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln1198"/></StgValue>
</operation>

<operation id="852" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln1198 = store i8 %blkYuv_load, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1198"/></StgValue>
</operation>

<operation id="853" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge222:0 %store_ln1198 = store i8 0, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1198"/></StgValue>
</operation>

<operation id="854" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="7"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge222:1 %br_ln1198 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1198"/></StgValue>
</operation>

<operation id="855" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln1182 = store i8 %bluYuv_load, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="856" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge223:0 %store_ln1182 = store i8 0, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1182"/></StgValue>
</operation>

<operation id="857" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="6"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge223:1 %br_ln1182 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1182"/></StgValue>
</operation>

<operation id="858" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln1166 = store i8 %grnYuv_load, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1166"/></StgValue>
</operation>

<operation id="859" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge224:0 %store_ln1166 = store i8 255, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1166"/></StgValue>
</operation>

<operation id="860" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="5"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge224:1 %br_ln1166 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1166"/></StgValue>
</operation>

<operation id="861" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %store_ln1150 = store i8 %redYuv_load, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1150"/></StgValue>
</operation>

<operation id="862" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..split._crit_edge_crit_edge225:0 %store_ln1150 = store i8 0, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1150"/></StgValue>
</operation>

<operation id="863" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="4"/>
<literal name="cmp2_i209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
..split._crit_edge_crit_edge225:1 %br_ln1150 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1150"/></StgValue>
</operation>

<operation id="864" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %store_ln569 = store i8 %outpix_val_V_1_16, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln569"/></StgValue>
</operation>

<operation id="865" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln569 = store i8 %outpix_val_V_1_16, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln569"/></StgValue>
</operation>

<operation id="866" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %store_ln569 = store i8 %rampStart_1, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln569"/></StgValue>
</operation>

<operation id="867" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln569 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln569"/></StgValue>
</operation>

<operation id="868" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:0 %rampVal_loc_0_load_1 = load i16 %rampVal_loc_0

]]></Node>
<StgValue><ssdm name="rampVal_loc_0_load_1"/></StgValue>
</operation>

<operation id="869" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="16">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:1 %outpix_val_V_0_17 = trunc i16 %rampVal_loc_0_load_1

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_17"/></StgValue>
</operation>

<operation id="870" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:2 %outpix_val_V_1_15 = select i1 %cmp2_i209, i8 %outpix_val_V_0_17, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_15"/></StgValue>
</operation>

<operation id="871" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:3 %store_ln561 = store i8 %outpix_val_V_1_15, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="872" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:4 %store_ln561 = store i8 %outpix_val_V_1_15, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="873" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:5 %store_ln561 = store i8 %outpix_val_V_0_17, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="874" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
_Z22tpgPatternVerticalRampttth.exit:6 %br_ln561 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln561"/></StgValue>
</operation>

<operation id="875" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:3 %outpix_val_V_1_14 = select i1 %cmp2_i209, i8 %outpix_val_V_0_5, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_14"/></StgValue>
</operation>

<operation id="876" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:6 %store_ln553 = store i1 1, i1 %rampVal_3_flag_0

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>

<operation id="877" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:9 %store_ln553 = store i8 %outpix_val_V_1_14, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>

<operation id="878" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:10 %store_ln553 = store i8 %outpix_val_V_1_14, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>

<operation id="879" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z24tpgPatternHorizontalRampttth.exit:11 %store_ln553 = store i8 %outpix_val_V_0_5, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln553"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="880" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z7tpgPRBSth.exit:30 %store_ln668 = store i8 %outpix_val_V_1_8, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln668"/></StgValue>
</operation>

<operation id="881" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:73 %store_ln1324 = store i8 %outpix_val_V_2_18, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln1324"/></StgValue>
</operation>

<operation id="882" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="13"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %store_ln1324 = store i8 %select_ln1324, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln1324"/></StgValue>
</operation>

<operation id="883" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:25 %outpix_val_V_1_17 = select i1 %cmp2_i209, i8 %outpix_val_V_0_18, i8 128

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_17"/></StgValue>
</operation>

<operation id="884" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:26 %store_ln625 = store i8 %outpix_val_V_1_17, i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="885" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:27 %store_ln625 = store i8 %outpix_val_V_1_17, i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="886" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="patternId_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z19tpgPatternZonePlatettttttth.exit:28 %store_ln625 = store i8 %outpix_val_V_0_18, i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="887" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
.split._crit_edge:0 %outpix_val_V_0_3_load = load i8 %outpix_val_V_0_3

]]></Node>
<StgValue><ssdm name="outpix_val_V_0_3_load"/></StgValue>
</operation>

<operation id="888" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
.split._crit_edge:1 %outpix_val_V_1_1_load = load i8 %outpix_val_V_1_1

]]></Node>
<StgValue><ssdm name="outpix_val_V_1_1_load"/></StgValue>
</operation>

<operation id="889" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
.split._crit_edge:2 %outpix_val_V_2_4_load = load i8 %outpix_val_V_2_4

]]></Node>
<StgValue><ssdm name="outpix_val_V_2_4_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="890" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.split._crit_edge:3 %or_ln174_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outpix_val_V_2_4_load, i8 %outpix_val_V_1_1_load, i8 %outpix_val_V_0_3_load

]]></Node>
<StgValue><ssdm name="or_ln174_2"/></StgValue>
</operation>

<operation id="891" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split._crit_edge:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outImg, i24 %or_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="892" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln527" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="893" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
