// Seed: 888402473
module module_0 ();
  wire id_2, id_3, id_4;
  module_2 modCall_1 ();
endmodule
module module_1 ();
  wire id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_3;
  wire id_1;
  wire id_2;
  wire id_3;
  logic [7:0] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_11[1] = 1 & 1'b0;
endmodule
