// Seed: 1645854242
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output wand id_2
);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
    , id_8,
    output logic id_2,
    input tri id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6
);
  wire  id_9;
  logic id_10;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4
  );
  assign id_2 = id_9;
  always @(posedge 1 or posedge id_0) id_2 <= 1;
  id_11 :
  assert property (@(1'b0 & 1, posedge !-1 - id_1) id_3)
  else;
  assign id_5 = 1;
endmodule
