Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 11 20:41:24 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/status_led/clk_divider_0/U0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.845        0.000                      0                 5522        0.029        0.000                      0                 5522        4.020        0.000                       0                  2797  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.845        0.000                      0                 5522        0.029        0.000                      0                 5522        4.020        0.000                       0                  2797  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.145ns (32.190%)  route 4.519ns (67.810%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.651     2.945    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[167]/Q
                         net (fo=3, routed)           0.955     4.378    design_1_i/communicatie_protoco_0/U0/p_4_in46_in
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.301     4.679 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_100/O
                         net (fo=2, routed)           0.819     5.497    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_100_n_0
    SLICE_X48Y90         LUT4 (Prop_lut4_I1_O)        0.124     5.621 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_47/O
                         net (fo=1, routed)           0.540     6.161    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_47_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.285 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_13/O
                         net (fo=3, routed)           0.983     7.268    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_13_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.392 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.840     8.902    design_1_i/communicatie_protoco_0/U0/NS1
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.324     9.226 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1/O
                         net (fo=1, routed)           0.382     9.609    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.534    12.713    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X54Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.234    12.454    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 2.844ns (41.946%)  route 3.936ns (58.054%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.698     2.992    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.926     4.337    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y84         LUT3 (Prop_lut3_I1_O)        0.293     4.630 f  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.458     5.088    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.327     5.415 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.885     6.300    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.150     6.450 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.863     7.313    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.639 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.804     9.441    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.331     9.772 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.772    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.521    12.700    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.075    12.885    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 2.709ns (40.897%)  route 3.915ns (59.103%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.698     2.992    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.926     4.337    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y84         LUT3 (Prop_lut3_I1_O)        0.293     4.630 f  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.458     5.088    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.327     5.415 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.885     6.300    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.150     6.450 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.863     7.313    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.639 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.502 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.783     9.285    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.331     9.616 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.616    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.521    12.700    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.075    12.885    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 2.798ns (42.988%)  route 3.711ns (57.012%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.698     2.992    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.926     4.337    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y84         LUT3 (Prop_lut3_I1_O)        0.293     4.630 f  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.458     5.088    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.327     5.415 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.885     6.300    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.150     6.450 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.863     7.313    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.639 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.616 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.579     9.195    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.306     9.501 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.501    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.521    12.700    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.031    12.841    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 1.372ns (22.468%)  route 4.734ns (77.532%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.903     3.197    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X54Y105        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=277, routed)         2.275     5.990    design_1_i/module_demodulator/fifo_buffer_0/U0/state[1]
    SLICE_X34Y103        LUT3 (Prop_lut3_I1_O)        0.150     6.140 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[3]_i_5/O
                         net (fo=45, routed)          1.805     7.945    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[3]_i_5_n_0
    SLICE_X35Y98         LUT5 (Prop_lut5_I1_O)        0.377     8.322 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[21]_i_3/O
                         net (fo=2, routed)           0.654     8.976    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[21]_i_3_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.327     9.303 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[20]_i_1/O
                         net (fo=1, routed)           0.000     9.303    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[20]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.481    12.660    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X35Y99         FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[20]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X35Y99         FDRE (Setup_fdre_C_D)        0.029    12.664    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 2.602ns (40.432%)  route 3.834ns (59.568%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.698     2.992    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.926     4.337    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y84         LUT3 (Prop_lut3_I1_O)        0.293     4.630 f  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.458     5.088    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.327     5.415 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.885     6.300    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.150     6.450 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.863     7.313    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.639 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.428 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.702     9.130    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.298     9.428 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.428    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.521    12.700    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.075    12.885    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.726ns (42.365%)  route 3.709ns (57.635%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.698     2.992    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.926     4.337    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y84         LUT3 (Prop_lut3_I1_O)        0.293     4.630 f  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.458     5.088    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.327     5.415 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.885     6.300    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y84         LUT3 (Prop_lut3_I2_O)        0.150     6.450 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.863     7.313    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.639 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.639    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.189 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.189    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.303    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.525 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.577     9.102    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y87         LUT3 (Prop_lut3_I0_O)        0.325     9.427 r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.427    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.521    12.700    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)        0.075    12.885    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[179]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.090ns (17.887%)  route 5.004ns (82.113%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.832     3.126    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X51Y100        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.419     3.545 f  design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg[10]/Q
                         net (fo=6, routed)           1.083     4.628    design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg_n_0_[10]
    SLICE_X54Y100        LUT4 (Prop_lut4_I1_O)        0.299     4.927 f  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[3]_i_11/O
                         net (fo=2, routed)           1.103     6.030    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[3]_i_11_n_0
    SLICE_X54Y104        LUT6 (Prop_lut6_I4_O)        0.124     6.154 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[3]_i_3/O
                         net (fo=94, routed)          1.608     7.761    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[3]_i_3_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.885 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[211]_i_2/O
                         net (fo=7, routed)           1.210     9.096    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[211]_i_2_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.220 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[179]_i_1/O
                         net (fo=1, routed)           0.000     9.220    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[179]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[179]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.479    12.658    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X46Y97         FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[179]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y97         FDRE (Setup_fdre_C_D)        0.079    12.712    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[179]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.828ns (12.798%)  route 5.642ns (87.202%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.640     2.934    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X51Y99         FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg[3]_rep/Q
                         net (fo=102, routed)         2.694     6.084    design_1_i/module_demodulator/fifo_buffer_0/U0/bits_stored_reg[3]_rep_n_0
    SLICE_X31Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.208 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[227]_i_5/O
                         net (fo=6, routed)           1.542     7.750    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[227]_i_5_n_0
    SLICE_X36Y100        LUT6 (Prop_lut6_I2_O)        0.124     7.874 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[224]_i_2/O
                         net (fo=4, routed)           1.406     9.280    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[224]_i_2_n_0
    SLICE_X30Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.404 r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[96]_i_1/O
                         net (fo=1, routed)           0.000     9.404    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer[96]_i_1_n_0
    SLICE_X30Y107        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.698    12.877    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X30Y107        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[96]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X30Y107        FDRE (Setup_fdre_C_D)        0.081    12.933    design_1_i/module_demodulator/fifo_buffer_0/U0/fifo_buffer_reg[96]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.153ns (34.233%)  route 4.136ns (65.767%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.651     2.945    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X46Y94         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[167]/Q
                         net (fo=3, routed)           0.955     4.378    design_1_i/communicatie_protoco_0/U0/p_4_in46_in
    SLICE_X46Y90         LUT6 (Prop_lut6_I4_O)        0.301     4.679 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_100/O
                         net (fo=2, routed)           0.819     5.497    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_100_n_0
    SLICE_X48Y90         LUT4 (Prop_lut4_I1_O)        0.124     5.621 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_47/O
                         net (fo=1, routed)           0.540     6.161    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_47_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.285 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_13/O
                         net (fo=3, routed)           0.983     7.268    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_13_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I4_O)        0.124     7.392 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_9_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.905    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_3_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.062 f  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.840     8.902    design_1_i/communicatie_protoco_0/U0/NS1
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.332     9.234 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     9.234    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.534    12.713    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X54Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)        0.077    12.765    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  3.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.310%)  route 0.161ns (55.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[115]/Q
                         net (fo=1, routed)           0.161     1.176    design_1_i/communicatie_protoco_0/U0/data_in[115]
    SLICE_X50Y88         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[115]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)        -0.001     1.148    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.302%)  route 0.206ns (55.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.547     0.883    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[67]/Q
                         net (fo=1, routed)           0.206     1.253    design_1_i/communicatie_protoco_0/U0/data_in[67]
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[67]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.307%)  route 0.215ns (50.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.634     0.970    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y105        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[214]/Q
                         net (fo=1, routed)           0.215     1.349    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg_n_0_[214]
    SLICE_X46Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.394 r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer[209]_i_1/O
                         net (fo=1, routed)           0.000     1.394    design_1_i/decoder_5b4b_0/U0/Data_in_buffer[209]_i_1_n_0
    SLICE_X46Y104        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X46Y104        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[209]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X46Y104        FDRE (Hold_fdre_C_D)         0.121     1.358    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[209]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.947%)  route 0.189ns (56.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[168]/Q
                         net (fo=4, routed)           0.189     1.223    design_1_i/communicatie_protoco_0/U0/p_5_in47_in
    SLICE_X49Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[120]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.018     1.172    design_1_i/communicatie_protoco_0/U0/data_out_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.549%)  route 0.184ns (55.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.548     0.884    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[91]/Q
                         net (fo=6, routed)           0.184     1.216    design_1_i/communicatie_protoco_0/U0/p_13_in62_in
    SLICE_X48Y86         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.819     1.185    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[43]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.013     1.163    design_1_i/communicatie_protoco_0/U0/data_out_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.897%)  route 0.252ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.548     0.884    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X51Y84         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[58]/Q
                         net (fo=2, routed)           0.252     1.276    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[58]
    SLICE_X47Y83         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.817     1.183    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y83         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[58]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.072     1.220    design_1_i/decoder_5b4b_0/U0/Data_out_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.269%)  route 0.194ns (56.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[155]/Q
                         net (fo=4, routed)           0.194     1.229    design_1_i/communicatie_protoco_0/U0/p_42_in
    SLICE_X48Y90         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X48Y90         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[107]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.017     1.171    design_1_i/communicatie_protoco_0/U0/data_out_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.402%)  route 0.257ns (64.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.549     0.885    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X52Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[108]/Q
                         net (fo=6, routed)           0.257     1.283    design_1_i/communicatie_protoco_0/U0/p_3_in8_in
    SLICE_X48Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.822     1.188    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X48Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[60]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.070     1.223    design_1_i/communicatie_protoco_0/U0/data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.832%)  route 0.264ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[143]/Q
                         net (fo=5, routed)           0.264     1.291    design_1_i/communicatie_protoco_0/U0/p_32_in37_in
    SLICE_X45Y93         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[95]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.076     1.231    design_1_i/communicatie_protoco_0/U0/data_out_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.940%)  route 0.251ns (64.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.550     0.886    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X52Y88         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[55]/Q
                         net (fo=6, routed)           0.251     1.278    design_1_i/communicatie_protoco_0/U0/p_5_in
    SLICE_X46Y86         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.819     1.185    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X46Y86         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/data_out_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.063     1.213    design_1_i/communicatie_protoco_0/U0/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y84    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y90    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y90    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[101]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y88    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[102]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y85    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[103]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y88    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[104]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[105]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y87    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[106]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y91    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[107]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y87    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 1.533ns (25.856%)  route 4.395ns (74.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           4.395     5.928    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X47Y79         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.467     2.646    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X47Y79         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.968ns  (logic 0.124ns (6.301%)  route 1.844ns (93.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.844     1.844    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.968 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.968    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y80         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.467     2.646    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y80         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.045ns (5.747%)  route 0.738ns (94.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.738     0.738    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.783 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.783    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y80         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.814     1.180    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y80         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.381ns  (logic 0.300ns (12.597%)  route 2.081ns (87.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           2.081     2.381    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X47Y79         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.813     1.179    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X47Y79         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 2.375ns (56.916%)  route 1.798ns (43.084%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.643     2.937    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X48Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/Q
                         net (fo=3, routed)           1.334     4.727    design_1_i/Karakter_FIFO_0/U0/dataBuffer[0]
    SLICE_X42Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.851 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_53/O
                         net (fo=1, routed)           0.000     4.851    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_53_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.364    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_45_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.481    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.598    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.715    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.832 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.949 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.949    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.066 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.066    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.183 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.183    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.300 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.417 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.417    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.646 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0/CO[2]
                         net (fo=1, routed)           0.464     7.110    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X40Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.040%)  route 0.744ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.647     2.941    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[17]/Q
                         net (fo=1, routed)           0.744     4.203    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X39Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.468%)  route 0.647ns (55.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/Q
                         net (fo=1, routed)           0.647     4.108    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X38Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.479     2.658    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.154ns  (logic 0.518ns (44.892%)  route 0.636ns (55.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.647     2.941    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[18]/Q
                         net (fo=1, routed)           0.636     4.095    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.518ns (45.895%)  route 0.611ns (54.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[21]/Q
                         net (fo=1, routed)           0.611     4.072    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X38Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.479     2.658    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.113ns  (logic 0.518ns (46.555%)  route 0.595ns (53.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.644     2.938    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[9]/Q
                         net (fo=1, routed)           0.595     4.051    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X36Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.474     2.653    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.907%)  route 0.586ns (53.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[19]/Q
                         net (fo=1, routed)           0.586     4.047    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X38Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.807%)  route 0.589ns (53.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.646     2.940    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[15]/Q
                         net (fo=1, routed)           0.589     4.047    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X39Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.475     2.654    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.902%)  route 0.586ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.646     2.940    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[13]/Q
                         net (fo=1, routed)           0.586     4.044    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X38Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.474     2.653    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.246%)  route 0.650ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.644     2.938    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[8]/Q
                         net (fo=1, routed)           0.650     4.044    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X39Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.474     2.653    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.445%)  route 0.150ns (51.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/Q
                         net (fo=1, routed)           0.150     1.178    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X41Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.847%)  route 0.154ns (52.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[7]/Q
                         net (fo=1, routed)           0.154     1.182    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X39Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.819     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y85         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.622%)  route 0.155ns (52.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/Q
                         net (fo=1, routed)           0.155     1.183    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.727%)  route 0.154ns (52.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/Q
                         net (fo=1, routed)           0.154     1.187    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X39Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.932%)  route 0.159ns (53.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/Q
                         net (fo=1, routed)           0.159     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X38Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.079%)  route 0.158ns (52.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y93         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[25]/Q
                         net (fo=1, routed)           0.158     1.191    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X38Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.017%)  route 0.165ns (53.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.553     0.889    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/Q
                         net (fo=1, routed)           0.165     1.195    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X40Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.822     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.848%)  route 0.152ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y84         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/Q
                         net (fo=1, routed)           0.152     1.204    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X41Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.654%)  route 0.153ns (48.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/Q
                         net (fo=1, routed)           0.153     1.204    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y82         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.816     1.182    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y82         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.397%)  route 0.155ns (48.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y83         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/Q
                         net (fo=1, routed)           0.155     1.206    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X39Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            digitaal_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 4.155ns (49.354%)  route 4.264ns (50.646%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.493     0.949    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.124     1.073 r  design_1_i/status_led/rgb_led_controller_0/U0/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           3.771     4.844    digitaal_status_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575     8.419 r  digitaal_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.419    digitaal_status_led[0]
    N15                                                               r  digitaal_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.887ns  (logic 0.981ns (33.979%)  route 1.906ns (66.021%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X42Y106        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.214     2.043    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.152     2.195 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.692     2.887    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X39Y99         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.362ns  (logic 0.953ns (40.348%)  route 1.409ns (59.652%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X42Y106        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.214     2.043    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.124     2.167 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.195     2.362    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.099ns  (logic 0.606ns (55.136%)  route 0.493ns (44.864%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.493     0.949    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X45Y96         LUT1 (Prop_lut1_I0_O)        0.150     1.099 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_i_1/O
                         net (fo=1, routed)           0.000     1.099    design_1_i/status_led/rgb_led_controller_0/U0/p_0_in
    SLICE_X45Y96         FDRE                                         r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.156     0.297    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X45Y96         LUT1 (Prop_lut1_I0_O)        0.042     0.339 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_i_1/O
                         net (fo=1, routed)           0.000     0.339    design_1_i/status_led/rgb_led_controller_0/U0/p_0_in
    SLICE_X45Y96         FDRE                                         r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.289ns (35.815%)  route 0.518ns (64.185%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X42Y106        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           0.457     0.701    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.746 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.061     0.807    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.288ns (29.205%)  route 0.698ns (70.795%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X42Y106        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           0.457     0.701    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.044     0.745 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.241     0.986    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X39Y99         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            digitaal_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.957ns  (logic 1.461ns (49.419%)  route 1.496ns (50.581%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.156     0.297    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  design_1_i/status_led/rgb_led_controller_0/U0/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           1.340     1.682    digitaal_status_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         1.275     2.957 r  digitaal_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.957    digitaal_status_led[0]
    N15                                                               r  digitaal_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digitaal_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 4.341ns (41.793%)  route 6.046ns (58.207%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.710     3.004    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X54Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=3, routed)           0.839     4.361    design_1_i/status_led/util_vector_logic_0/Op1[0]
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.124     4.485 f  design_1_i/status_led/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           1.436     5.921    design_1_i/status_led/rgb_led_controller_0/U0/blink
    SLICE_X45Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.045 r  design_1_i/status_led/rgb_led_controller_0/U0/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           3.771     9.816    digitaal_status_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575    13.391 r  digitaal_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.391    digitaal_status_led[0]
    N15                                                               r  digitaal_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 3.956ns (40.905%)  route 5.716ns (59.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.639     2.933    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y79         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.716     9.105    embedded_status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.605 r  embedded_status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.605    embedded_status_led[2]
    G14                                                               r  embedded_status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digitaal_status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 4.155ns (46.441%)  route 4.792ns (53.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.710     3.004    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X54Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     3.522 f  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=3, routed)           0.839     4.361    design_1_i/status_led/util_vector_logic_0/Op1[0]
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.124     4.485 r  design_1_i/status_led/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           3.953     8.438    digitaal_status_led_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513    11.950 r  digitaal_status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.950    digitaal_status_led[1]
    G17                                                               r  digitaal_status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 4.051ns (46.988%)  route 4.571ns (53.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.639     2.933    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y79         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           4.571     7.960    embedded_status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    11.555 r  embedded_status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.555    embedded_status_led[1]
    L14                                                               r  embedded_status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.039ns (47.821%)  route 4.407ns (52.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.639     2.933    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y79         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           4.407     7.796    embedded_status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.379 r  embedded_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.379    embedded_status_led[0]
    M15                                                               r  embedded_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.048ns (54.430%)  route 3.389ns (45.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.710     3.004    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X54Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=3, routed)           3.389     6.911    LED_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.441 r  LED_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.441    LED_0
    R14                                                               r  LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.291ns  (logic 4.075ns (55.895%)  route 3.216ns (44.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.709     3.003    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X54Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/Q
                         net (fo=3, routed)           3.216     6.737    LED_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.294 r  LED_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.294    LED_1
    P14                                                               r  LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.842ns (30.661%)  route 1.904ns (69.339%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.651     2.945    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/Q
                         net (fo=6, routed)           0.821     4.185    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.299     4.484 f  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.444     4.928    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.124     5.052 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.639     5.691    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.612ns  (logic 0.868ns (33.232%)  route 1.744ns (66.768%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.651     2.945    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 f  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]/Q
                         net (fo=6, routed)           0.821     4.185    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[1]
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.299     4.484 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.444     4.928    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I0_O)        0.150     5.078 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.479     5.557    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.473ns  (logic 0.642ns (25.957%)  route 1.831ns (74.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.653     2.947    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         1.211     4.676    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X41Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.800 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         0.621     5.420    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X38Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.611%)  route 0.182ns (56.389%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X39Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/Q
                         net (fo=7, routed)           0.182     1.215    design_1_i/decoder_5b4b_0/U0/Data_in_temp_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.907%)  route 0.228ns (55.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/Q
                         net (fo=3, routed)           0.167     1.200    design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.245 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.061     1.306    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.419%)  route 0.156ns (45.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.638     0.974    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X43Y106        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.156     1.271    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X42Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.316 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1_n_0
    SLICE_X42Y106        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.229ns (44.982%)  route 0.280ns (55.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X40Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]/Q
                         net (fo=4, routed)           0.128     1.148    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.101     1.249 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.152     1.401    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.189ns (42.674%)  route 0.254ns (57.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.638     0.974    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.254     1.369    design_1_i/module_demodulator/demodulator_0/U0/state[2]
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.048     1.417 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg_i_1_n_0
    SLICE_X44Y105        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.226ns (38.878%)  route 0.355ns (61.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X40Y95         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]/Q
                         net (fo=4, routed)           0.128     1.148    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[4]
    SLICE_X40Y95         LUT4 (Prop_lut4_I2_O)        0.098     1.246 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.227     1.473    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X40Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.183ns (30.945%)  route 0.408ns (69.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/Q
                         net (fo=3, routed)           0.167     1.200    design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X41Y96         LUT3 (Prop_lut3_I0_O)        0.042     1.242 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.241     1.483    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X39Y99         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.183ns (33.459%)  route 0.364ns (66.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.638     0.974    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X43Y106        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.364     1.479    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X44Y105        LUT3 (Prop_lut3_I0_O)        0.042     1.521 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg_i_1/O
                         net (fo=1, routed)           0.000     1.521    design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg_i_1_n_0
    SLICE_X44Y105        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.186ns (26.640%)  route 0.512ns (73.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         0.266     1.298    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X41Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.343 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         0.247     1.590    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X38Y96         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.186ns (27.916%)  route 0.480ns (72.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.638     0.974    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X43Y106        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.364     1.479    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X44Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.524 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg_i_1/O
                         net (fo=1, routed)           0.116     1.640    design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg_i_1_n_0
    SLICE_X44Y105        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_i
                            (input port)
  Destination:            design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 1.511ns (26.964%)  route 4.093ns (73.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  signal_i (IN)
                         net (fo=0)                   0.000     0.000    signal_i
    V17                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  signal_i_IBUF_inst/O
                         net (fo=1, routed)           4.093     5.604    design_1_i/module_demodulator/io_buffer_0/U0/signal_i
    SLICE_X44Y103        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.831    design_1_i/module_demodulator/io_buffer_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.043ns (31.900%)  route 2.227ns (68.100%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/Q
                         net (fo=2, routed)           1.109     1.876    design_1_i/module_demodulator/fifo_buffer_0/U0/write_en
    SLICE_X46Y101        LUT2 (Prop_lut2_I0_O)        0.124     2.000 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.639     2.639    design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X47Y100        LUT3 (Prop_lut3_I2_O)        0.152     2.791 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.479     3.270    design_1_i/module_demodulator/fifo_buffer_0/U0/next_state[0]
    SLICE_X47Y100        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.653     2.832    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X47Y100        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.767ns (33.237%)  route 1.541ns (66.763%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.541     2.308    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y112        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.648     2.827    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.767ns (33.237%)  route 1.541ns (66.763%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.541     2.308    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y112        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.648     2.827    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.767ns (33.237%)  route 1.541ns (66.763%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.541     2.308    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y112        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.648     2.827    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y112        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.169ns  (logic 0.767ns (35.358%)  route 1.402ns (64.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.402     2.169    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.828    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.169ns  (logic 0.767ns (35.358%)  route 1.402ns (64.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.402     2.169    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.828    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.169ns  (logic 0.767ns (35.358%)  route 1.402ns (64.642%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.402     2.169    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.828    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.151ns  (logic 0.767ns (35.659%)  route 1.384ns (64.341%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.384     2.151    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X48Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.648     2.827    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X48Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.021ns  (logic 0.767ns (37.952%)  route 1.254ns (62.048%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.254     2.021    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y110        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.650     2.829    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y110        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.158ns (47.720%)  route 0.173ns (52.280%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/Q
                         net (fo=1, routed)           0.173     0.331    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[5]
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.225ns (61.063%)  route 0.143ns (38.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/Q
                         net (fo=32, routed)          0.143     0.368    design_1_i/module_demodulator/resetting_timer_0/U0/enable
    SLICE_X47Y106        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y106        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.225ns (61.063%)  route 0.143ns (38.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/Q
                         net (fo=32, routed)          0.143     0.368    design_1_i/module_demodulator/resetting_timer_0/U0/enable
    SLICE_X47Y106        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y106        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.225ns (61.063%)  route 0.143ns (38.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/Q
                         net (fo=32, routed)          0.143     0.368    design_1_i/module_demodulator/resetting_timer_0/U0/enable
    SLICE_X47Y106        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y106        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.158ns (41.308%)  route 0.224ns (58.692%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/Q
                         net (fo=1, routed)           0.224     0.382    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[0]
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.158ns (40.960%)  route 0.228ns (59.040%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/Q
                         net (fo=1, routed)           0.228     0.386    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[3]
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.158ns (40.736%)  route 0.230ns (59.264%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
    SLICE_X40Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/Q
                         net (fo=1, routed)           0.230     0.388    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[4]
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.158ns (40.665%)  route 0.231ns (59.335%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/G
    SLICE_X39Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.231     0.389    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X38Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.825     1.191    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.225ns (54.939%)  route 0.185ns (45.061%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          0.185     0.410    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y105        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y105        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.225ns (54.939%)  route 0.185ns (45.061%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X44Y105        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          0.185     0.410    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X47Y105        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X47Y105        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[3]/C





