
module Pipeline_register
#(
	parameter N_BITS = 32
)
(
	input clk,
	input reset,
	input  [N_BITS-1:0] new_pc_i,
	
	
	output reg [N_BITS-1:0] pc_value_o
);



always@(negedge reset or negedge clk) begin
	if(reset==0)
		pc_value_o <= 32'h0040_0000;
	else	
		pc_value_o<=new_pc_i;
end