Design verification projects database:
- verilog_design_projects: combinational circuits, sequential circuits & FSMs (round-robin arbiter)
- verilog_designs_advancement_projects: block_ram_16x8 and sync_fifo added
- verification_projects using sv: functional coverage for block ram, verification for block ram, fifo, SPI & APB protocol added
