(export (version D)
  (design
    (source "C:\Users\matth\Documents\AI-Skidl-PCB\datalogger-tutorial\datalog1.py")
    (date "12/30/2024 08:53 PM")
    (tool "SKiDL (1.2.3)"))
  (components
    (comp (ref R1)
      (value 1K)
      (footprint "C:\Program Files\KiCad\8.0\share\kicad\footprints\Resistor_SMD.pretty\R_0805_2012Metric.kicad_mod")
      (libsource (lib C:\Program Files\KiCad\8.0\share\kicad\symbols\Device.kicad_sym) (part R))
      (sheetpath (names /top/15895565198445057645) (tstamps /top/15895565198445057645)))
    (comp (ref R2)
      (value 500)
      (footprint "C:\Program Files\KiCad\8.0\share\kicad\footprints\Resistor_SMD.pretty\R_0805_2012Metric.kicad_mod")
      (libsource (lib C:\Program Files\KiCad\8.0\share\kicad\symbols\Device.kicad_sym) (part R))
      (sheetpath (names /top/4279032547641005606) (tstamps /top/4279032547641005606))))
  (nets
    (net (code 1) (name GND)
      (node (ref R2) (pin 2)))
    (net (code 2) (name VI)
      (node (ref R1) (pin 1)))
    (net (code 3) (name VO)
      (node (ref R1) (pin 2))
      (node (ref R2) (pin 1))))
)
