-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_V_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_V_TVALID : IN STD_LOGIC;
    in_V_V_TREADY : OUT STD_LOGIC;
    m_axi_out_V_AWVALID : OUT STD_LOGIC;
    m_axi_out_V_AWREADY : IN STD_LOGIC;
    m_axi_out_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_out_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_out_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_WVALID : OUT STD_LOGIC;
    m_axi_out_V_WREADY : IN STD_LOGIC;
    m_axi_out_V_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_out_V_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_WLAST : OUT STD_LOGIC;
    m_axi_out_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_ARVALID : OUT STD_LOGIC;
    m_axi_out_V_ARREADY : IN STD_LOGIC;
    m_axi_out_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_out_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_out_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_RVALID : IN STD_LOGIC;
    m_axi_out_V_RREADY : OUT STD_LOGIC;
    m_axi_out_V_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_out_V_RLAST : IN STD_LOGIC;
    m_axi_out_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_V_BVALID : IN STD_LOGIC;
    m_axi_out_V_BREADY : OUT STD_LOGIC;
    m_axi_out_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_out_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_V_offset : IN STD_LOGIC_VECTOR (63 downto 0);
    numReps : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of StreamingDataflowPartition_2_IODMA_0_Stream2Mem_Batch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n : STD_LOGIC;
    signal in_V_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln189_reg_154 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B : STD_LOGIC;
    signal out_V_blk_n_AW : STD_LOGIC;
    signal out_V_blk_n_W : STD_LOGIC;
    signal out_V_blk_n_B : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal rep_2_load_reg_143 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln189_fu_97_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln187_fu_83_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_ap_start : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_ap_done : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_ap_idle : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_ap_ready : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_in_V_V_TREADY : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWVALID : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WVALID : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WLAST : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARVALID : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_RREADY : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_BREADY : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_ap_start : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_ap_done : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_ap_idle : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_ap_ready : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWVALID : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WVALID : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WLAST : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARVALID : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_RREADY : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_BREADY : STD_LOGIC;
    signal grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TREADY : STD_LOGIC;
    signal grp_Stream2Mem_8u_16u_s_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_Stream2Mem_8u_1u_s_fu_64_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal rep_2_fu_38 : STD_LOGIC_VECTOR (31 downto 0);
    signal rep_3_fu_103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal rep_fu_113_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal repsLeft_fu_88_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln188_fu_93_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_state10 : BOOLEAN;
    signal regslice_both_in_V_V_U_apdone_blk : STD_LOGIC;
    signal in_V_V_TDATA_int : STD_LOGIC_VECTOR (7 downto 0);
    signal in_V_V_TVALID_int : STD_LOGIC;
    signal in_V_V_TREADY_int : STD_LOGIC;
    signal regslice_both_in_V_V_U_ack_in : STD_LOGIC;

    component StreamingDataflowPartition_2_IODMA_0_Stream2Mem_8u_16u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_TVALID : IN STD_LOGIC;
        in_V_V_TREADY : OUT STD_LOGIC;
        m_axi_out_V_AWVALID : OUT STD_LOGIC;
        m_axi_out_V_AWREADY : IN STD_LOGIC;
        m_axi_out_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WVALID : OUT STD_LOGIC;
        m_axi_out_V_WREADY : IN STD_LOGIC;
        m_axi_out_V_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_out_V_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WLAST : OUT STD_LOGIC;
        m_axi_out_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_ARVALID : OUT STD_LOGIC;
        m_axi_out_V_ARREADY : IN STD_LOGIC;
        m_axi_out_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RVALID : IN STD_LOGIC;
        m_axi_out_V_RREADY : OUT STD_LOGIC;
        m_axi_out_V_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_out_V_RLAST : IN STD_LOGIC;
        m_axi_out_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_BVALID : IN STD_LOGIC;
        m_axi_out_V_BREADY : OUT STD_LOGIC;
        m_axi_out_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        out_V_offset : IN STD_LOGIC_VECTOR (63 downto 0);
        out_V_offset1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component StreamingDataflowPartition_2_IODMA_0_Stream2Mem_8u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_V_V_TVALID : IN STD_LOGIC;
        m_axi_out_V_AWVALID : OUT STD_LOGIC;
        m_axi_out_V_AWREADY : IN STD_LOGIC;
        m_axi_out_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WVALID : OUT STD_LOGIC;
        m_axi_out_V_WREADY : IN STD_LOGIC;
        m_axi_out_V_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_out_V_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WLAST : OUT STD_LOGIC;
        m_axi_out_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_ARVALID : OUT STD_LOGIC;
        m_axi_out_V_ARREADY : IN STD_LOGIC;
        m_axi_out_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RVALID : IN STD_LOGIC;
        m_axi_out_V_RREADY : OUT STD_LOGIC;
        m_axi_out_V_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_out_V_RLAST : IN STD_LOGIC;
        m_axi_out_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_BVALID : IN STD_LOGIC;
        m_axi_out_V_BREADY : OUT STD_LOGIC;
        m_axi_out_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_V_TREADY : OUT STD_LOGIC;
        out_V_offset : IN STD_LOGIC_VECTOR (63 downto 0);
        out_V_offset1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_TDATA_blk_n : OUT STD_LOGIC;
        out_V_blk_n_AW : OUT STD_LOGIC;
        out_V_blk_n_W : OUT STD_LOGIC;
        out_V_blk_n_B : OUT STD_LOGIC );
    end component;


    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_Stream2Mem_8u_16u_s_fu_54 : component StreamingDataflowPartition_2_IODMA_0_Stream2Mem_8u_16u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stream2Mem_8u_16u_s_fu_54_ap_start,
        ap_done => grp_Stream2Mem_8u_16u_s_fu_54_ap_done,
        ap_idle => grp_Stream2Mem_8u_16u_s_fu_54_ap_idle,
        ap_ready => grp_Stream2Mem_8u_16u_s_fu_54_ap_ready,
        in_V_V_TDATA => in_V_V_TDATA_int,
        in_V_V_TVALID => in_V_V_TVALID_int,
        in_V_V_TREADY => grp_Stream2Mem_8u_16u_s_fu_54_in_V_V_TREADY,
        m_axi_out_V_AWVALID => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWVALID,
        m_axi_out_V_AWREADY => m_axi_out_V_AWREADY,
        m_axi_out_V_AWADDR => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWADDR,
        m_axi_out_V_AWID => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWID,
        m_axi_out_V_AWLEN => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLEN,
        m_axi_out_V_AWSIZE => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWSIZE,
        m_axi_out_V_AWBURST => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWBURST,
        m_axi_out_V_AWLOCK => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLOCK,
        m_axi_out_V_AWCACHE => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWCACHE,
        m_axi_out_V_AWPROT => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWPROT,
        m_axi_out_V_AWQOS => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWQOS,
        m_axi_out_V_AWREGION => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWREGION,
        m_axi_out_V_AWUSER => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWUSER,
        m_axi_out_V_WVALID => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WVALID,
        m_axi_out_V_WREADY => m_axi_out_V_WREADY,
        m_axi_out_V_WDATA => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WDATA,
        m_axi_out_V_WSTRB => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WSTRB,
        m_axi_out_V_WLAST => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WLAST,
        m_axi_out_V_WID => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WID,
        m_axi_out_V_WUSER => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WUSER,
        m_axi_out_V_ARVALID => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARVALID,
        m_axi_out_V_ARREADY => ap_const_logic_0,
        m_axi_out_V_ARADDR => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARADDR,
        m_axi_out_V_ARID => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARID,
        m_axi_out_V_ARLEN => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARLEN,
        m_axi_out_V_ARSIZE => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARSIZE,
        m_axi_out_V_ARBURST => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARBURST,
        m_axi_out_V_ARLOCK => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARLOCK,
        m_axi_out_V_ARCACHE => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARCACHE,
        m_axi_out_V_ARPROT => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARPROT,
        m_axi_out_V_ARQOS => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARQOS,
        m_axi_out_V_ARREGION => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARREGION,
        m_axi_out_V_ARUSER => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_ARUSER,
        m_axi_out_V_RVALID => ap_const_logic_0,
        m_axi_out_V_RREADY => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_RREADY,
        m_axi_out_V_RDATA => ap_const_lv8_0,
        m_axi_out_V_RLAST => ap_const_logic_0,
        m_axi_out_V_RID => ap_const_lv1_0,
        m_axi_out_V_RUSER => ap_const_lv1_0,
        m_axi_out_V_RRESP => ap_const_lv2_0,
        m_axi_out_V_BVALID => m_axi_out_V_BVALID,
        m_axi_out_V_BREADY => grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_BREADY,
        m_axi_out_V_BRESP => m_axi_out_V_BRESP,
        m_axi_out_V_BID => m_axi_out_V_BID,
        m_axi_out_V_BUSER => m_axi_out_V_BUSER,
        out_V_offset => out_V_offset,
        out_V_offset1 => rep_2_load_reg_143);

    grp_Stream2Mem_8u_1u_s_fu_64 : component StreamingDataflowPartition_2_IODMA_0_Stream2Mem_8u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stream2Mem_8u_1u_s_fu_64_ap_start,
        ap_done => grp_Stream2Mem_8u_1u_s_fu_64_ap_done,
        ap_idle => grp_Stream2Mem_8u_1u_s_fu_64_ap_idle,
        ap_ready => grp_Stream2Mem_8u_1u_s_fu_64_ap_ready,
        in_V_V_TVALID => in_V_V_TVALID_int,
        m_axi_out_V_AWVALID => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWVALID,
        m_axi_out_V_AWREADY => m_axi_out_V_AWREADY,
        m_axi_out_V_AWADDR => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWADDR,
        m_axi_out_V_AWID => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWID,
        m_axi_out_V_AWLEN => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLEN,
        m_axi_out_V_AWSIZE => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWSIZE,
        m_axi_out_V_AWBURST => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWBURST,
        m_axi_out_V_AWLOCK => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLOCK,
        m_axi_out_V_AWCACHE => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWCACHE,
        m_axi_out_V_AWPROT => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWPROT,
        m_axi_out_V_AWQOS => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWQOS,
        m_axi_out_V_AWREGION => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWREGION,
        m_axi_out_V_AWUSER => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWUSER,
        m_axi_out_V_WVALID => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WVALID,
        m_axi_out_V_WREADY => m_axi_out_V_WREADY,
        m_axi_out_V_WDATA => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WDATA,
        m_axi_out_V_WSTRB => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WSTRB,
        m_axi_out_V_WLAST => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WLAST,
        m_axi_out_V_WID => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WID,
        m_axi_out_V_WUSER => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WUSER,
        m_axi_out_V_ARVALID => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARVALID,
        m_axi_out_V_ARREADY => ap_const_logic_0,
        m_axi_out_V_ARADDR => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARADDR,
        m_axi_out_V_ARID => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARID,
        m_axi_out_V_ARLEN => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARLEN,
        m_axi_out_V_ARSIZE => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARSIZE,
        m_axi_out_V_ARBURST => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARBURST,
        m_axi_out_V_ARLOCK => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARLOCK,
        m_axi_out_V_ARCACHE => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARCACHE,
        m_axi_out_V_ARPROT => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARPROT,
        m_axi_out_V_ARQOS => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARQOS,
        m_axi_out_V_ARREGION => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARREGION,
        m_axi_out_V_ARUSER => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_ARUSER,
        m_axi_out_V_RVALID => ap_const_logic_0,
        m_axi_out_V_RREADY => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_RREADY,
        m_axi_out_V_RDATA => ap_const_lv8_0,
        m_axi_out_V_RLAST => ap_const_logic_0,
        m_axi_out_V_RID => ap_const_lv1_0,
        m_axi_out_V_RUSER => ap_const_lv1_0,
        m_axi_out_V_RRESP => ap_const_lv2_0,
        m_axi_out_V_BVALID => m_axi_out_V_BVALID,
        m_axi_out_V_BREADY => grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_BREADY,
        m_axi_out_V_BRESP => m_axi_out_V_BRESP,
        m_axi_out_V_BID => m_axi_out_V_BID,
        m_axi_out_V_BUSER => m_axi_out_V_BUSER,
        in_V_V_TDATA => in_V_V_TDATA_int,
        in_V_V_TREADY => grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TREADY,
        out_V_offset => out_V_offset,
        out_V_offset1 => rep_2_load_reg_143,
        in_V_V_TDATA_blk_n => grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n,
        out_V_blk_n_AW => grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW,
        out_V_blk_n_W => grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W,
        out_V_blk_n_B => grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B);

    regslice_both_in_V_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => in_V_V_TDATA,
        vld_in => in_V_V_TVALID,
        ack_in => regslice_both_in_V_V_U_ack_in,
        data_out => in_V_V_TDATA_int,
        vld_out => in_V_V_TVALID_int,
        ack_out => in_V_V_TREADY_int,
        apdone_blk => regslice_both_in_V_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln187_fu_83_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Stream2Mem_8u_16u_s_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Stream2Mem_8u_16u_s_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1))) then 
                    grp_Stream2Mem_8u_16u_s_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Stream2Mem_8u_16u_s_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_Stream2Mem_8u_16u_s_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Stream2Mem_8u_1u_s_fu_64_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Stream2Mem_8u_1u_s_fu_64_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Stream2Mem_8u_1u_s_fu_64_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Stream2Mem_8u_1u_s_fu_64_ap_ready = ap_const_logic_1)) then 
                    grp_Stream2Mem_8u_1u_s_fu_64_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    rep_2_fu_38_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_Stream2Mem_8u_16u_s_fu_54_ap_done = ap_const_logic_1))) then 
                rep_2_fu_38 <= rep_fu_113_p2;
            elsif ((not(((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                rep_2_fu_38 <= rep_3_fu_103_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                rep_2_fu_38 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_ln189_reg_154 <= icmp_ln189_fu_97_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                rep_2_load_reg_143 <= rep_2_fu_38;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_ap_done, ap_CS_fsm_state11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln187_fu_83_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if ((not(((icmp_ln189_reg_154 = ap_const_lv1_0) and ((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_Stream2Mem_8u_16u_s_fu_54_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_assign_proc : process(grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n, icmp_ln189_reg_154, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B)
    begin
                ap_block_state10 <= ((icmp_ln189_reg_154 = ap_const_lv1_0) and ((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0)));
    end process;


    ap_block_state3_assign_proc : process(grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B)
    begin
                ap_block_state3 <= ((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B)
    begin
                ap_block_state4 <= ((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B)
    begin
                ap_block_state5 <= ((grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n = ap_const_logic_0) or ((grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B and grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW) = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln187_fu_83_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln187_fu_83_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln187_fu_83_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln187_fu_83_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Stream2Mem_8u_16u_s_fu_54_ap_start <= grp_Stream2Mem_8u_16u_s_fu_54_ap_start_reg;
    grp_Stream2Mem_8u_1u_s_fu_64_ap_start <= grp_Stream2Mem_8u_1u_s_fu_64_ap_start_reg;
    icmp_ln187_fu_83_p2 <= "1" when (rep_2_fu_38 = numReps) else "0";
    icmp_ln189_fu_97_p2 <= "1" when (trunc_ln188_fu_93_p1 = ap_const_lv4_0) else "0";

    in_V_V_TDATA_blk_n_assign_proc : process(grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            in_V_V_TDATA_blk_n <= grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TDATA_blk_n;
        else 
            in_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_TREADY_assign_proc : process(in_V_V_TVALID, regslice_both_in_V_V_U_ack_in)
    begin
        if (((regslice_both_in_V_V_U_ack_in = ap_const_logic_1) and (in_V_V_TVALID = ap_const_logic_1))) then 
            in_V_V_TREADY <= ap_const_logic_1;
        else 
            in_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_V_V_TREADY_int_assign_proc : process(ap_CS_fsm_state3, grp_Stream2Mem_8u_16u_s_fu_54_in_V_V_TREADY, grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TREADY, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_V_V_TREADY_int <= grp_Stream2Mem_8u_1u_s_fu_64_in_V_V_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            in_V_V_TREADY_int <= grp_Stream2Mem_8u_16u_s_fu_54_in_V_V_TREADY;
        else 
            in_V_V_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_out_V_ARADDR <= ap_const_lv64_0;
    m_axi_out_V_ARBURST <= ap_const_lv2_0;
    m_axi_out_V_ARCACHE <= ap_const_lv4_0;
    m_axi_out_V_ARID <= ap_const_lv1_0;
    m_axi_out_V_ARLEN <= ap_const_lv32_0;
    m_axi_out_V_ARLOCK <= ap_const_lv2_0;
    m_axi_out_V_ARPROT <= ap_const_lv3_0;
    m_axi_out_V_ARQOS <= ap_const_lv4_0;
    m_axi_out_V_ARREGION <= ap_const_lv4_0;
    m_axi_out_V_ARSIZE <= ap_const_lv3_0;
    m_axi_out_V_ARUSER <= ap_const_lv1_0;
    m_axi_out_V_ARVALID <= ap_const_logic_0;

    m_axi_out_V_AWADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWADDR, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWADDR, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWADDR <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWADDR <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWADDR;
        else 
            m_axi_out_V_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_out_V_AWBURST_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWBURST, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWBURST, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWBURST <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWBURST <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWBURST;
        else 
            m_axi_out_V_AWBURST <= "XX";
        end if; 
    end process;


    m_axi_out_V_AWCACHE_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWCACHE, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWCACHE, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWCACHE <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWCACHE <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWCACHE;
        else 
            m_axi_out_V_AWCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_out_V_AWID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWID, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWID, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWID <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWID <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWID;
        else 
            m_axi_out_V_AWID <= "X";
        end if; 
    end process;


    m_axi_out_V_AWLEN_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLEN, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLEN, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWLEN <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWLEN <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLEN;
        else 
            m_axi_out_V_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_out_V_AWLOCK_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLOCK, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLOCK, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWLOCK <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWLOCK <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWLOCK;
        else 
            m_axi_out_V_AWLOCK <= "XX";
        end if; 
    end process;


    m_axi_out_V_AWPROT_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWPROT, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWPROT, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWPROT <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWPROT <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWPROT;
        else 
            m_axi_out_V_AWPROT <= "XXX";
        end if; 
    end process;


    m_axi_out_V_AWQOS_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWQOS, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWQOS, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWQOS <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWQOS <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWQOS;
        else 
            m_axi_out_V_AWQOS <= "XXXX";
        end if; 
    end process;


    m_axi_out_V_AWREGION_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWREGION, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWREGION, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWREGION <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWREGION <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWREGION;
        else 
            m_axi_out_V_AWREGION <= "XXXX";
        end if; 
    end process;


    m_axi_out_V_AWSIZE_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWSIZE, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWSIZE, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWSIZE <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWSIZE <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWSIZE;
        else 
            m_axi_out_V_AWSIZE <= "XXX";
        end if; 
    end process;


    m_axi_out_V_AWUSER_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWUSER, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWUSER, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWUSER <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWUSER <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWUSER;
        else 
            m_axi_out_V_AWUSER <= "X";
        end if; 
    end process;


    m_axi_out_V_AWVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWVALID, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWVALID, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_AWVALID <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_AWVALID <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_AWVALID;
        else 
            m_axi_out_V_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_out_V_BREADY_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_BREADY, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_BREADY, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_BREADY <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_BREADY <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_BREADY;
        else 
            m_axi_out_V_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_out_V_RREADY <= ap_const_logic_0;

    m_axi_out_V_WDATA_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WDATA, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WDATA, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_WDATA <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_WDATA <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WDATA;
        else 
            m_axi_out_V_WDATA <= "XXXXXXXX";
        end if; 
    end process;


    m_axi_out_V_WID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WID, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WID, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_WID <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_WID <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WID;
        else 
            m_axi_out_V_WID <= "X";
        end if; 
    end process;


    m_axi_out_V_WLAST_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WLAST, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WLAST, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_WLAST <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_WLAST <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WLAST;
        else 
            m_axi_out_V_WLAST <= 'X';
        end if; 
    end process;


    m_axi_out_V_WSTRB_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WSTRB, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WSTRB, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_WSTRB <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_WSTRB <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WSTRB;
        else 
            m_axi_out_V_WSTRB <= "X";
        end if; 
    end process;


    m_axi_out_V_WUSER_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WUSER, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WUSER, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_WUSER <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_WUSER <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WUSER;
        else 
            m_axi_out_V_WUSER <= "X";
        end if; 
    end process;


    m_axi_out_V_WVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, ap_CS_fsm_state2, icmp_ln189_fu_97_p2, icmp_ln187_fu_83_p2, grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WVALID, grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WVALID, ap_CS_fsm_state11, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            m_axi_out_V_WVALID <= grp_Stream2Mem_8u_1u_s_fu_64_m_axi_out_V_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or ((icmp_ln187_fu_83_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln189_fu_97_p2 = ap_const_lv1_1)))) then 
            m_axi_out_V_WVALID <= grp_Stream2Mem_8u_16u_s_fu_54_m_axi_out_V_WVALID;
        else 
            m_axi_out_V_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    out_V_blk_n_AW_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            out_V_blk_n_AW <= grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_AW;
        else 
            out_V_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    out_V_blk_n_B_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            out_V_blk_n_B <= grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_B;
        else 
            out_V_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    out_V_blk_n_W_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state10, icmp_ln189_reg_154, grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((icmp_ln189_reg_154 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            out_V_blk_n_W <= grp_Stream2Mem_8u_1u_s_fu_64_out_V_blk_n_W;
        else 
            out_V_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    rep_3_fu_103_p2 <= std_logic_vector(unsigned(rep_2_load_reg_143) + unsigned(ap_const_lv32_1));
    rep_fu_113_p2 <= std_logic_vector(unsigned(rep_2_load_reg_143) + unsigned(ap_const_lv32_10));
    repsLeft_fu_88_p2 <= std_logic_vector(unsigned(numReps) - unsigned(rep_2_fu_38));
    trunc_ln188_fu_93_p1 <= repsLeft_fu_88_p2(4 - 1 downto 0);
end behav;
