DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "Upor0"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 115,0
)
(Instance
name "Upor1"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 136,0
)
(Instance
name "Upor2"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 157,0
)
(Instance
name "Upor3"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 178,0
)
(Instance
name "Ucg_dcm_50to40"
duLibraryName "emulator"
duName "cg_dcm_50to40"
elements [
]
mwi 0
uid 205,0
)
(Instance
name "U_7"
duLibraryName "LIB"
duName "m_inv"
elements [
]
mwi 0
uid 242,0
)
(Instance
name "Ubufgmux"
duLibraryName "unisim"
duName "BUFGMUX"
elements [
]
mwi 0
uid 314,0
)
(Instance
name "Ucg_dcm_2x"
duLibraryName "emulator"
duName "cg_dcm2x"
elements [
]
mwi 0
uid 393,0
)
(Instance
name "U_10"
duLibraryName "LIB"
duName "m_inv"
elements [
]
mwi 0
uid 422,0
)
(Instance
name "Upr0"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'0'"
)
]
mwi 0
uid 440,0
)
(Instance
name "Upr1"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'0'"
)
]
mwi 0
uid 461,0
)
(Instance
name "Upr2"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'0'"
)
]
mwi 0
uid 482,0
)
(Instance
name "Ufd0"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 725,0
)
(Instance
name "Ufd1"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 768,0
)
(Instance
name "Ufd2"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 789,0
)
(Instance
name "Ufd3"
duLibraryName "unisim"
duName "FD"
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
mwi 0
uid 810,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 1174,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2008.1 (Build 17)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/hdldesigner/emulator/hdl"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/hdldesigner/emulator/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/hdldesigner/emulator/hds/clock_reset/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/hdldesigner/emulator/hds/clock_reset/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/hdldesigner/emulator/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/hdldesigner/emulator/hds/clock_reset"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/hdldesigner/emulator/hds/clock_reset"
)
(vvPair
variable "date"
value "01/28/09"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "clock_reset"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "emulator"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/emulator/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/emulator/sim"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/emulator/ps"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "clock_reset"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "/home/warren/slhc/hdldesigner/emulator/hds/clock_reset/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/hdldesigner/emulator/hds/clock_reset/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ATLAS_Tracker_Upgrade"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:24:51"
)
(vvPair
variable "unit"
value "clock_reset"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1 (Build 17)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2009"
)
(vvPair
variable "yy"
value "09"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,82000,21000,83000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "4200,82050,17200,82950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,78000,25000,79000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "21200,78050,25200,78950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,80000,21000,81000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "4200,80050,17700,80950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,80000,4000,81000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "200,80050,3200,80950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,79000,41000,83000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "21200,79200,32200,80100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,78000,41000,79000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "25200,78050,36200,78950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,78000,21000,80000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "7050,78500,13950,79500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,81000,4000,82000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "200,81050,2700,81950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,82000,4000,83000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "200,82050,3700,82950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,81000,21000,82000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "4200,81050,18200,81950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "0,78000,41000,83000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "-46000,21625,-44500,22375"
)
(Line
uid 112,0
sl 0
ro 270
xt "-44500,22000,-44000,22000"
pts [
"-44500,22000"
"-44000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-51500,21550,-47000,22450"
st "ext_reset_i"
ju 2
blo "-47000,22250"
tm "WireNameMgr"
)
)
)
*13 (SaComponent
uid 115,0
optionalChildren [
*14 (CptPort
uid 124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,21625,-34250,22375"
)
tg (CPTG
uid 126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 127,0
va (VaSet
font "lucida,10,0"
)
xt "-35800,21450,-35000,22550"
st "Q"
ju 2
blo "-35000,22350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*15 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,23625,-37000,24375"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 131,0
va (VaSet
font "lucida,10,0"
)
xt "-37000,23450,-36300,24550"
st "C"
blo "-37000,24350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*16 (CptPort
uid 132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-37750,21625,-37000,22375"
)
tg (CPTG
uid 134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 135,0
va (VaSet
font "lucida,10,0"
)
xt "-37000,21450,-36200,22550"
st "D"
blo "-37000,22350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 116,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-37000,21000,-35000,25000"
)
oxt "33000,-13000,38000,-10000"
ttg (MlTextGroup
uid 117,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*17 (Text
uid 118,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "-36800,22000,-33000,23100"
st "unisim"
blo "-36800,22900"
tm "BdLibraryNameMgr"
)
*18 (Text
uid 119,0
va (VaSet
font "lucida,10,1"
)
xt "-36800,23100,-35400,24200"
st "FD"
blo "-36800,24000"
tm "CptNameMgr"
)
*19 (Text
uid 120,0
va (VaSet
font "lucida,10,1"
)
xt "-36800,24200,-33400,25300"
st "Upor0"
blo "-36800,25100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 121,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 122,0
text (MLText
uid 123,0
va (VaSet
font "clean,8,0"
)
xt "-38000,20200,-26000,21000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*20 (SaComponent
uid 136,0
optionalChildren [
*21 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-31000,21625,-30250,22375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "lucida,10,0"
)
xt "-31800,21450,-31000,22550"
st "Q"
ju 2
blo "-31000,22350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*22 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33750,23625,-33000,24375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
font "lucida,10,0"
)
xt "-33000,23450,-32300,24550"
st "C"
blo "-33000,24350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*23 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33750,21625,-33000,22375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "lucida,10,0"
)
xt "-33000,21450,-32200,22550"
st "D"
blo "-33000,22350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 137,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-33000,21000,-31000,25000"
)
oxt "43000,-13000,48000,-10000"
ttg (MlTextGroup
uid 138,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 139,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "-32800,22000,-29000,23100"
st "unisim"
blo "-32800,22900"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 140,0
va (VaSet
font "lucida,10,1"
)
xt "-32800,23100,-31400,24200"
st "FD"
blo "-32800,24000"
tm "CptNameMgr"
)
*26 (Text
uid 141,0
va (VaSet
font "lucida,10,1"
)
xt "-32800,24200,-29400,25300"
st "Upor1"
blo "-32800,25100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 142,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 143,0
text (MLText
uid 144,0
va (VaSet
font "clean,8,0"
)
xt "-34000,20200,-22000,21000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*27 (SaComponent
uid 157,0
optionalChildren [
*28 (CptPort
uid 166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,21625,-26250,22375"
)
tg (CPTG
uid 168,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 169,0
va (VaSet
font "lucida,10,0"
)
xt "-27800,21450,-27000,22550"
st "Q"
ju 2
blo "-27000,22350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*29 (CptPort
uid 170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,23625,-29000,24375"
)
tg (CPTG
uid 172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 173,0
va (VaSet
font "lucida,10,0"
)
xt "-29000,23450,-28300,24550"
st "C"
blo "-29000,24350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*30 (CptPort
uid 174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,21625,-29000,22375"
)
tg (CPTG
uid 176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 177,0
va (VaSet
font "lucida,10,0"
)
xt "-29000,21450,-28200,22550"
st "D"
blo "-29000,22350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 158,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-29000,21000,-27000,25000"
)
oxt "52000,-13000,57000,-10000"
ttg (MlTextGroup
uid 159,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 160,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "-28800,22000,-25000,23100"
st "unisim"
blo "-28800,22900"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 161,0
va (VaSet
font "lucida,10,1"
)
xt "-28800,23100,-27400,24200"
st "FD"
blo "-28800,24000"
tm "CptNameMgr"
)
*33 (Text
uid 162,0
va (VaSet
font "lucida,10,1"
)
xt "-28800,24200,-25400,25300"
st "Upor2"
blo "-28800,25100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 163,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 164,0
text (MLText
uid 165,0
va (VaSet
font "clean,8,0"
)
xt "-30000,20200,-18000,21000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*34 (SaComponent
uid 178,0
optionalChildren [
*35 (CptPort
uid 187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23000,21625,-22250,22375"
)
tg (CPTG
uid 189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 190,0
va (VaSet
font "lucida,10,0"
)
xt "-23800,21450,-23000,22550"
st "Q"
ju 2
blo "-23000,22350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*36 (CptPort
uid 191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25750,23625,-25000,24375"
)
tg (CPTG
uid 193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 194,0
va (VaSet
font "lucida,10,0"
)
xt "-25000,23450,-24300,24550"
st "C"
blo "-25000,24350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*37 (CptPort
uid 195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-25750,21625,-25000,22375"
)
tg (CPTG
uid 197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 198,0
va (VaSet
font "lucida,10,0"
)
xt "-25000,21450,-24200,22550"
st "D"
blo "-25000,22350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 179,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-25000,21000,-23000,25000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 180,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 181,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "-24800,22000,-21000,23100"
st "unisim"
blo "-24800,22900"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 182,0
va (VaSet
font "lucida,10,1"
)
xt "-24800,23100,-23400,24200"
st "FD"
blo "-24800,24000"
tm "CptNameMgr"
)
*40 (Text
uid 183,0
va (VaSet
font "lucida,10,1"
)
xt "-24800,24200,-21400,25300"
st "Upor3"
blo "-24800,25100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 184,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 185,0
text (MLText
uid 186,0
va (VaSet
font "clean,8,0"
)
xt "-26000,20200,-14000,21000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*41 (PortIoIn
uid 199,0
shape (CompositeShape
uid 200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 201,0
sl 0
ro 270
xt "-46000,5625,-44500,6375"
)
(Line
uid 202,0
sl 0
ro 270
xt "-44500,6000,-44000,6000"
pts [
"-44500,6000"
"-44000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 203,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-49700,5550,-47000,6450"
st "clk50_i"
ju 2
blo "-47000,6250"
tm "WireNameMgr"
)
)
)
*42 (SaComponent
uid 205,0
optionalChildren [
*43 (CptPort
uid 214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17750,5625,-17000,6375"
)
tg (CPTG
uid 216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
font "courier,8,0"
)
xt "-16000,5550,-12000,6450"
st "CLKIN_IN"
blo "-16000,6250"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*44 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17750,21625,-17000,22375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
font "courier,8,0"
)
xt "-16000,21550,-13000,22450"
st "RST_IN"
blo "-16000,22250"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*45 (CptPort
uid 222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,7625,-7250,8375"
)
tg (CPTG
uid 224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 225,0
va (VaSet
font "courier,8,0"
)
xt "-13500,7550,-9000,8450"
st "CLKFX_OUT"
ju 2
blo "-9000,8250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKFX_OUT"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*46 (CptPort
uid 226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,18625,-7250,19375"
)
tg (CPTG
uid 228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 229,0
va (VaSet
font "courier,8,0"
)
xt "-17000,18550,-9000,19450"
st "CLKIN_IBUFG_OUT"
ju 2
blo "-9000,19250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLKIN_IBUFG_OUT"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*47 (CptPort
uid 230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,21625,-7250,22375"
)
tg (CPTG
uid 232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 233,0
va (VaSet
font "courier,8,0"
)
xt "-13000,21550,-9000,22450"
st "CLK0_OUT"
ju 2
blo "-9000,22250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*48 (CptPort
uid 234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,14625,-7250,15375"
)
tg (CPTG
uid 236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 237,0
va (VaSet
font "courier,8,0"
)
xt "-14500,14550,-9000,15450"
st "LOCKED_OUT"
ju 2
blo "-9000,15250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*49 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-8000,22625,-7250,23375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
font "courier,8,0"
)
xt "-13500,22550,-9000,23450"
st "CLK2X_OUT"
ju 2
blo "-9000,23250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X_OUT"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 206,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-17000,5000,-8000,24000"
)
oxt "23000,2000,41000,12000"
ttg (MlTextGroup
uid 207,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 208,0
va (VaSet
font "courier,8,1"
)
xt "-15950,10100,-11950,11000"
st "emulator"
blo "-15950,10800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 209,0
va (VaSet
font "courier,8,1"
)
xt "-15950,11000,-8950,11900"
st "cg_dcm_50to40"
blo "-15950,11700"
tm "CptNameMgr"
)
*52 (Text
uid 210,0
va (VaSet
font "courier,8,1"
)
xt "-15950,11900,-8450,12800"
st "Ucg_dcm_50to40"
blo "-15950,12600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 211,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 212,0
text (MLText
uid 213,0
va (VaSet
font "courier,8,0"
)
xt "-20000,6000,-20000,6000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*53 (SaComponent
uid 242,0
optionalChildren [
*54 (CptPort
uid 251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1750,14625,-1000,15375"
)
tg (CPTG
uid 253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,14550,500,15450"
st "i"
blo "0,15250"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*55 (CptPort
uid 255,0
optionalChildren [
*56 (Circle
uid 259,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "1000,14546,1908,15454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1908,14625,2658,15375"
)
tg (CPTG
uid 257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 258,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-500,14550,0,15450"
st "o"
ju 2
blo "0,15250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,14000,1000,16000"
)
oxt "28000,6000,30000,8000"
ttg (MlTextGroup
uid 244,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 245,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "25750,20100,27250,21000"
st "LIB"
blo "25750,20800"
tm "BdLibraryNameMgr"
)
*58 (Text
uid 246,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "25750,21200,28250,22100"
st "m_inv"
blo "25750,21900"
tm "CptNameMgr"
)
*59 (Text
uid 247,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "25750,21000,27250,21900"
st "U_7"
blo "25750,21700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 248,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 249,0
text (MLText
uid 250,0
va (VaSet
font "courier,8,0"
)
xt "-4000,14000,-4000,14000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*60 (SaComponent
uid 314,0
optionalChildren [
*61 (CptPort
uid 323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,7625,18750,8375"
)
tg (CPTG
uid 325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 326,0
va (VaSet
font "lucida,10,0"
)
xt "16200,7450,17000,8550"
st "O"
ju 2
blo "17000,8350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*62 (CptPort
uid 327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,7625,13000,8375"
)
tg (CPTG
uid 329,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
font "lucida,10,0"
)
xt "14000,7450,14900,8550"
st "I0"
blo "14000,8350"
)
)
thePort (LogicalPort
decl (Decl
n "I0"
t "std_ulogic"
o 2
)
)
)
*63 (CptPort
uid 331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,8625,13000,9375"
)
tg (CPTG
uid 333,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334,0
va (VaSet
font "lucida,10,0"
)
xt "14000,8450,14900,9550"
st "I1"
blo "14000,9350"
)
)
thePort (LogicalPort
decl (Decl
n "I1"
t "std_ulogic"
o 3
)
)
)
*64 (CptPort
uid 335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,4625,13000,5375"
)
tg (CPTG
uid 337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 338,0
va (VaSet
font "lucida,10,0"
)
xt "14000,4450,14600,5550"
st "S"
blo "14000,5350"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 315,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,4000,18000,12000"
)
oxt "27000,10000,35000,14000"
ttg (MlTextGroup
uid 316,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 317,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "13100,9000,16900,10100"
st "unisim"
blo "13100,9900"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 318,0
va (VaSet
font "lucida,10,1"
)
xt "13100,10100,18500,11200"
st "BUFGMUX"
blo "13100,11000"
tm "CptNameMgr"
)
*67 (Text
uid 319,0
va (VaSet
font "lucida,10,1"
)
xt "13100,11200,18800,12300"
st "Ubufgmux"
blo "13100,12100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 320,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 321,0
text (MLText
uid 322,0
va (VaSet
font "clean,8,0"
)
xt "17000,7000,17000,7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*68 (SaComponent
uid 393,0
optionalChildren [
*69 (CptPort
uid 402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,7625,27000,8375"
)
tg (CPTG
uid 404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 405,0
va (VaSet
font "lucida,10,0"
)
xt "28000,7450,32800,8550"
st "CLKIN_IN"
blo "28000,8350"
)
)
thePort (LogicalPort
decl (Decl
n "CLKIN_IN"
t "std_logic"
o 1
)
)
)
*70 (CptPort
uid 406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,14625,27000,15375"
)
tg (CPTG
uid 408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 409,0
va (VaSet
font "lucida,10,0"
)
xt "28000,14450,31700,15550"
st "RST_IN"
blo "28000,15350"
)
)
thePort (LogicalPort
decl (Decl
n "RST_IN"
t "std_logic"
o 2
)
)
)
*71 (CptPort
uid 410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,8625,36750,9375"
)
tg (CPTG
uid 412,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 413,0
va (VaSet
font "lucida,10,0"
)
xt "29600,8450,35000,9550"
st "CLK0_OUT"
ju 2
blo "35000,9350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK0_OUT"
t "std_logic"
o 3
)
)
)
*72 (CptPort
uid 414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,11625,36750,12375"
)
tg (CPTG
uid 416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 417,0
va (VaSet
font "lucida,10,0"
)
xt "28900,11450,35000,12550"
st "CLK2X_OUT"
ju 2
blo "35000,12350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK2X_OUT"
t "std_logic"
o 4
)
)
)
*73 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,17625,36750,18375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
font "lucida,10,0"
)
xt "27400,17450,35000,18550"
st "LOCKED_OUT"
ju 2
blo "35000,18350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LOCKED_OUT"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 394,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,4000,36000,19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 395,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 396,0
va (VaSet
font "lucida,10,1"
)
xt "26650,21000,31750,22100"
st "emulator"
blo "26650,21900"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 397,0
va (VaSet
font "lucida,10,1"
)
xt "26650,22100,32350,23200"
st "cg_dcm2x"
blo "26650,23000"
tm "CptNameMgr"
)
*76 (Text
uid 398,0
va (VaSet
font "lucida,10,1"
)
xt "26650,23200,34650,24300"
st "Ucg_dcm_2x"
blo "26650,24100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 399,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 400,0
text (MLText
uid 401,0
va (VaSet
font "clean,8,0"
)
xt "34500,7000,34500,7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*77 (SaComponent
uid 422,0
optionalChildren [
*78 (CptPort
uid 431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,17625,43000,18375"
)
tg (CPTG
uid 433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "412667,109300,413167,110200"
st "i"
blo "412667,110000"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*79 (CptPort
uid 435,0
optionalChildren [
*80 (Circle
uid 439,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,17546,45908,18454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45908,17625,46658,18375"
)
tg (CPTG
uid 437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 438,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "43500,17550,44000,18450"
st "o"
ju 2
blo "44000,18250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,17000,45000,19000"
)
oxt "28000,6000,30000,8000"
ttg (MlTextGroup
uid 424,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 425,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "69750,23100,71250,24000"
st "LIB"
blo "69750,23800"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 426,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "69750,24200,72250,25100"
st "m_inv"
blo "69750,24900"
tm "CptNameMgr"
)
*83 (Text
uid 427,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "69750,24000,71750,24900"
st "U_10"
blo "69750,24700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 428,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 429,0
text (MLText
uid 430,0
va (VaSet
font "courier,8,0"
)
xt "40000,17000,40000,17000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 440,0
optionalChildren [
*85 (CptPort
uid 449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,17625,54750,18375"
)
tg (CPTG
uid 451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 452,0
va (VaSet
font "lucida,10,0"
)
xt "53200,17450,54000,18550"
st "Q"
ju 2
blo "54000,18350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*86 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,19625,52000,20375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
font "lucida,10,0"
)
xt "52000,19450,52700,20550"
st "C"
blo "52000,20350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*87 (CptPort
uid 457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51250,17625,52000,18375"
)
tg (CPTG
uid 459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 460,0
va (VaSet
font "lucida,10,0"
)
xt "52000,17450,52800,18550"
st "D"
blo "52000,18350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 441,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "52000,17000,54000,21000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 442,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 443,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "52200,19000,56000,20100"
st "unisim"
blo "52200,19900"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 444,0
va (VaSet
font "lucida,10,1"
)
xt "52200,20100,53600,21200"
st "FD"
blo "52200,21000"
tm "CptNameMgr"
)
*90 (Text
uid 445,0
va (VaSet
font "lucida,10,1"
)
xt "52200,21200,54900,22300"
st "Upr0"
blo "52200,22100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 446,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 447,0
text (MLText
uid 448,0
va (VaSet
font "clean,8,0"
)
xt "51000,16200,63000,17000"
st "INIT = '0'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'0'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 461,0
optionalChildren [
*92 (CptPort
uid 470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,17625,59750,18375"
)
tg (CPTG
uid 472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 473,0
va (VaSet
font "lucida,10,0"
)
xt "58200,17450,59000,18550"
st "Q"
ju 2
blo "59000,18350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*93 (CptPort
uid 474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,19625,57000,20375"
)
tg (CPTG
uid 476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 477,0
va (VaSet
font "lucida,10,0"
)
xt "57000,19450,57700,20550"
st "C"
blo "57000,20350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*94 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,17625,57000,18375"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
font "lucida,10,0"
)
xt "57000,17450,57800,18550"
st "D"
blo "57000,18350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 462,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "57000,17000,59000,21000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 463,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 464,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "57200,19000,61000,20100"
st "unisim"
blo "57200,19900"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 465,0
va (VaSet
font "lucida,10,1"
)
xt "57200,20100,58600,21200"
st "FD"
blo "57200,21000"
tm "CptNameMgr"
)
*97 (Text
uid 466,0
va (VaSet
font "lucida,10,1"
)
xt "57200,21200,59900,22300"
st "Upr1"
blo "57200,22100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 467,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 468,0
text (MLText
uid 469,0
va (VaSet
font "clean,8,0"
)
xt "56000,16200,68000,17000"
st "INIT = '0'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'0'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*98 (SaComponent
uid 482,0
optionalChildren [
*99 (CptPort
uid 491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,17625,64750,18375"
)
tg (CPTG
uid 493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 494,0
va (VaSet
font "lucida,10,0"
)
xt "63200,17450,64000,18550"
st "Q"
ju 2
blo "64000,18350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*100 (CptPort
uid 495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,19625,62000,20375"
)
tg (CPTG
uid 497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 498,0
va (VaSet
font "lucida,10,0"
)
xt "62000,19450,62700,20550"
st "C"
blo "62000,20350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*101 (CptPort
uid 499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,17625,62000,18375"
)
tg (CPTG
uid 501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 502,0
va (VaSet
font "lucida,10,0"
)
xt "62000,17450,62800,18550"
st "D"
blo "62000,18350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 483,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,17000,64000,21000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 484,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 485,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "62200,19000,66000,20100"
st "unisim"
blo "62200,19900"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 486,0
va (VaSet
font "lucida,10,1"
)
xt "62200,20100,63600,21200"
st "FD"
blo "62200,21000"
tm "CptNameMgr"
)
*104 (Text
uid 487,0
va (VaSet
font "lucida,10,1"
)
xt "62200,21200,64900,22300"
st "Upr2"
blo "62200,22100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 488,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 489,0
text (MLText
uid 490,0
va (VaSet
font "clean,8,0"
)
xt "61000,16200,73000,17000"
st "INIT = '0'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'0'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*105 (Net
uid 681,0
decl (Decl
n "clk50_ibufg"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 3,0
)
declText (MLText
uid 682,0
va (VaSet
font "charter,10,0"
)
xt "-32000,66700,-16900,67900"
st "signal clk50_ibufg     : std_logic
"
)
)
*106 (Net
uid 683,0
decl (Decl
n "rst_po"
t "std_logic"
o 24
suid 4,0
)
declText (MLText
uid 684,0
va (VaSet
font "charter,10,0"
)
xt "-32000,83500,-18000,84700"
st "signal rst_po          : std_logic
"
)
)
*107 (Net
uid 685,0
decl (Decl
n "dcm1_locked"
t "std_logic"
o 12
suid 5,0
)
declText (MLText
uid 686,0
va (VaSet
font "charter,10,0"
)
xt "-32000,69100,-16000,70300"
st "signal dcm1_locked     : std_logic
"
)
)
*108 (Net
uid 687,0
decl (Decl
n "rst_dcm1"
t "std_logic"
o 23
suid 6,0
)
declText (MLText
uid 688,0
va (VaSet
font "charter,10,0"
)
xt "-32000,82300,-17100,83500"
st "signal rst_dcm1        : std_logic
"
)
)
*109 (Net
uid 695,0
decl (Decl
n "clk"
t "std_logic"
o 8
suid 10,0
)
declText (MLText
uid 696,0
va (VaSet
font "charter,10,0"
)
xt "-32000,64300,-18600,65500"
st "signal clk             : std_logic
"
)
)
*110 (Net
uid 697,0
decl (Decl
n "clk40"
t "std_ulogic"
o 9
suid 11,0
)
declText (MLText
uid 698,0
va (VaSet
font "charter,10,0"
)
xt "-32000,65500,-17300,66700"
st "signal clk40           : std_ulogic
"
)
)
*111 (Net
uid 699,0
decl (Decl
n "rst_early"
t "std_logic"
o 25
suid 12,0
)
declText (MLText
uid 700,0
va (VaSet
font "charter,10,0"
)
xt "-32000,62200,-20800,63400"
st "rst_early       : std_logic
"
)
)
*112 (Net
uid 703,0
decl (Decl
n "dcm2_locked"
t "std_logic"
o 13
suid 14,0
)
declText (MLText
uid 704,0
va (VaSet
font "charter,10,0"
)
xt "-32000,70300,-16000,71500"
st "signal dcm2_locked     : std_logic
"
)
)
*113 (Net
uid 705,0
decl (Decl
n "rq0"
t "std_ulogic"
o 19
suid 15,0
)
declText (MLText
uid 706,0
va (VaSet
font "charter,10,0"
)
xt "-32000,77500,-17600,78700"
st "signal rq0             : std_ulogic
"
)
)
*114 (Net
uid 707,0
decl (Decl
n "rq1"
t "std_ulogic"
o 20
suid 16,0
)
declText (MLText
uid 708,0
va (VaSet
font "charter,10,0"
)
xt "-32000,78700,-17600,79900"
st "signal rq1             : std_ulogic
"
)
)
*115 (Net
uid 709,0
decl (Decl
n "rq2"
t "std_ulogic"
o 21
suid 17,0
)
declText (MLText
uid 710,0
va (VaSet
font "charter,10,0"
)
xt "-32000,79900,-17600,81100"
st "signal rq2             : std_ulogic
"
)
)
*116 (Net
uid 711,0
decl (Decl
n "rq3"
t "std_ulogic"
o 22
suid 18,0
)
declText (MLText
uid 712,0
va (VaSet
font "charter,10,0"
)
xt "-32000,81100,-17600,82300"
st "signal rq3             : std_ulogic
"
)
)
*117 (Net
uid 715,0
decl (Decl
n "por_q0"
t "std_logic"
o 14
suid 20,0
)
declText (MLText
uid 716,0
va (VaSet
font "charter,10,0"
)
xt "-32000,71500,-17500,72700"
st "signal por_q0          : std_logic
"
)
)
*118 (Net
uid 717,0
decl (Decl
n "por_q1"
t "std_logic"
o 15
suid 21,0
)
declText (MLText
uid 718,0
va (VaSet
font "charter,10,0"
)
xt "-32000,72700,-17500,73900"
st "signal por_q1          : std_logic
"
)
)
*119 (Net
uid 719,0
decl (Decl
n "por_q2"
t "std_logic"
o 16
suid 22,0
)
declText (MLText
uid 720,0
va (VaSet
font "charter,10,0"
)
xt "-32000,73900,-17500,75100"
st "signal por_q2          : std_logic
"
)
)
*120 (Net
uid 721,0
decl (Decl
n "clk_raw"
t "std_logic"
o 11
suid 23,0
)
declText (MLText
uid 722,0
va (VaSet
font "charter,10,0"
)
xt "-32000,67900,-17600,69100"
st "signal clk_raw         : std_logic
"
)
)
*121 (SaComponent
uid 725,0
optionalChildren [
*122 (CptPort
uid 742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,14625,5000,15375"
)
tg (CPTG
uid 744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 745,0
va (VaSet
font "lucida,10,0"
)
xt "5000,14450,5800,15550"
st "D"
blo "5000,15350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
*123 (CptPort
uid 738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,16625,5000,17375"
)
tg (CPTG
uid 740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 741,0
va (VaSet
font "lucida,10,0"
)
xt "5000,16450,5700,17550"
st "C"
blo "5000,17350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*124 (CptPort
uid 734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7000,14625,7750,15375"
)
tg (CPTG
uid 736,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 737,0
va (VaSet
font "lucida,10,0"
)
xt "6200,14450,7000,15550"
st "Q"
ju 2
blo "7000,15350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 726,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,14000,7000,18000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 727,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 728,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "5200,15000,9000,16100"
st "unisim"
blo "5200,15900"
tm "BdLibraryNameMgr"
)
*126 (Text
uid 729,0
va (VaSet
font "lucida,10,1"
)
xt "5200,16100,6600,17200"
st "FD"
blo "5200,17000"
tm "CptNameMgr"
)
*127 (Text
uid 730,0
va (VaSet
font "lucida,10,1"
)
xt "5200,17200,7900,18300"
st "Ufd0"
blo "5200,18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 731,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 732,0
text (MLText
uid 733,0
va (VaSet
font "clean,8,0"
)
xt "4000,13200,16000,14000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*128 (SaComponent
uid 768,0
optionalChildren [
*129 (CptPort
uid 777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,14625,9000,15375"
)
tg (CPTG
uid 779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 780,0
va (VaSet
font "lucida,10,0"
)
xt "9000,14450,9800,15550"
st "D"
blo "9000,15350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
*130 (CptPort
uid 781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,16625,9000,17375"
)
tg (CPTG
uid 783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
font "lucida,10,0"
)
xt "9000,16450,9700,17550"
st "C"
blo "9000,17350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*131 (CptPort
uid 785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11000,14625,11750,15375"
)
tg (CPTG
uid 787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 788,0
va (VaSet
font "lucida,10,0"
)
xt "10200,14450,11000,15550"
st "Q"
ju 2
blo "11000,15350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 769,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,14000,11000,18000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 770,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
uid 771,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "9200,15000,13000,16100"
st "unisim"
blo "9200,15900"
tm "BdLibraryNameMgr"
)
*133 (Text
uid 772,0
va (VaSet
font "lucida,10,1"
)
xt "9200,16100,10600,17200"
st "FD"
blo "9200,17000"
tm "CptNameMgr"
)
*134 (Text
uid 773,0
va (VaSet
font "lucida,10,1"
)
xt "9200,17200,11900,18300"
st "Ufd1"
blo "9200,18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 774,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 775,0
text (MLText
uid 776,0
va (VaSet
font "clean,8,0"
)
xt "8000,13200,20000,14000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*135 (SaComponent
uid 789,0
optionalChildren [
*136 (CptPort
uid 798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,14625,13000,15375"
)
tg (CPTG
uid 800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 801,0
va (VaSet
font "lucida,10,0"
)
xt "13000,14450,13800,15550"
st "D"
blo "13000,15350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
*137 (CptPort
uid 802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 803,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,16625,13000,17375"
)
tg (CPTG
uid 804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 805,0
va (VaSet
font "lucida,10,0"
)
xt "13000,16450,13700,17550"
st "C"
blo "13000,17350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*138 (CptPort
uid 806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,14625,15750,15375"
)
tg (CPTG
uid 808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 809,0
va (VaSet
font "lucida,10,0"
)
xt "14200,14450,15000,15550"
st "Q"
ju 2
blo "15000,15350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 790,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,14000,15000,18000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 791,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 792,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "13200,15000,17000,16100"
st "unisim"
blo "13200,15900"
tm "BdLibraryNameMgr"
)
*140 (Text
uid 793,0
va (VaSet
font "lucida,10,1"
)
xt "13200,16100,14600,17200"
st "FD"
blo "13200,17000"
tm "CptNameMgr"
)
*141 (Text
uid 794,0
va (VaSet
font "lucida,10,1"
)
xt "13200,17200,15900,18300"
st "Ufd2"
blo "13200,18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 795,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 796,0
text (MLText
uid 797,0
va (VaSet
font "clean,8,0"
)
xt "12000,13200,24000,14000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*142 (SaComponent
uid 810,0
optionalChildren [
*143 (CptPort
uid 819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,14625,17000,15375"
)
tg (CPTG
uid 821,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 822,0
va (VaSet
font "lucida,10,0"
)
xt "17000,14450,17800,15550"
st "D"
blo "17000,15350"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
o 3
)
)
)
*144 (CptPort
uid 823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,16625,17000,17375"
)
tg (CPTG
uid 825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
font "lucida,10,0"
)
xt "17000,16450,17700,17550"
st "C"
blo "17000,17350"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*145 (CptPort
uid 827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,14625,19750,15375"
)
tg (CPTG
uid 829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
font "lucida,10,0"
)
xt "18200,14450,19000,15550"
st "Q"
ju 2
blo "19000,15350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 811,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,14000,19000,18000"
)
oxt "61000,-13000,66000,-10000"
ttg (MlTextGroup
uid 812,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 813,0
va (VaSet
isHidden 1
font "lucida,10,1"
)
xt "17200,15000,21000,16100"
st "unisim"
blo "17200,15900"
tm "BdLibraryNameMgr"
)
*147 (Text
uid 814,0
va (VaSet
font "lucida,10,1"
)
xt "17200,16100,18600,17200"
st "FD"
blo "17200,17000"
tm "CptNameMgr"
)
*148 (Text
uid 815,0
va (VaSet
font "lucida,10,1"
)
xt "17200,17200,19900,18300"
st "Ufd3"
blo "17200,18100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 816,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 817,0
text (MLText
uid 818,0
va (VaSet
font "clean,8,0"
)
xt "16000,13200,28000,14000"
st "INIT = '1'    ( bit )  "
)
header ""
)
elements [
(GiElement
name "INIT"
type "bit"
value "'1'"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*149 (PortIoIn
uid 881,0
shape (CompositeShape
uid 882,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 883,0
sl 0
ro 270
xt "1000,4625,2500,5375"
)
(Line
uid 884,0
sl 0
ro 270
xt "2500,5000,3000,5000"
pts [
"2500,5000"
"3000,5000"
]
)
]
)
sf 1
tg (WTG
uid 885,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-5700,4500,0,5500"
st "ext_clock_sel_i"
ju 2
blo "0,5300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 887,0
decl (Decl
n "ext_clock_sel_i"
t "std_logic"
o 3
suid 26,0
)
declText (MLText
uid 888,0
va (VaSet
font "charter,10,0"
)
xt "-32000,56200,-19700,57400"
st "ext_clock_sel_i : std_logic
"
)
)
*151 (Net
uid 889,0
decl (Decl
n "ext_reset_i"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 27,0
)
declText (MLText
uid 890,0
va (VaSet
font "charter,10,0"
)
xt "-32000,57400,-20500,58600"
st "ext_reset_i     : std_logic
"
)
)
*152 (PortIoIn
uid 903,0
shape (CompositeShape
uid 904,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 905,0
sl 0
ro 270
xt "1000,8625,2500,9375"
)
(Line
uid 906,0
sl 0
ro 270
xt "2500,9000,3000,9000"
pts [
"2500,9000"
"3000,9000"
]
)
]
)
sf 1
tg (WTG
uid 907,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 908,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "-3100,8500,0,9500"
st "ext_clk_i"
ju 2
blo "0,9300"
tm "WireNameMgr"
)
)
)
*153 (PortIoOut
uid 911,0
shape (CompositeShape
uid 912,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 913,0
sl 0
ro 270
xt "70500,8625,72000,9375"
)
(Line
uid 914,0
sl 0
ro 270
xt "70000,9000,70500,9000"
pts [
"70000,9000"
"70500,9000"
]
)
]
)
sf 1
tg (WTG
uid 915,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 916,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,8500,74800,9500"
st "clk_o"
blo "73000,9300"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 941,0
decl (Decl
n "clk_o"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 31,0
)
declText (MLText
uid 942,0
va (VaSet
font "charter,10,0"
)
xt "-32000,59800,-21000,61000"
st "clk_o           : std_logic
"
)
)
*155 (Net
uid 943,0
decl (Decl
n "ext_clk_i"
t "std_logic"
o 2
suid 32,0
)
declText (MLText
uid 944,0
va (VaSet
font "charter,10,0"
)
xt "-32000,55000,-20700,56200"
st "ext_clk_i       : std_logic
"
)
)
*156 (Net
uid 945,0
decl (Decl
n "clk50_i"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 33,0
)
declText (MLText
uid 946,0
va (VaSet
font "charter,10,0"
)
xt "-32000,53800,-20700,55000"
st "clk50_i         : std_logic
"
)
)
*157 (Net
uid 947,0
decl (Decl
n "rpq"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 34,0
)
declText (MLText
uid 948,0
va (VaSet
font "charter,10,0"
)
xt "-32000,75100,-18300,76300"
st "signal rpq             : std_logic
"
)
)
*158 (Net
uid 949,0
decl (Decl
n "rpq2"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 35,0
)
declText (MLText
uid 950,0
va (VaSet
font "charter,10,0"
)
xt "-32000,76300,-18000,77500"
st "signal rpq2            : std_logic
"
)
)
*159 (Net
uid 951,0
decl (Decl
n "reset_o"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 36,0
)
declText (MLText
uid 952,0
va (VaSet
font "charter,10,0"
)
xt "-32000,61000,-20800,62200"
st "reset_o         : std_logic
"
)
)
*160 (PortIoOut
uid 953,0
shape (CompositeShape
uid 954,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 955,0
sl 0
ro 270
xt "70500,17625,72000,18375"
)
(Line
uid 956,0
sl 0
ro 270
xt "70000,18000,70500,18000"
pts [
"70000,18000"
"70500,18000"
]
)
]
)
sf 1
tg (WTG
uid 957,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 958,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,17500,75500,18500"
st "reset_o"
blo "73000,18300"
tm "WireNameMgr"
)
)
)
*161 (PortIoOut
uid 977,0
shape (CompositeShape
uid 978,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 979,0
sl 0
ro 270
xt "70500,11625,72000,12375"
)
(Line
uid 980,0
sl 0
ro 270
xt "70000,12000,70500,12000"
pts [
"70000,12000"
"70500,12000"
]
)
]
)
sf 1
tg (WTG
uid 981,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 982,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "72750,11500,75450,12500"
st "clk2x_o"
blo "72750,12300"
tm "WireNameMgr"
)
)
)
*162 (Net
uid 995,0
decl (Decl
n "clk2x_o"
t "std_logic"
o 5
suid 37,0
)
declText (MLText
uid 996,0
va (VaSet
font "charter,10,0"
)
xt "-32000,58600,-20500,59800"
st "clk2x_o         : std_logic
"
)
)
*163 (PortIoOut
uid 1038,0
shape (CompositeShape
uid 1039,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1040,0
sl 0
ro 270
xt "70500,24625,72000,25375"
)
(Line
uid 1041,0
sl 0
ro 270
xt "70000,25000,70500,25000"
pts [
"70000,25000"
"70500,25000"
]
)
]
)
sf 1
tg (WTG
uid 1042,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1043,0
va (VaSet
isHidden 1
font "charter,8,0"
)
xt "73000,24500,76000,25500"
st "rst_early"
blo "73000,25300"
tm "WireNameMgr"
)
)
)
*164 (MWC
uid 1174,0
optionalChildren [
*165 (CptPort
uid 1157,0
optionalChildren [
*166 (Line
uid 1161,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "47000,9000,48000,9000"
pts [
"47000,9000"
"48000,9000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1158,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "46250,8625,47000,9375"
)
tg (CPTG
uid 1159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1160,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "44000,8500,45500,9400"
st "din"
blo "44000,9200"
)
s (Text
uid 1183,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "44000,9400,44000,9400"
blo "44000,9400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 8
suid 1,0
)
)
)
*167 (CptPort
uid 1162,0
optionalChildren [
*168 (Line
uid 1166,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "51000,9000,52000,9000"
pts [
"52000,9000"
"51000,9000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1163,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "52000,8625,52750,9375"
)
tg (CPTG
uid 1164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1165,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "53000,8500,55000,9400"
st "dout"
ju 2
blo "55000,9200"
)
s (Text
uid 1184,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "55000,9400,55000,9400"
ju 2
blo "55000,9400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 2,0
)
)
)
*169 (Grouping
uid 1167,0
optionalChildren [
*170 (CommentGraphic
uid 1169,0
shape (CustomPolygon
pts [
"48000,7000"
"51000,9000"
"48000,11000"
"48000,7000"
]
uid 1170,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "48000,7000,51000,11000"
)
oxt "7000,6000,10000,10000"
)
*171 (CommentText
uid 1171,0
shape (Rectangle
uid 1172,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "48000,8000,50250,10000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 1173,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "48125,8550,50125,9450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 1168,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "48000,7000,51000,11000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 1175,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "47000,7000,52000,11000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 1176,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 1177,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "49350,9200,54850,10100"
st "moduleware"
blo "49350,9900"
)
*173 (Text
uid 1178,0
va (VaSet
font "courier,8,0"
)
xt "49350,10100,51350,11000"
st "buff"
blo "49350,10800"
)
*174 (Text
uid 1179,0
va (VaSet
font "courier,8,0"
)
xt "49350,11000,50850,11900"
st "U_0"
blo "49350,11700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1180,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1181,0
text (MLText
uid 1182,0
va (VaSet
font "courier,8,0"
)
xt "44000,-11700,44000,-11700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*175 (Wire
uid 511,0
optionalChildren [
*176 (BdJunction
uid 893,0
ps "OnConnectorStrategy"
shape (Circle
uid 894,0
va (VaSet
vasetType 1
)
xt "7600,18600,8400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 512,0
va (VaSet
vasetType 3
)
xt "4000,17000,8250,19000"
pts [
"4000,19000"
"8000,19000"
"8000,17000"
"8250,17000"
]
)
start *177 (BdJunction
uid 509,0
ps "OnConnectorStrategy"
shape (Circle
uid 510,0
va (VaSet
vasetType 1
)
xt "3600,18600,4400,19400"
radius 400
)
)
end &130
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 514,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "6000,20100,11000,21000"
st "clk50_ibufg"
blo "6000,20800"
tm "WireNameMgr"
)
)
on &105
)
*178 (Wire
uid 517,0
optionalChildren [
*179 (BdJunction
uid 895,0
ps "OnConnectorStrategy"
shape (Circle
uid 896,0
va (VaSet
vasetType 1
)
xt "11600,18600,12400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 518,0
va (VaSet
vasetType 3
)
xt "8000,17000,12250,19000"
pts [
"8000,19000"
"12000,19000"
"12000,17000"
"12250,17000"
]
)
start &176
end &137
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 520,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "10000,20100,15000,21000"
st "clk50_ibufg"
blo "10000,20800"
tm "WireNameMgr"
)
)
on &105
)
*180 (Wire
uid 523,0
shape (OrthoPolyLine
uid 524,0
va (VaSet
vasetType 3
)
xt "12000,17000,16250,19000"
pts [
"12000,19000"
"16000,19000"
"16000,17000"
"16250,17000"
]
)
start &179
end &144
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 526,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "14000,15100,19000,16000"
st "clk50_ibufg"
blo "14000,15800"
tm "WireNameMgr"
)
)
on &105
)
*181 (Wire
uid 527,0
optionalChildren [
*182 (BdJunction
uid 531,0
ps "OnConnectorStrategy"
shape (Circle
uid 532,0
va (VaSet
vasetType 1
)
xt "-30400,26600,-29600,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 528,0
va (VaSet
vasetType 3
)
xt "-30000,24000,-25750,27000"
pts [
"-29750,24000"
"-30000,24000"
"-30000,27000"
"-26000,27000"
"-26000,24000"
"-25750,24000"
]
)
start &29
end &36
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 530,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-41000,25100,-36000,26000"
st "clk50_ibufg"
blo "-41000,25800"
tm "WireNameMgr"
)
)
on &105
)
*183 (Wire
uid 533,0
optionalChildren [
*184 (BdJunction
uid 537,0
ps "OnConnectorStrategy"
shape (Circle
uid 538,0
va (VaSet
vasetType 1
)
xt "-34400,26600,-33600,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
)
xt "-34000,24000,-30000,27000"
pts [
"-30000,27000"
"-34000,27000"
"-34000,24000"
"-33750,24000"
]
)
start &182
end &22
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 536,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-38000,26100,-33000,27000"
st "clk50_ibufg"
blo "-38000,26800"
tm "WireNameMgr"
)
)
on &105
)
*185 (Wire
uid 539,0
optionalChildren [
*186 (BdJunction
uid 543,0
ps "OnConnectorStrategy"
shape (Circle
uid 544,0
va (VaSet
vasetType 1
)
xt "-38400,26600,-37600,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "-38000,24000,-34000,27000"
pts [
"-34000,27000"
"-38000,27000"
"-38000,24000"
"-37750,24000"
]
)
start &184
end &15
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 542,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-42000,18100,-37000,19000"
st "clk50_ibufg"
blo "-42000,18800"
tm "WireNameMgr"
)
)
on &105
)
*187 (Wire
uid 545,0
shape (OrthoPolyLine
uid 546,0
va (VaSet
vasetType 3
)
xt "-45000,27000,-38000,27000"
pts [
"-38000,27000"
"-45000,27000"
]
)
start &186
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 550,0
va (VaSet
font "lucida,8,0"
)
xt "-44000,26100,-39000,27000"
st "clk50_ibufg"
blo "-44000,26800"
tm "WireNameMgr"
)
)
on &105
)
*188 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
)
xt "-44000,22000,-37750,22000"
pts [
"-44000,22000"
"-37750,22000"
]
)
start &12
end &16
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
font "lucida,8,0"
)
xt "-44000,21100,-39500,22000"
st "ext_reset_i"
blo "-44000,21800"
tm "WireNameMgr"
)
)
on &151
)
*189 (Wire
uid 555,0
shape (OrthoPolyLine
uid 556,0
va (VaSet
vasetType 3
)
xt "-44000,6000,-17750,6000"
pts [
"-44000,6000"
"-17750,6000"
]
)
start &41
end &43
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 558,0
va (VaSet
font "lucida,8,0"
)
xt "-44000,5100,-41300,6000"
st "clk50_i"
blo "-44000,5800"
tm "WireNameMgr"
)
)
on &156
)
*190 (Wire
uid 559,0
shape (OrthoPolyLine
uid 560,0
va (VaSet
vasetType 3
)
xt "-22250,22000,-17750,22000"
pts [
"-22250,22000"
"-17750,22000"
]
)
start &35
end &44
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 562,0
va (VaSet
font "lucida,8,0"
)
xt "-21000,21100,-18600,22000"
st "rst_po"
blo "-21000,21800"
tm "WireNameMgr"
)
)
on &106
)
*191 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
)
xt "-7250,15000,-1750,15000"
pts [
"-7250,15000"
"-1750,15000"
]
)
start &48
end &54
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 566,0
va (VaSet
font "lucida,8,0"
)
xt "-7000,14100,-1500,15000"
st "dcm1_locked"
blo "-7000,14800"
tm "WireNameMgr"
)
)
on &107
)
*192 (Wire
uid 567,0
shape (OrthoPolyLine
uid 568,0
va (VaSet
vasetType 3
)
xt "19750,15000,26250,15000"
pts [
"19750,15000"
"26250,15000"
]
)
start &145
end &70
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 570,0
va (VaSet
font "lucida,8,0"
)
xt "20000,14100,23500,15000"
st "rst_dcm1"
blo "20000,14800"
tm "WireNameMgr"
)
)
on &108
)
*193 (Wire
uid 571,0
optionalChildren [
&177
]
shape (OrthoPolyLine
uid 572,0
va (VaSet
vasetType 3
)
xt "-7250,17000,4250,19000"
pts [
"-7250,19000"
"4000,19000"
"4000,17000"
"4250,17000"
]
)
start &46
end &123
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
font "lucida,8,0"
)
xt "-7000,18100,-2000,19000"
st "clk50_ibufg"
blo "-7000,18800"
tm "WireNameMgr"
)
)
on &105
)
*194 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
)
xt "54750,18000,56250,18000"
pts [
"54750,18000"
"56250,18000"
]
)
start &85
end &94
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
font "lucida,8,0"
)
xt "55000,17100,56300,18000"
st "rpq"
blo "55000,17800"
tm "WireNameMgr"
)
)
on &157
)
*195 (Wire
uid 581,0
shape (OrthoPolyLine
uid 582,0
va (VaSet
vasetType 3
)
xt "59750,18000,61250,18000"
pts [
"59750,18000"
"61250,18000"
]
)
start &92
end &101
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 584,0
va (VaSet
font "lucida,8,0"
)
xt "60000,17100,61800,18000"
st "rpq2"
blo "60000,17800"
tm "WireNameMgr"
)
)
on &158
)
*196 (Wire
uid 585,0
shape (OrthoPolyLine
uid 586,0
va (VaSet
vasetType 3
)
xt "64750,18000,70000,18000"
pts [
"64750,18000"
"70000,18000"
]
)
start &99
end &160
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
font "lucida,8,0"
)
xt "65000,17100,67700,18000"
st "reset_o"
blo "65000,17800"
tm "WireNameMgr"
)
)
on &159
)
*197 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
)
xt "49000,20000,51250,20000"
pts [
"49000,20000"
"51250,20000"
]
)
end &86
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
va (VaSet
font "lucida,8,0"
)
xt "50000,19100,51100,20000"
st "clk"
blo "50000,19800"
tm "WireNameMgr"
)
)
on &109
)
*198 (Wire
uid 597,0
shape (OrthoPolyLine
uid 598,0
va (VaSet
vasetType 3
)
xt "55000,20000,56250,20000"
pts [
"55000,20000"
"56250,20000"
]
)
end &93
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 602,0
va (VaSet
font "lucida,8,0"
)
xt "55000,19100,56100,20000"
st "clk"
blo "55000,19800"
tm "WireNameMgr"
)
)
on &109
)
*199 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "60000,20000,61250,20000"
pts [
"60000,20000"
"61250,20000"
]
)
end &100
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
font "lucida,8,0"
)
xt "60000,19100,61100,20000"
st "clk"
blo "60000,19800"
tm "WireNameMgr"
)
)
on &109
)
*200 (Wire
uid 609,0
shape (OrthoPolyLine
uid 610,0
va (VaSet
vasetType 3
)
xt "-7250,8000,12250,8000"
pts [
"-7250,8000"
"12250,8000"
]
)
start &45
end &62
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 612,0
va (VaSet
font "lucida,8,0"
)
xt "-7000,7100,-4900,8000"
st "clk40"
blo "-7000,7800"
tm "WireNameMgr"
)
)
on &110
)
*201 (Wire
uid 613,0
optionalChildren [
*202 (BdJunction
uid 1036,0
ps "OnConnectorStrategy"
shape (Circle
uid 1037,0
va (VaSet
vasetType 1
)
xt "46600,17600,47400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 614,0
va (VaSet
vasetType 3
)
xt "46658,18000,51250,18000"
pts [
"46658,18000"
"51250,18000"
]
)
start &79
end &87
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 616,0
va (VaSet
font "lucida,8,0"
)
xt "47000,17100,50100,18000"
st "rst_early"
blo "47000,17800"
tm "WireNameMgr"
)
)
on &111
)
*203 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "36750,9000,47000,9000"
pts [
"36750,9000"
"47000,9000"
]
)
start &71
end &165
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
font "lucida,8,0"
)
xt "38000,8100,39100,9000"
st "clk"
blo "38000,8800"
tm "WireNameMgr"
)
)
on &109
)
*204 (Wire
uid 623,0
shape (OrthoPolyLine
uid 624,0
va (VaSet
vasetType 3
)
xt "36750,12000,70000,12000"
pts [
"36750,12000"
"70000,12000"
]
)
start &72
end &161
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 628,0
va (VaSet
font "lucida,8,0"
)
xt "65000,11100,68000,12000"
st "clk2x_o"
blo "65000,11800"
tm "WireNameMgr"
)
)
on &162
)
*205 (Wire
uid 629,0
shape (OrthoPolyLine
uid 630,0
va (VaSet
vasetType 3
)
xt "36750,18000,42250,18000"
pts [
"36750,18000"
"42250,18000"
]
)
start &73
end &78
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 632,0
va (VaSet
font "lucida,8,0"
)
xt "37000,17100,42500,18000"
st "dcm2_locked"
blo "37000,17800"
tm "WireNameMgr"
)
)
on &112
)
*206 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "2658,15000,4250,15000"
pts [
"2658,15000"
"4250,15000"
]
)
start &55
end &122
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
font "lucida,8,0"
)
xt "3000,14100,4300,15000"
st "rq0"
blo "3000,14800"
tm "WireNameMgr"
)
)
on &113
)
*207 (Wire
uid 637,0
shape (OrthoPolyLine
uid 638,0
va (VaSet
vasetType 3
)
xt "7750,15000,8250,15000"
pts [
"7750,15000"
"8250,15000"
]
)
start &124
end &129
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 640,0
va (VaSet
font "lucida,8,0"
)
xt "7000,14100,8300,15000"
st "rq1"
blo "7000,14800"
tm "WireNameMgr"
)
)
on &114
)
*208 (Wire
uid 641,0
shape (OrthoPolyLine
uid 642,0
va (VaSet
vasetType 3
)
xt "11750,15000,12250,15000"
pts [
"11750,15000"
"12250,15000"
]
)
start &131
end &136
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 644,0
va (VaSet
font "lucida,8,0"
)
xt "11000,14100,12300,15000"
st "rq2"
blo "11000,14800"
tm "WireNameMgr"
)
)
on &115
)
*209 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
)
xt "15750,15000,16250,15000"
pts [
"15750,15000"
"16250,15000"
]
)
start &138
end &143
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 648,0
va (VaSet
font "lucida,8,0"
)
xt "15000,14100,16300,15000"
st "rq3"
blo "15000,14800"
tm "WireNameMgr"
)
)
on &116
)
*210 (Wire
uid 649,0
shape (OrthoPolyLine
uid 650,0
va (VaSet
vasetType 3
)
xt "3000,5000,12250,5000"
pts [
"3000,5000"
"12250,5000"
]
)
start &149
end &64
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
font "lucida,8,0"
)
xt "3000,4100,9100,5000"
st "ext_clock_sel_i"
blo "3000,4800"
tm "WireNameMgr"
)
)
on &150
)
*211 (Wire
uid 655,0
shape (OrthoPolyLine
uid 656,0
va (VaSet
vasetType 3
)
xt "-34250,22000,-33750,22000"
pts [
"-34250,22000"
"-33750,22000"
]
)
start &14
end &23
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
font "lucida,8,0"
)
xt "-36000,21100,-33300,22000"
st "por_q0"
blo "-36000,21800"
tm "WireNameMgr"
)
)
on &117
)
*212 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "-30250,22000,-29750,22000"
pts [
"-30250,22000"
"-29750,22000"
]
)
start &21
end &30
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 662,0
va (VaSet
font "lucida,8,0"
)
xt "-32000,21100,-29300,22000"
st "por_q1"
blo "-32000,21800"
tm "WireNameMgr"
)
)
on &118
)
*213 (Wire
uid 663,0
shape (OrthoPolyLine
uid 664,0
va (VaSet
vasetType 3
)
xt "-26250,22000,-25750,22000"
pts [
"-26250,22000"
"-25750,22000"
]
)
start &28
end &37
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 666,0
va (VaSet
font "lucida,8,0"
)
xt "-28000,21100,-25300,22000"
st "por_q2"
blo "-28000,21800"
tm "WireNameMgr"
)
)
on &119
)
*214 (Wire
uid 667,0
shape (OrthoPolyLine
uid 668,0
va (VaSet
vasetType 3
)
xt "18750,8000,26250,8000"
pts [
"18750,8000"
"23000,8000"
"26250,8000"
]
)
start &61
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
va (VaSet
font "lucida,8,0"
)
xt "19000,7100,21800,8000"
st "clk_raw"
blo "19000,7800"
tm "WireNameMgr"
)
)
on &120
)
*215 (Wire
uid 671,0
shape (OrthoPolyLine
uid 672,0
va (VaSet
vasetType 3
)
xt "3000,9000,12250,9000"
pts [
"3000,9000"
"12250,9000"
]
)
start &152
end &63
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 676,0
va (VaSet
font "lucida,8,0"
)
xt "4000,8100,7300,9000"
st "ext_clk_i"
blo "4000,8800"
tm "WireNameMgr"
)
)
on &155
)
*216 (Wire
uid 937,0
shape (OrthoPolyLine
uid 938,0
va (VaSet
vasetType 3
)
xt "52000,9000,70000,9000"
pts [
"52000,9000"
"70000,9000"
]
)
start &167
end &153
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 940,0
va (VaSet
font "charter,8,0"
)
xt "65000,8000,66800,9000"
st "clk_o"
blo "65000,8800"
tm "WireNameMgr"
)
)
on &154
)
*217 (Wire
uid 1030,0
shape (OrthoPolyLine
uid 1031,0
va (VaSet
vasetType 3
)
xt "47000,18000,70000,25000"
pts [
"47000,18000"
"47000,25000"
"70000,25000"
]
)
start &202
end &163
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1035,0
va (VaSet
font "charter,8,0"
)
xt "66000,24000,69000,25000"
st "rst_early"
blo "66000,24800"
tm "WireNameMgr"
)
)
on &111
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *218 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*219 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "1000,68500,7500,69400"
st "Package List"
blo "1000,69200"
)
*220 (MLText
uid 44,0
va (VaSet
font "courier,8,0"
)
xt "1000,69400,17500,73000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
uid 46,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*222 (Text
uid 47,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*223 (MLText
uid 48,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*224 (Text
uid 49,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*225 (MLText
uid 50,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*226 (Text
uid 51,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*227 (MLText
uid 52,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1595,2,3204,1200"
viewArea "-47845,-20330,75333,70943"
cachedDiagramExtent "-51500,0,413167,110200"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-69000,-51000"
lastUid 1184,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*229 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*230 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-950,0,8950,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
va (VaSet
font "charter,10,1"
)
xt "-450,3050,3450,4350"
st "Library"
blo "-450,4050"
)
*232 (Text
va (VaSet
font "charter,10,1"
)
xt "-450,4350,8450,5650"
st "MWComponent"
blo "-450,5350"
)
*233 (Text
va (VaSet
font "charter,10,1"
)
xt "-450,5650,1650,6950"
st "U_0"
blo "-450,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-7450,1050,-7450,1050"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
va (VaSet
font "charter,10,1"
)
xt "0,3050,3900,4350"
st "Library"
blo "0,4050"
tm "BdLibraryNameMgr"
)
*235 (Text
va (VaSet
font "charter,10,1"
)
xt "0,4350,8000,5650"
st "SaComponent"
blo "0,5350"
tm "CptNameMgr"
)
*236 (Text
va (VaSet
font "charter,10,1"
)
xt "0,5650,2100,6950"
st "U_0"
blo "0,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-7000,1050,-7000,1050"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*237 (Text
va (VaSet
font "charter,10,1"
)
xt "-700,3050,3200,4350"
st "Library"
blo "-700,4050"
)
*238 (Text
va (VaSet
font "charter,10,1"
)
xt "-700,4350,8700,5650"
st "VhdlComponent"
blo "-700,5350"
)
*239 (Text
va (VaSet
font "charter,10,1"
)
xt "-700,5650,1400,6950"
st "U_0"
blo "-700,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-7700,1050,-7700,1050"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1900,0,9900,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
va (VaSet
font "charter,10,1"
)
xt "-1400,3050,2500,4350"
st "Library"
blo "-1400,4050"
)
*241 (Text
va (VaSet
font "charter,10,1"
)
xt "-1400,4350,9400,5650"
st "VerilogComponent"
blo "-1400,5350"
)
*242 (Text
va (VaSet
font "charter,10,1"
)
xt "-1400,5650,700,6950"
st "U_0"
blo "-1400,6650"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-8400,1050,-8400,1050"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*243 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*244 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,1400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*245 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*246 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*247 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*248 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "clean,10,0"
)
xt "0,750,2000,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "clean,10,0"
)
xt "0,750,2000,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "-34000,52000,-27500,52900"
st "Declarations"
blo "-34000,52700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "-34000,52900,-31000,53800"
st "Ports:"
blo "-34000,53600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-34000,52000,-29500,52900"
st "Pre User:"
blo "-34000,52700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-34000,52000,-34000,52000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "-34000,63400,-25500,64300"
st "Diagram Signals:"
blo "-34000,64100"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-34000,52000,-28500,52900"
st "Post User:"
blo "-34000,52700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-34000,52000,-34000,52000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 37,0
usingSuid 1
emptyRow *249 (LEmptyRow
)
uid 54,0
optionalChildren [
*250 (RefLabelRowHdr
)
*251 (TitleRowHdr
)
*252 (FilterRowHdr
)
*253 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*254 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*255 (GroupColHdr
tm "GroupColHdrMgr"
)
*256 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*257 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*258 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*259 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*260 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*261 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk50_ibufg"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 3,0
)
)
uid 835,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_po"
t "std_logic"
o 24
suid 4,0
)
)
uid 837,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcm1_locked"
t "std_logic"
o 12
suid 5,0
)
)
uid 839,0
)
*265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_dcm1"
t "std_logic"
o 23
suid 6,0
)
)
uid 841,0
)
*266 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 8
suid 10,0
)
)
uid 849,0
)
*267 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_ulogic"
o 9
suid 11,0
)
)
uid 851,0
)
*268 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_early"
t "std_logic"
o 25
suid 12,0
)
)
uid 853,0
)
*269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcm2_locked"
t "std_logic"
o 13
suid 14,0
)
)
uid 857,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_q0"
t "std_logic"
o 14
suid 20,0
)
)
uid 861,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_q1"
t "std_logic"
o 15
suid 21,0
)
)
uid 863,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_q2"
t "std_logic"
o 16
suid 22,0
)
)
uid 865,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_raw"
t "std_logic"
o 11
suid 23,0
)
)
uid 867,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rq0"
t "std_ulogic"
o 19
suid 15,0
)
)
uid 871,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rq3"
t "std_ulogic"
o 22
suid 18,0
)
)
uid 873,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rq2"
t "std_ulogic"
o 21
suid 17,0
)
)
uid 875,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rq1"
t "std_ulogic"
o 20
suid 16,0
)
)
uid 877,0
)
*278 (LeafLogPort
port (LogicalPort
decl (Decl
n "ext_clock_sel_i"
t "std_logic"
o 3
suid 26,0
)
)
uid 897,0
)
*279 (LeafLogPort
port (LogicalPort
decl (Decl
n "ext_reset_i"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 27,0
)
)
uid 899,0
)
*280 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk_o"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 31,0
)
)
uid 983,0
)
*281 (LeafLogPort
port (LogicalPort
decl (Decl
n "ext_clk_i"
t "std_logic"
o 2
suid 32,0
)
)
uid 985,0
)
*282 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk50_i"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 33,0
)
)
uid 987,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rpq"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 34,0
)
)
uid 989,0
)
*284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rpq2"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 35,0
)
)
uid 991,0
)
*285 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reset_o"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 36,0
)
)
uid 993,0
)
*286 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk2x_o"
t "std_logic"
o 5
suid 37,0
)
)
uid 997,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*287 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *288 (MRCItem
litem &249
pos 25
dimension 20
)
uid 69,0
optionalChildren [
*289 (MRCItem
litem &250
pos 0
dimension 20
uid 70,0
)
*290 (MRCItem
litem &251
pos 1
dimension 23
uid 71,0
)
*291 (MRCItem
litem &252
pos 2
hidden 1
dimension 20
uid 72,0
)
*292 (MRCItem
litem &262
pos 7
dimension 20
uid 836,0
)
*293 (MRCItem
litem &263
pos 8
dimension 20
uid 838,0
)
*294 (MRCItem
litem &264
pos 9
dimension 20
uid 840,0
)
*295 (MRCItem
litem &265
pos 10
dimension 20
uid 842,0
)
*296 (MRCItem
litem &266
pos 11
dimension 20
uid 850,0
)
*297 (MRCItem
litem &267
pos 12
dimension 20
uid 852,0
)
*298 (MRCItem
litem &268
pos 13
dimension 20
uid 854,0
)
*299 (MRCItem
litem &269
pos 14
dimension 20
uid 858,0
)
*300 (MRCItem
litem &270
pos 15
dimension 20
uid 862,0
)
*301 (MRCItem
litem &271
pos 16
dimension 20
uid 864,0
)
*302 (MRCItem
litem &272
pos 17
dimension 20
uid 866,0
)
*303 (MRCItem
litem &273
pos 18
dimension 20
uid 868,0
)
*304 (MRCItem
litem &274
pos 19
dimension 20
uid 872,0
)
*305 (MRCItem
litem &275
pos 20
dimension 20
uid 874,0
)
*306 (MRCItem
litem &276
pos 21
dimension 20
uid 876,0
)
*307 (MRCItem
litem &277
pos 22
dimension 20
uid 878,0
)
*308 (MRCItem
litem &278
pos 0
dimension 20
uid 898,0
)
*309 (MRCItem
litem &279
pos 1
dimension 20
uid 900,0
)
*310 (MRCItem
litem &280
pos 2
dimension 20
uid 984,0
)
*311 (MRCItem
litem &281
pos 3
dimension 20
uid 986,0
)
*312 (MRCItem
litem &282
pos 4
dimension 20
uid 988,0
)
*313 (MRCItem
litem &283
pos 23
dimension 20
uid 990,0
)
*314 (MRCItem
litem &284
pos 24
dimension 20
uid 992,0
)
*315 (MRCItem
litem &285
pos 5
dimension 20
uid 994,0
)
*316 (MRCItem
litem &286
pos 6
dimension 20
uid 998,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*317 (MRCItem
litem &253
pos 0
dimension 20
uid 74,0
)
*318 (MRCItem
litem &255
pos 1
dimension 50
uid 75,0
)
*319 (MRCItem
litem &256
pos 2
dimension 100
uid 76,0
)
*320 (MRCItem
litem &257
pos 3
dimension 50
uid 77,0
)
*321 (MRCItem
litem &258
pos 4
dimension 100
uid 78,0
)
*322 (MRCItem
litem &259
pos 5
dimension 100
uid 79,0
)
*323 (MRCItem
litem &260
pos 6
dimension 50
uid 80,0
)
*324 (MRCItem
litem &261
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *325 (LEmptyRow
)
uid 83,0
optionalChildren [
*326 (RefLabelRowHdr
)
*327 (TitleRowHdr
)
*328 (FilterRowHdr
)
*329 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*330 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*331 (GroupColHdr
tm "GroupColHdrMgr"
)
*332 (NameColHdr
tm "GenericNameColHdrMgr"
)
*333 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*334 (InitColHdr
tm "GenericValueColHdrMgr"
)
*335 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*336 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*337 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *338 (MRCItem
litem &325
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*339 (MRCItem
litem &326
pos 0
dimension 20
uid 98,0
)
*340 (MRCItem
litem &327
pos 1
dimension 23
uid 99,0
)
*341 (MRCItem
litem &328
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*342 (MRCItem
litem &329
pos 0
dimension 20
uid 102,0
)
*343 (MRCItem
litem &331
pos 1
dimension 50
uid 103,0
)
*344 (MRCItem
litem &332
pos 2
dimension 100
uid 104,0
)
*345 (MRCItem
litem &333
pos 3
dimension 100
uid 105,0
)
*346 (MRCItem
litem &334
pos 4
dimension 50
uid 106,0
)
*347 (MRCItem
litem &335
pos 5
dimension 50
uid 107,0
)
*348 (MRCItem
litem &336
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
