(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvslt (bvnand (bvsmod bv_3 bv_4) (bvand bv_1 bv_0)) (bvsrem (bvnand #x19250c43  #xdc8294ac ) (bvnor bv_0 #x96bfcbe7 ))))
(assert (xor (bvugt (bvor #xbb12c890  #x8d9da190 ) (bvsub bv_0 #x97443481 )) (bvsle (bvxor bv_0 bv_1) (bvnand #xd8aa3e84  #x20dcb946 ))))
(assert (not (bvugt (bvlshr #x37e53602  bv_4) (bvsdiv bv_4 bv_0))))
(assert (xor (bvsle (bvsdiv #x0deb01d7  #x7c807f79 ) (bvxnor bv_3 #x34aeb26e )) (or (xor false true) (bvuge bv_3 bv_2))))
(assert (or (bvule (bvnor bv_1 #xe729f696 ) (bvudiv bv_2 bv_4)) (and (bvule bv_0 bv_3) (bvuge bv_0 #x5ed31b66 ))))
(check-sat)
(exit)
