; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+zve64d,+f,+d,+zfh,+zvfh \
; RUN:     -verify-machineinstrs < %s | FileCheck %s

declare {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2), ptr , i32, i32)
declare {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.mask.triscv_m4x2_i8_i8_5_2t.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i1>, i32, i32, i32)

define void @test_vlseg2ff_dead_value(ptr %base, i32 %vl, ptr %outvl) {
; CHECK-LABEL: test_vlseg2ff_dead_value:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vlseg2e16ff.v v8, (a0)
; CHECK-NEXT:    csrr a0, vl
; CHECK-NEXT:    sw a0, 0(a2)
; CHECK-NEXT:    ret
entry:
  %0 = tail call {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2) undef, ptr %base, i32 %vl, i32 4)
  %1 = extractvalue {target("riscv_m4x2", i8, i8, 5, 2), i32} %0, 1
  store i32 %1, ptr %outvl
  ret void
}

define void @test_vlseg2ff_mask_dead_value(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, i32 %vl, <vscale x 16 x i1> %mask, ptr %outvl) {
; CHECK-LABEL: test_vlseg2ff_mask_dead_value:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, mu
; CHECK-NEXT:    vlseg2e16ff.v v8, (a0), v0.t
; CHECK-NEXT:    csrr a0, vl
; CHECK-NEXT:    sw a0, 0(a2)
; CHECK-NEXT:    ret
entry:
  %0 = tail call {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.mask.triscv_m4x2_i8_i8_5_2t.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i1> %mask, i32 %vl, i32 1, i32 4)
  %1 = extractvalue {target("riscv_m4x2", i8, i8, 5, 2), i32} %0, 1
  store i32 %1, ptr %outvl
  ret void
}

define <vscale x 16 x i16> @test_vlseg2ff_dead_vl(ptr %base, i32 %vl) {
; CHECK-LABEL: test_vlseg2ff_dead_vl:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vlseg2e16ff.v v4, (a0)
; CHECK-NEXT:    ret
entry:
  %0 = tail call {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2) undef, ptr %base, i32 %vl, i32 4)
  %1 = extractvalue {target("riscv_m4x2", i8, i8, 5, 2), i32} %0, 0
  %2 = call <vscale x 16 x i16> @llvm.riscv.vector.extract.nxv16i16.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2) %1, i32 1)
  ret <vscale x 16 x i16> %2
}

define <vscale x 16 x i16> @test_vlseg2ff_mask_dead_vl(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, i32 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vlseg2ff_mask_dead_vl:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vmv4r.v v4, v8
; CHECK-NEXT:    vmv4r.v v8, v12
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, mu
; CHECK-NEXT:    vlseg2e16ff.v v4, (a0), v0.t
; CHECK-NEXT:    ret
entry:
  %0 = tail call {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.mask.triscv_m4x2_i8_i8_5_2t.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i1> %mask, i32 %vl, i32 1, i32 4)
  %1 = extractvalue {target("riscv_m4x2", i8, i8, 5, 2), i32} %0, 0
  %2 = call <vscale x 16 x i16> @llvm.riscv.vector.extract.nxv16i16.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2) %1, i32 1)
  ret <vscale x 16 x i16> %2
}

define void @test_vlseg2ff_dead_all(ptr %base, i32 %vl) {
; CHECK-LABEL: test_vlseg2ff_dead_all:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vlseg2e16ff.v v8, (a0)
; CHECK-NEXT:    ret
entry:
  tail call {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2) undef, ptr %base, i32 %vl, i32 4)
  ret void
}

define void @test_vlseg2ff_mask_dead_all(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, i32 %vl, <vscale x 16 x i1> %mask) {
; CHECK-LABEL: test_vlseg2ff_mask_dead_all:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, mu
; CHECK-NEXT:    vlseg2e16ff.v v8, (a0), v0.t
; CHECK-NEXT:    ret
entry:
  tail call {target("riscv_m4x2", i8, i8, 5, 2), i32} @llvm.riscv.vlseg2ff.mask.triscv_m4x2_i8_i8_5_2t.nxv16i1(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i1> %mask, i32 %vl, i32 1, i32 4)
  ret void
}
