#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56b43ee8ba00 .scope module, "riscv_top_tb" "riscv_top_tb" 2 1;
 .timescale 0 0;
v0x56b43eee5fd0_0 .var "clk", 0 0;
v0x56b43eee6070_0 .var "reset", 0 0;
S_0x56b43ee8b5c0 .scope module, "uut" "riscv_top" 2 4, 3 1 0, S_0x56b43ee8ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x56b43eef7a80 .functor AND 1, v0x56b43eee0d60_0, L_0x56b43eef72c0, C4<1>, C4<1>;
v0x56b43eee4670_0 .net *"_ivl_17", 0 0, L_0x56b43eef7a80;  1 drivers
v0x56b43eee4750_0 .net *"_ivl_18", 31 0, L_0x56b43eef7b40;  1 drivers
L_0x7a53017571c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56b43eee4830_0 .net/2u *"_ivl_20", 31 0, L_0x7a53017571c8;  1 drivers
v0x56b43eee4920_0 .net *"_ivl_22", 31 0, L_0x56b43eef7ce0;  1 drivers
v0x56b43eee4a00_0 .net "alu_control", 3 0, v0x56b43eeb9b80_0;  1 drivers
v0x56b43eee4b10_0 .net "alu_input2", 31 0, L_0x56b43eee7170;  1 drivers
v0x56b43eee4bd0_0 .net "alu_op", 1 0, v0x56b43eee0bb0_0;  1 drivers
v0x56b43eee4cc0_0 .net "alu_result", 31 0, v0x56b43eee0600_0;  1 drivers
v0x56b43eee4dd0_0 .net "alu_src", 0 0, v0x56b43eee0cc0_0;  1 drivers
v0x56b43eee4f00_0 .net "branch", 0 0, v0x56b43eee0d60_0;  1 drivers
v0x56b43eee4fa0_0 .net "clk", 0 0, v0x56b43eee5fd0_0;  1 drivers
v0x56b43eee5040_0 .net "funct3", 2 0, L_0x56b43eee6760;  1 drivers
v0x56b43eee50e0_0 .net "funct7", 6 0, L_0x56b43eee6a60;  1 drivers
v0x56b43eee51b0_0 .net "imm", 31 0, v0x56b43eee2390_0;  1 drivers
v0x56b43eee5280_0 .net "instruction", 31 0, L_0x56b43eee6460;  1 drivers
v0x56b43eee5320_0 .net "mem_data", 31 0, L_0x56b43eef7760;  1 drivers
v0x56b43eee53c0_0 .net "mem_read", 0 0, v0x56b43eee0e30_0;  1 drivers
v0x56b43eee54b0_0 .net "mem_to_reg", 0 0, v0x56b43eee0ef0_0;  1 drivers
v0x56b43eee5550_0 .net "mem_write", 0 0, v0x56b43eee1000_0;  1 drivers
v0x56b43eee5640_0 .net "opcode", 6 0, L_0x56b43eee6520;  1 drivers
v0x56b43eee56e0_0 .net "pc_current", 31 0, v0x56b43eee32b0_0;  1 drivers
v0x56b43eee57d0_0 .net "pc_next", 31 0, L_0x56b43eef7de0;  1 drivers
v0x56b43eee5870_0 .net "rd", 4 0, L_0x56b43eee66c0;  1 drivers
v0x56b43eee5940_0 .net "reg_data1", 31 0, L_0x56b43eee6d70;  1 drivers
v0x56b43eee5a30_0 .net "reg_data2", 31 0, L_0x56b43eee7010;  1 drivers
v0x56b43eee5b40_0 .net "reg_write", 0 0, v0x56b43eee11a0_0;  1 drivers
v0x56b43eee5c30_0 .net "reset", 0 0, v0x56b43eee6070_0;  1 drivers
v0x56b43eee5cd0_0 .net "rs1", 4 0, L_0x56b43eee6850;  1 drivers
v0x56b43eee5d70_0 .net "rs2", 4 0, L_0x56b43eee6970;  1 drivers
v0x56b43eee5e10_0 .net "write_back_data", 31 0, L_0x56b43eef78f0;  1 drivers
v0x56b43eee5ee0_0 .net "zero", 0 0, L_0x56b43eef72c0;  1 drivers
L_0x56b43eee6520 .part L_0x56b43eee6460, 0, 7;
L_0x56b43eee66c0 .part L_0x56b43eee6460, 7, 5;
L_0x56b43eee6760 .part L_0x56b43eee6460, 12, 3;
L_0x56b43eee6850 .part L_0x56b43eee6460, 15, 5;
L_0x56b43eee6970 .part L_0x56b43eee6460, 20, 5;
L_0x56b43eee6a60 .part L_0x56b43eee6460, 25, 7;
L_0x56b43eee7170 .functor MUXZ 32, L_0x56b43eee7010, v0x56b43eee2390_0, v0x56b43eee0cc0_0, C4<>;
L_0x56b43eef78f0 .functor MUXZ 32, v0x56b43eee0600_0, L_0x56b43eef7760, v0x56b43eee0ef0_0, C4<>;
L_0x56b43eef7b40 .arith/sum 32, v0x56b43eee32b0_0, v0x56b43eee2390_0;
L_0x56b43eef7ce0 .arith/sum 32, v0x56b43eee32b0_0, L_0x7a53017571c8;
L_0x56b43eef7de0 .functor MUXZ 32, L_0x56b43eef7ce0, L_0x56b43eef7b40, L_0x56b43eef7a80, C4<>;
S_0x56b43ee8b180 .scope module, "ac" "alu_control" 3 57, 4 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x56b43eeb9b80_0 .var "alu_control", 3 0;
v0x56b43eedfda0_0 .net "alu_op", 1 0, v0x56b43eee0bb0_0;  alias, 1 drivers
v0x56b43eedfe80_0 .net "funct3", 2 0, L_0x56b43eee6760;  alias, 1 drivers
v0x56b43eedff40_0 .net "funct7", 6 0, L_0x56b43eee6a60;  alias, 1 drivers
E_0x56b43ee92920 .event anyedge, v0x56b43eedfda0_0, v0x56b43eedff40_0, v0x56b43eedfe80_0;
S_0x56b43eee00a0 .scope module, "alu_core" "alu" 3 65, 5 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7a53017570f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56b43eee02c0_0 .net/2u *"_ivl_0", 31 0, L_0x7a53017570f0;  1 drivers
v0x56b43eee03c0_0 .net "a", 31 0, L_0x56b43eee6d70;  alias, 1 drivers
v0x56b43eee04a0_0 .net "alu_control", 3 0, v0x56b43eeb9b80_0;  alias, 1 drivers
v0x56b43eee0540_0 .net "b", 31 0, L_0x56b43eee7170;  alias, 1 drivers
v0x56b43eee0600_0 .var "result", 31 0;
v0x56b43eee0730_0 .net "zero", 0 0, L_0x56b43eef72c0;  alias, 1 drivers
E_0x56b43ee92bd0 .event anyedge, v0x56b43eeb9b80_0, v0x56b43eee03c0_0, v0x56b43eee0540_0;
L_0x56b43eef72c0 .cmp/eq 32, v0x56b43eee0600_0, L_0x7a53017570f0;
S_0x56b43eee0890 .scope module, "cu" "control_unit" 3 38, 6 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "alu_src";
    .port_info 2 /OUTPUT 1 "mem_to_reg";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "alu_op";
v0x56b43eee0bb0_0 .var "alu_op", 1 0;
v0x56b43eee0cc0_0 .var "alu_src", 0 0;
v0x56b43eee0d60_0 .var "branch", 0 0;
v0x56b43eee0e30_0 .var "mem_read", 0 0;
v0x56b43eee0ef0_0 .var "mem_to_reg", 0 0;
v0x56b43eee1000_0 .var "mem_write", 0 0;
v0x56b43eee10c0_0 .net "opcode", 6 0, L_0x56b43eee6520;  alias, 1 drivers
v0x56b43eee11a0_0 .var "reg_write", 0 0;
E_0x56b43ee7d4f0 .event anyedge, v0x56b43eee10c0_0;
S_0x56b43eee13b0 .scope module, "dmem" "data_memory" 3 71, 7 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x56b43eee1620_0 .net *"_ivl_0", 31 0, L_0x56b43eef7400;  1 drivers
v0x56b43eee1720_0 .net *"_ivl_3", 7 0, L_0x56b43eef74a0;  1 drivers
v0x56b43eee1800_0 .net *"_ivl_4", 9 0, L_0x56b43eef75d0;  1 drivers
L_0x7a5301757138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56b43eee18c0_0 .net *"_ivl_7", 1 0, L_0x7a5301757138;  1 drivers
L_0x7a5301757180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56b43eee19a0_0 .net/2u *"_ivl_8", 31 0, L_0x7a5301757180;  1 drivers
v0x56b43eee1ad0_0 .net "addr", 31 0, v0x56b43eee0600_0;  alias, 1 drivers
v0x56b43eee1b90_0 .net "clk", 0 0, v0x56b43eee5fd0_0;  alias, 1 drivers
v0x56b43eee1c30_0 .net "mem_read", 0 0, v0x56b43eee0e30_0;  alias, 1 drivers
v0x56b43eee1d00_0 .net "mem_write", 0 0, v0x56b43eee1000_0;  alias, 1 drivers
v0x56b43eee1dd0 .array "memory", 255 0, 31 0;
v0x56b43eee1e70_0 .net "read_data", 31 0, L_0x56b43eef7760;  alias, 1 drivers
v0x56b43eee1f30_0 .net "write_data", 31 0, L_0x56b43eee7010;  alias, 1 drivers
E_0x56b43eec50f0 .event posedge, v0x56b43eee1b90_0;
L_0x56b43eef7400 .array/port v0x56b43eee1dd0, L_0x56b43eef75d0;
L_0x56b43eef74a0 .part v0x56b43eee0600_0, 2, 8;
L_0x56b43eef75d0 .concat [ 8 2 0 0], L_0x56b43eef74a0, L_0x7a5301757138;
L_0x56b43eef7760 .functor MUXZ 32, L_0x7a5301757180, L_0x56b43eef7400, v0x56b43eee0e30_0, C4<>;
S_0x56b43eee2110 .scope module, "ig" "imm_generator" 3 52, 8 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x56b43eee2390_0 .var "imm_out", 31 0;
v0x56b43eee2490_0 .net "instruction", 31 0, L_0x56b43eee6460;  alias, 1 drivers
v0x56b43eee2570_0 .net "opcode", 6 0, L_0x56b43eee70d0;  1 drivers
E_0x56b43eee2310 .event anyedge, v0x56b43eee2570_0, v0x56b43eee2490_0;
L_0x56b43eee70d0 .part L_0x56b43eee6460, 0, 7;
S_0x56b43eee2690 .scope module, "imem" "instruction_memory" 3 26, 9 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x56b43eee6460 .functor BUFZ 32, L_0x56b43eee6130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56b43eee28b0_0 .net *"_ivl_0", 31 0, L_0x56b43eee6130;  1 drivers
v0x56b43eee29b0_0 .net *"_ivl_3", 7 0, L_0x56b43eee6200;  1 drivers
v0x56b43eee2a90_0 .net *"_ivl_4", 9 0, L_0x56b43eee62d0;  1 drivers
L_0x7a5301757018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56b43eee2b80_0 .net *"_ivl_7", 1 0, L_0x7a5301757018;  1 drivers
v0x56b43eee2c60_0 .net "addr", 31 0, v0x56b43eee32b0_0;  alias, 1 drivers
v0x56b43eee2d90_0 .net "instruction", 31 0, L_0x56b43eee6460;  alias, 1 drivers
v0x56b43eee2e50 .array "memory", 255 0, 31 0;
L_0x56b43eee6130 .array/port v0x56b43eee2e50, L_0x56b43eee62d0;
L_0x56b43eee6200 .part v0x56b43eee32b0_0, 2, 8;
L_0x56b43eee62d0 .concat [ 8 2 0 0], L_0x56b43eee6200, L_0x7a5301757018;
S_0x56b43eee2f50 .scope module, "pc_reg" "program_counter" 3 21, 10 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0x56b43eee31c0_0 .net "clk", 0 0, v0x56b43eee5fd0_0;  alias, 1 drivers
v0x56b43eee32b0_0 .var "pc", 31 0;
v0x56b43eee3380_0 .net "pc_next", 31 0, L_0x56b43eef7de0;  alias, 1 drivers
v0x56b43eee3450_0 .net "reset", 0 0, v0x56b43eee6070_0;  alias, 1 drivers
E_0x56b43eee3160 .event posedge, v0x56b43eee3450_0, v0x56b43eee1b90_0;
S_0x56b43eee35c0 .scope module, "rf" "register_file" 3 46, 11 1 0, S_0x56b43ee8b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x56b43eee6d70 .functor BUFZ 32, L_0x56b43eee6b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56b43eee7010 .functor BUFZ 32, L_0x56b43eee6e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56b43eee38c0_0 .net *"_ivl_0", 31 0, L_0x56b43eee6b90;  1 drivers
v0x56b43eee39c0_0 .net *"_ivl_10", 6 0, L_0x56b43eee6ed0;  1 drivers
L_0x7a53017570a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56b43eee3aa0_0 .net *"_ivl_13", 1 0, L_0x7a53017570a8;  1 drivers
v0x56b43eee3b60_0 .net *"_ivl_2", 6 0, L_0x56b43eee6c30;  1 drivers
L_0x7a5301757060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56b43eee3c40_0 .net *"_ivl_5", 1 0, L_0x7a5301757060;  1 drivers
v0x56b43eee3d70_0 .net *"_ivl_8", 31 0, L_0x56b43eee6e30;  1 drivers
v0x56b43eee3e50_0 .net "clk", 0 0, v0x56b43eee5fd0_0;  alias, 1 drivers
v0x56b43eee3f40_0 .net "rd", 4 0, L_0x56b43eee66c0;  alias, 1 drivers
v0x56b43eee4020_0 .net "read_data1", 31 0, L_0x56b43eee6d70;  alias, 1 drivers
v0x56b43eee40e0_0 .net "read_data2", 31 0, L_0x56b43eee7010;  alias, 1 drivers
v0x56b43eee4180_0 .net "reg_write", 0 0, v0x56b43eee11a0_0;  alias, 1 drivers
v0x56b43eee4250 .array "registers", 31 0, 31 0;
v0x56b43eee42f0_0 .net "rs1", 4 0, L_0x56b43eee6850;  alias, 1 drivers
v0x56b43eee43b0_0 .net "rs2", 4 0, L_0x56b43eee6970;  alias, 1 drivers
v0x56b43eee4490_0 .net "write_data", 31 0, L_0x56b43eef78f0;  alias, 1 drivers
L_0x56b43eee6b90 .array/port v0x56b43eee4250, L_0x56b43eee6c30;
L_0x56b43eee6c30 .concat [ 5 2 0 0], L_0x56b43eee6850, L_0x7a5301757060;
L_0x56b43eee6e30 .array/port v0x56b43eee4250, L_0x56b43eee6ed0;
L_0x56b43eee6ed0 .concat [ 5 2 0 0], L_0x56b43eee6970, L_0x7a53017570a8;
    .scope S_0x56b43eee2f50;
T_0 ;
    %wait E_0x56b43eee3160;
    %load/vec4 v0x56b43eee3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56b43eee32b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56b43eee3380_0;
    %assign/vec4 v0x56b43eee32b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56b43eee2690;
T_1 ;
    %vpi_call 9 9 "$readmemh", "mem/program.hex", v0x56b43eee2e50 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56b43eee0890;
T_2 ;
    %wait E_0x56b43ee7d4f0;
    %load/vec4 v0x56b43eee10c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee11a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee1000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56b43eee0bb0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee11a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee1000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0d60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56b43eee0bb0_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee0cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee0ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee11a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee0e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee1000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56b43eee0bb0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee11a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee1000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56b43eee0bb0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee11a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee0e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee1000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee0d60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56b43eee0bb0_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56b43eee35c0;
T_3 ;
    %wait E_0x56b43eec50f0;
    %load/vec4 v0x56b43eee4180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x56b43eee3f40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56b43eee4490_0;
    %load/vec4 v0x56b43eee3f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56b43eee4250, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56b43eee2110;
T_4 ;
    %wait E_0x56b43eee2310;
    %load/vec4 v0x56b43eee2570_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56b43eee2490_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee2390_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56b43ee8b180;
T_5 ;
    %wait E_0x56b43ee92920;
    %load/vec4 v0x56b43eedfda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x56b43eedff40_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x56b43eedfe80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56b43eeb9b80_0, 0, 4;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56b43eee00a0;
T_6 ;
    %wait E_0x56b43ee92bd0;
    %load/vec4 v0x56b43eee04a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56b43eee0600_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x56b43eee03c0_0;
    %load/vec4 v0x56b43eee0540_0;
    %and;
    %store/vec4 v0x56b43eee0600_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x56b43eee03c0_0;
    %load/vec4 v0x56b43eee0540_0;
    %or;
    %store/vec4 v0x56b43eee0600_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x56b43eee03c0_0;
    %load/vec4 v0x56b43eee0540_0;
    %add;
    %store/vec4 v0x56b43eee0600_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x56b43eee03c0_0;
    %load/vec4 v0x56b43eee0540_0;
    %sub;
    %store/vec4 v0x56b43eee0600_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x56b43eee03c0_0;
    %load/vec4 v0x56b43eee0540_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0x56b43eee0600_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x56b43eee03c0_0;
    %load/vec4 v0x56b43eee0540_0;
    %or;
    %inv;
    %store/vec4 v0x56b43eee0600_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56b43eee13b0;
T_7 ;
    %wait E_0x56b43eec50f0;
    %load/vec4 v0x56b43eee1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56b43eee1f30_0;
    %load/vec4 v0x56b43eee1ad0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56b43eee1dd0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56b43ee8ba00;
T_8 ;
    %vpi_call 2 10 "$dumpfile", "riscv_top.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x56b43ee8ba00;
T_9 ;
    %vpi_call 2 16 "$dumpfile", "riscv_top.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56b43ee8ba00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee5fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56b43eee6070_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56b43eee6070_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x56b43ee8ba00;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x56b43eee5fd0_0;
    %inv;
    %store/vec4 v0x56b43eee5fd0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb/riscv_top_tb.v";
    "src/riscv_top.v";
    "src/alu_control.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/data_memory.v";
    "src/imm_generator.v";
    "src/instruction_memory.v";
    "src/program_counter.v";
    "src/register_file.v";
