$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module common_pkg $end
   $var wire 32 . NR_PRIO_BITS [31:0] $end
   $var wire 32 / NR_INDEX_BITS [31:0] $end
  $upscope $end
  $scope module tb_can_clic $end
   $var wire 3 ( entries[0] [2:0] $end
   $var wire 3 ) entries[1] [2:0] $end
   $var wire 3 * entries[2] [2:0] $end
   $var wire 3 + entries[3] [2:0] $end
   $var wire 1 # is_interrupt $end
   $var wire 4 $ index [3:0] $end
   $scope module dut $end
    $var wire 3 ( entries[0] [2:0] $end
    $var wire 3 ) entries[1] [2:0] $end
    $var wire 3 * entries[2] [2:0] $end
    $var wire 3 + entries[3] [2:0] $end
    $var wire 1 # is_interrupt $end
    $var wire 4 $ index [3:0] $end
    $var wire 3 % e [2:0] $end
    $var wire 4 & contender [3:0] $end
    $var wire 1 ' or_value $end
    $scope module unnamedblk1 $end
     $var wire 32 , i [31:0] $end
    $upscope $end
    $scope module unnamedblk2 $end
     $var wire 32 , i [31:0] $end
    $upscope $end
    $scope module unnamedblk3 $end
     $var wire 32 - pb [31:0] $end
     $scope module unnamedblk4 $end
      $var wire 32 , i [31:0] $end
     $upscope $end
     $scope module unnamedblk5 $end
      $var wire 32 , i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module unnamedblk6 $end
     $var wire 32 , i [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b0011 $
b110 %
b1000 &
0'
b101 (
b010 )
b001 *
b110 +
b00000000000000000000000000000100 ,
b11111111111111111111111111111111 -
b00000000000000000000000000000011 .
b00000000000000000000000000000010 /
#10000
b001 (
b011 *
b000 +
#20000
#30000
#40000
