<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/DIST/it/sw/amd64/xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml System_tl.twx System_tl.ncd -o System_tl.twr
System_tl.pcf -ucf System_dma_tl.ucf

</twCmdLine><twDesign>System_tl.ncd</twDesign><twDesignPath>System_tl.ncd</twDesignPath><twPCF>System_tl.pcf</twPCF><twPcfPath>System_tl.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.521</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.079</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twNet><twDel>0.521</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.079</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.521</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.528</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.072</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twNet><twDel>0.528</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.528</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="NETDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="24" twConstType="NETDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="25" twConstType="NETDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="26" twConstType="NETDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="27" twConstType="NETDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="28" twConstType="NETDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="29" twConstType="NETDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="30" twConstType="NETDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="31" twConstType="NETDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="32" twConstType="NETDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.838</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.012</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.838</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.012</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.838</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="33" twConstType="NETDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="34" twConstType="NETDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="35" twConstType="NETDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="36" twConstType="NETDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>1418</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>784</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.361</twMinPer></twConstHead><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y24.ENBU), 6 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.639</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>5.568</twTotPathDel><twClkSkew dest = "1.576" src = "1.334">-0.242</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y120.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.914</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_7_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ENBU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y24.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.610</twRouteDel><twTotDel>5.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.479</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.789</twTotPathDel><twClkSkew dest = "1.576" src = "1.273">-0.303</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp><twBEL>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y120.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.135</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_7_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ENBU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y24.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>4.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.792</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.415</twTotPathDel><twClkSkew dest = "1.576" src = "1.334">-0.242</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y120.D4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.761</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_7_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ENBU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y24.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.457</twRouteDel><twTotDel>4.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y24.ENBWRENL), 6 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.643</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>5.568</twTotPathDel><twClkSkew dest = "1.580" src = "1.334">-0.246</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y120.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.914</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_7_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y24.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.610</twRouteDel><twTotDel>5.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.483</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.789</twTotPathDel><twClkSkew dest = "1.580" src = "1.273">-0.307</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp><twBEL>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y120.D5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.135</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_7_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y24.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>4.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.796</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.415</twTotPathDel><twClkSkew dest = "1.580" src = "1.334">-0.246</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y120.D4</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.761</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_7_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y24.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y24.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.457</twRouteDel><twTotDel>4.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y27.ENBWRENL), 6 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.646</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>5.626</twTotPathDel><twClkSkew dest = "1.641" src = "1.334">-0.307</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.D1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.565</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;1&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y27.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y27.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>5.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.670</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>5.663</twTotPathDel><twClkSkew dest = "1.641" src = "1.273">-0.368</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp><twBEL>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.602</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;1&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y27.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y27.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.705</twRouteDel><twTotDel>5.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.834</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>5.438</twTotPathDel><twClkSkew dest = "1.641" src = "1.334">-0.307</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X29Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y135.D6</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.377</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y135.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;1&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_1_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y27.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y27.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.480</twRouteDel><twTotDel>5.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y18.ADDRBU11), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew dest = "0.769" src = "0.615">-0.154</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.ADDRBU11</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y18.ADDRBL11), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.289</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.434</twTotPathDel><twClkSkew dest = "0.760" src = "0.615">-0.145</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.ADDRBL11</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y18.ADDRBU10), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.452</twTotPathDel><twClkSkew dest = "0.769" src = "0.615">-0.154</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;11&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.ADDRBU10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="63" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" logResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" logResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/><twPinLimit anchorID="65" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.741</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114 (SLICE_X3Y108.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>0.259</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114</twDest><twTotPathDel>4.353</twTotPathDel><twClkSkew dest = "3.538" src = "3.721">0.183</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.642</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;127&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y108.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.142</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;115&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_114</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>3.784</twRouteDel><twTotDel>4.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_113 (SLICE_X3Y108.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>0.490</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_113</twDest><twTotPathDel>4.122</twTotPathDel><twClkSkew dest = "3.538" src = "3.721">0.183</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_113</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y96.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.145</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y118.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/dm_ce_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;113&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;115&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_113</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.568</twRouteDel><twTotDel>4.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33 (SLICE_X6Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>0.548</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twDest><twTotPathDel>4.285</twTotPathDel><twClkSkew dest = "1.377" src = "1.459">0.082</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.612</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r&lt;67&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r&lt;35&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>3.731</twRouteDel><twTotDel>4.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26 (SLICE_X6Y59.C6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="73"><twSlack>0.139</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26</twDest><twClkSkew dest = "3.856" src = "3.490">0.366</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_26_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_26</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>0.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27 (SLICE_X6Y59.D6), 1 path
</twPathRptBanner><twRacePath anchorID="74"><twSlack>0.140</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27</twDest><twClkSkew dest = "3.856" src = "3.490">0.366</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_27_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>0.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95 (SLICE_X7Y57.D6), 1 path
</twPathRptBanner><twRacePath anchorID="75"><twSlack>0.182</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95</twDest><twClkSkew dest = "3.825" src = "3.490">0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y57.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;95&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_95_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>0.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="76" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="77" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>39</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.666</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (OLOGIC_X0Y236.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>0.334</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.291</twTotPathDel><twClkSkew dest = "3.602" src = "3.772">0.170</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>2.924</twRouteDel><twTotDel>4.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>1.289</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.336</twTotPathDel><twClkSkew dest = "3.602" src = "3.772">0.170</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.CX</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>2.122</twRouteDel><twTotDel>3.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>0.339</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twTotPathDel>4.283</twTotPathDel><twClkSkew dest = "3.599" src = "3.772">0.173</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>2.916</twRouteDel><twTotDel>4.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>1.294</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.328</twTotPathDel><twClkSkew dest = "3.599" src = "3.772">0.173</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.CX</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>2.114</twRouteDel><twTotDel>3.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X3Y97.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.812</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>3.676</twTotPathDel><twClkSkew dest = "3.465" src = "3.772">0.307</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>3.135</twRouteDel><twTotDel>3.676</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6 (SLICE_X10Y100.C5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="88"><twSlack>0.408</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6</twDest><twClkSkew dest = "3.827" src = "3.508">0.319</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;6&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.713</twRouteDel><twTotDel>0.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7 (SLICE_X10Y100.D5), 1 path
</twPathRptBanner><twRacePath anchorID="89"><twSlack>0.420</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twDest><twClkSkew dest = "3.827" src = "3.508">0.319</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;7&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>0.944</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_2 (SLICE_X10Y101.C4), 1 path
</twPathRptBanner><twRacePath anchorID="90"><twSlack>0.570</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_2</twDest><twClkSkew dest = "3.825" src = "3.508">0.317</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y101.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000&lt;2&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_2</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.873</twRouteDel><twTotDel>1.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.662</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>1.338</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>3.386</twTotPathDel><twClkSkew dest = "3.629" src = "3.700">0.071</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.929</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.929</twRouteDel><twTotDel>3.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff (SLICE_X0Y130.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>1.941</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twTotPathDel>2.632</twTotPathDel><twClkSkew dest = "3.619" src = "3.841">0.222</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;31&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y130.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.175</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y130.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.175</twRouteDel><twTotDel>2.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (SLICE_X0Y131.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>2.061</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twTotPathDel>2.545</twTotPathDel><twClkSkew dest = "3.630" src = "3.819">0.189</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;39&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.067</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;36&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>2.067</twRouteDel><twTotDel>2.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (SLICE_X0Y48.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="98"><twSlack>0.061</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twClkSkew dest = "3.826" src = "3.531">0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A6), 1 path
</twPathRptBanner><twRacePath anchorID="99"><twSlack>0.339</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twClkSkew dest = "3.815" src = "3.567">0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;19&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.597</twRouteDel><twTotDel>0.792</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (SLICE_X0Y48.A4), 1 path
</twPathRptBanner><twRacePath anchorID="100"><twSlack>0.342</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[2].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twClkSkew dest = "3.826" src = "3.531">0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[2].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[2].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>0.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.905</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y80.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>3.095</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.442</twTotPathDel><twClkSkew dest = "3.408" src = "3.666">0.258</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y80.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>3.125</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.412</twTotPathDel><twClkSkew dest = "3.408" src = "3.666">0.258</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>1.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y80.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>3.491</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.046</twTotPathDel><twClkSkew dest = "3.408" src = "3.666">0.258</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>1.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y80.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="108"><twSlack>0.010</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.664" src = "3.418">0.246</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;4&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y80.A4), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>0.245</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.664" src = "3.410">0.254</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X24Y80.A5), 1 path
</twPathRptBanner><twRacePath anchorID="110"><twSlack>0.278</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.664" src = "3.410">0.254</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y80.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y80.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="111" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.890</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X24Y89.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>3.110</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.428</twTotPathDel><twClkSkew dest = "3.378" src = "3.635">0.257</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.950</twRouteDel><twTotDel>1.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X24Y89.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>3.359</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.179</twTotPathDel><twClkSkew dest = "3.378" src = "3.635">0.257</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.701</twRouteDel><twTotDel>1.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X24Y89.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>3.442</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "3.378" src = "3.635">0.257</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.618</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X24Y89.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="118"><twSlack>0.122</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.632" src = "3.381">0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X24Y89.A6), 1 path
</twPathRptBanner><twRacePath anchorID="119"><twSlack>0.163</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.632" src = "3.388">0.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>0.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X24Y89.A3), 1 path
</twPathRptBanner><twRacePath anchorID="120"><twSlack>0.326</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.632" src = "3.381">0.251</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X24Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>0.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="121" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         1.9 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.862</twMaxDel><twMinPer>3.676</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>0.038</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>0.062</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.881</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.881</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y273.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>0.083</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.840</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.840</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        1.9 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="134"><twSlack>1.027</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="135"><twSlack>1.001</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.279" src = "0.207">0.072</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y102.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y109.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y109.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>1.073</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;4&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="136"><twSlack>1.030</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="137"><twSlack>1.004</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="138"><twSlack>1.030</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="139"><twSlack>1.004</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>498854</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23925</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.970</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r (SLICE_X13Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twDest><twTotPathDel>4.607</twTotPathDel><twClkSkew dest = "3.538" src = "3.711">0.173</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>219</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.495</twRouteDel><twTotDel>4.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.229</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twDest><twTotPathDel>2.667</twTotPathDel><twClkSkew dest = "0.655" src = "0.674">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.576</twRouteDel><twTotDel>2.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (SLICE_X12Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.022</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twDest><twTotPathDel>4.602</twTotPathDel><twClkSkew dest = "3.540" src = "3.711">0.171</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>219</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>3.490</twRouteDel><twTotDel>4.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.236</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twDest><twTotPathDel>2.662</twTotPathDel><twClkSkew dest = "0.657" src = "0.674">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>2.662</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (SLICE_X12Y101.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twDest><twTotPathDel>4.600</twTotPathDel><twClkSkew dest = "3.540" src = "3.711">0.171</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>219</twFanCnt><twDelInfo twEdge="twRising">2.859</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>3.490</twRouteDel><twTotDel>4.600</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.238</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twDest><twTotPathDel>2.660</twTotPathDel><twClkSkew dest = "0.657" src = "0.674">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y106.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y102.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y101.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4 (SLICE_X31Y60.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4</twDest><twTotPathDel>0.540</twTotPathDel><twClkSkew dest = "3.627" src = "3.366">-0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X30Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_cmb&lt;4&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_4</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5 (SLICE_X31Y60.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5</twDest><twTotPathDel>0.544</twTotPathDel><twClkSkew dest = "3.627" src = "3.366">-0.261</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X30Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_be_cmb&lt;5&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_5</twBEL></twPathDel><twLogDel>0.237</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg2 (SLICE_X42Y72.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg2</twDest><twTotPathDel>0.642</twTotPathDel><twClkSkew dest = "3.567" src = "3.292">-0.275</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X39Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y72.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.457</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg2</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/Pi2ad_InitDone_reg2</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.457</twRouteDel><twTotDel>0.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="Inst_MB/clk_100_0000MHzPLL0"/><twPinLimit anchorID="161" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="Inst_MB/clk_100_0000MHzPLL0"/><twPinLimit anchorID="162" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y57.C" clockNet="Inst_MB/clk_100_0000MHzPLL0"/></twPinLimitRpt></twConst><twConst anchorID="163" twConstType="PERIOD" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>898</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>764</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.845</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (SLICE_X3Y97.AX), 4 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>3.216</twTotPathDel><twClkSkew dest = "3.465" src = "3.687">0.222</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.196</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X13Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.356</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>2.675</twRouteDel><twTotDel>3.216</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>3.060</twTotPathDel><twClkSkew dest = "3.465" src = "3.792">0.327</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X11Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>2.519</twRouteDel><twTotDel>3.060</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.208</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twTotPathDel>3.094</twTotPathDel><twClkSkew dest = "3.465" src = "3.717">0.252</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.196</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;2&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y112.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y97.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y97.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>2.553</twRouteDel><twTotDel>3.094</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X1Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.492</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>2.704</twTotPathDel><twClkSkew dest = "3.443" src = "3.792">0.349</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X11Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>1.610</twRouteDel><twTotDel>2.704</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.528</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>2.782</twTotPathDel><twClkSkew dest = "3.443" src = "3.687">0.244</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.196</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X13Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>1.688</twRouteDel><twTotDel>2.782</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X2Y83.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.593</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twDest><twTotPathDel>1.868</twTotPathDel><twClkSkew dest = "0.168" src = "0.131">-0.037</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y88.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>0.878</twRouteDel><twTotDel>1.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>53.0</twPctLog><twPctRoute>47.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1 (SLICE_X3Y81.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1</twDest><twTotPathDel>0.471</twTotPathDel><twClkSkew dest = "0.730" src = "0.671">-0.059</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (SLICE_X3Y97.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y97.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="8.750">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X3Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.226</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="8.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 (SLICE_X2Y81.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twDest><twTotPathDel>0.497</twTotPathDel><twClkSkew dest = "0.186" src = "0.168">-0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000&lt;0&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="182"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="183" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y84.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="184" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y86.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y91.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>11267</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4571</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.787</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl (SLICE_X0Y50.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.429</twTotPathDel><twClkSkew dest = "3.549" src = "3.702">0.153</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>3.402</twRouteDel><twTotDel>4.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.511</twTotPathDel><twClkSkew dest = "1.445" src = "1.462">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>3.599</twRouteDel><twTotDel>4.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twDest><twTotPathDel>4.456</twTotPathDel><twClkSkew dest = "1.445" src = "1.462">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.531</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.450</twRouteDel><twTotDel>4.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2 (SLICE_X32Y80.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.214</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/burst_32_reg</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2</twDest><twTotPathDel>4.346</twTotPathDel><twClkSkew dest = "3.347" src = "3.582">0.235</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/burst_32_reg</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X34Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/burst_32_reg</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/burst_32_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">2.661</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/burst_32_reg</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_pim_addr&lt;27&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/NPI_Addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2&lt;2&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>3.261</twRouteDel><twTotDel>4.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.794</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_27</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2</twDest><twTotPathDel>3.810</twTotPathDel><twClkSkew dest = "3.347" src = "3.538">0.191</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_27</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X44Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.104</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_pim_addr&lt;27&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/NPI_Addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2&lt;2&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2_2</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>2.704</twRouteDel><twTotDel>3.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl (SLICE_X0Y29.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twDest><twTotPathDel>4.458</twTotPathDel><twClkSkew dest = "3.613" src = "3.702">0.089</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>3.431</twRouteDel><twTotDel>4.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twDest><twTotPathDel>4.540</twTotPathDel><twClkSkew dest = "1.509" src = "1.462">-0.047</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>3.628</twRouteDel><twTotDel>4.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twDest><twTotPathDel>4.485</twTotPathDel><twClkSkew dest = "1.509" src = "1.462">-0.047</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y86.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.560</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y29.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.479</twRouteDel><twTotDel>4.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1 (SLICE_X10Y106.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_ba_r_1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "3.809" src = "3.521">-0.288</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_ba_r_1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X13Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_ba_r&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_ba_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y106.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_ba_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ba_mux_1</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35 (SLICE_X22Y81.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_35</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "3.704" src = "3.413">-0.291</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_35</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X25Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;36&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;35&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_29 (SLICE_X26Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_29</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_29</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew dest = "3.682" src = "3.411">-0.271</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_29</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_29</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;31&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;31&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_29</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="211" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y234.REV" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="212" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/></twPinLimitRpt></twConst><twConstRollupTable uID="33" anchorID="213"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.361" actualRollup="9.970" errors="0" errorRollup="0" items="1418" itemsRollup="511492"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.741" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.666" actualRollup="N/A" errors="0" errorRollup="0" items="39" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="3.662" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="1.905" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="1.890" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.970" actualRollup="N/A" errors="0" errorRollup="0" items="498854" itemsRollup="0"/><twConstRollup name="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" fullName="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.845" actualRollup="N/A" errors="0" errorRollup="0" items="898" itemsRollup="0"/><twConstRollup name="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.787" actualRollup="N/A" errors="0" errorRollup="0" items="11267" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="214">0</twUnmetConstCnt><twDataSheet anchorID="215" twNameLen="33"><twClk2SUList anchorID="216" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="217" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="218" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="219" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.673</twFallRise><twFallFall>1.697</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.673</twFallRise><twFallFall>1.697</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="220" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="221" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="222" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="223" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="224" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.805</twFallRise><twFallFall>1.829</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="225" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="226" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="227" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.673</twFallRise><twFallFall>1.697</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.673</twFallRise><twFallFall>1.697</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="228" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.787</twFallRise><twFallFall>1.811</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="229" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.838</twFallRise><twFallFall>1.862</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="230" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.792</twFallRise><twFallFall>1.816</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="231" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="232" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>9.643</twRiseRise><twFallRise>2.333</twFallRise><twRiseFall>4.188</twRiseFall><twFallFall>3.555</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="233"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>513038</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>38391</twConnCnt></twConstCov><twStats anchorID="234"><twMinPer>9.970</twMinPer><twFootnote number="1" /><twMaxFreq>100.301</twMaxFreq><twMaxFromToDel>4.741</twMaxFromToDel><twMaxNetDel>0.838</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Aug 14 18:59:31 2012 </twTimestamp></twFoot><twClientInfo anchorID="235"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 666 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
