POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,CLC,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,IDIV,CMP,XCHG,SAR,ADD,SAR,DB,XCHG,SAR,OR,CMP,SAR,IN,SAR,AND,XLAT,CMP,NOT,CMP,XCHG,SAR,AND,SAR,ADD,FIDIVR,XLAT,XCHG,SAR,AND,SUB,ADD,SAR,ADD,MOVSXD,XCHG,SAR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,XCHG,ADD,CLI,CMC,ADD,ADD,ADD,ADD,LOCK,AND,ADD,OR,DB,DB,ADD,JB,ADD,ADD,ADD,SUB,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,OR,ADD,OR,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADC,OR,CWDE,FLD,ADD,ADD,OR,AND,OR,PUSH,ADD,ADD,ADD,ADD,OR,SBB,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SUB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,SUB,ADD,ADC,ADD,DB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,JB,DB,JZ,ADD,PUSH,STD,ADD,ADD,ADD,INC,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,JZ,ADD,ADD,ADC,ADD,OR,ADD,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JO,DB,JZ,ADD,PUSH,ADD,ADD,ADD,POP,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ROR,ADD,ADD,ADD,XCHG,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD