# VHDL
This repository contains implementations of basic logic gates in Verilog using different modeling styles: Data Flow Modeling, Behavioral Modeling, and Structural Modeling. The designs provide a comprehensive overview of how to implement logic gates in Verilog.
