// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.2.0.18.0
// Netlist written on Mon Nov 21 20:43:30 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/afascetti/desktop/micropsfinalproject/e155finalproject/lattice/latticee155finalproject/source/impl_1/main.sv"
// file 1 "c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v"
// file 2 "c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd"
// file 3 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lscc/radiant/3.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lscc/radiant/3.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 23 "c:/lscc/radiant/3.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 24 "c:/lscc/radiant/3.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 25 "c:/lscc/radiant/3.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 26 "c:/lscc/radiant/3.2/ip/avant/rom/rtl/lscc_rom.v"
// file 27 "c:/lscc/radiant/3.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/3.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/3.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/3.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/3.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lscc/radiant/3.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lscc/radiant/3.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lscc/radiant/3.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lscc/radiant/3.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lscc/radiant/3.2/ip/pmi/pmi_add.v"
// file 37 "c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v"
// file 38 "c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v"
// file 40 "c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v"
// file 41 "c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v"
// file 42 "c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v"
// file 44 "c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v"
// file 45 "c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v"
// file 52 "c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input clk, input sck, input sdi, output pwm);
    
    (* is_clock=1, lineinfo="@0(7[25],7[28])" *) wire sck_c;
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc;
    
    wire GND_net, VCC_net, sdi_c, pwm_c;
    (* lineinfo="@0(11[18],11[33])" *) wire [47:0]flattenedMCUout;
    (* lineinfo="@0(11[35],11[53])" *) wire [47:0]newFlattenedMCUout;
    
    wire start, flattenedMCUout_47__N_49, n569;
    wire [1:0]nextstate_1__N_97;
    
    wire n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, 
        n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, 
        n69, n70, n71, n72, n85, n86, n87, n88, n89, n90, 
        n94;
    
    VHI i2 (.Z(VCC_net));
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(27[7],27[44])" *) LUT4 i37_4_lut (.A(n49), 
            .B(n51), .C(n50), .D(n52), .Z(n85));
    defparam i37_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i20_4_lut (.A(newFlattenedMCUout[29]), 
            .B(newFlattenedMCUout[44]), .C(flattenedMCUout[29]), .D(flattenedMCUout[44]), 
            .Z(n68));
    defparam i20_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i18_4_lut (.A(newFlattenedMCUout[3]), 
            .B(newFlattenedMCUout[14]), .C(flattenedMCUout[3]), .D(flattenedMCUout[14]), 
            .Z(n66));
    defparam i18_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i19_4_lut (.A(newFlattenedMCUout[16]), 
            .B(newFlattenedMCUout[0]), .C(flattenedMCUout[16]), .D(flattenedMCUout[0]), 
            .Z(n67));
    defparam i19_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i17_4_lut (.A(newFlattenedMCUout[27]), 
            .B(newFlattenedMCUout[30]), .C(flattenedMCUout[27]), .D(flattenedMCUout[30]), 
            .Z(n65));
    defparam i17_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i0 (.D(newFlattenedMCUout[0]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[0]));
    defparam flattenedMCUout_i0_i0.REGSET = "RESET";
    defparam flattenedMCUout_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(27[7],27[44])" *) LUT4 i42_4_lut (.A(n69), 
            .B(n71), .C(n70), .D(n72), .Z(n90));
    defparam i42_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(27[7],27[44])" *) LUT4 i46_4_lut (.A(n85), 
            .B(n87), .C(n86), .D(n88), .Z(n94));
    defparam i46_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(27[7],27[44])" *) LUT4 i41_4_lut (.A(n65), 
            .B(n67), .C(n66), .D(n68), .Z(n89));
    defparam i41_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@0(27[7],27[44])" *) LUT4 i47_3_lut (.A(n89), 
            .B(n94), .C(n90), .Z(flattenedMCUout_47__N_49));
    defparam i47_3_lut.INIT = "0xfefe";
    (* lineinfo="@0(8[25],8[28])" *) IB sdi_pad (.I(sdi), .O(sdi_c));
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i47 (.D(newFlattenedMCUout[47]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[47]));
    defparam flattenedMCUout_i0_i47.REGSET = "RESET";
    defparam flattenedMCUout_i0_i47.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(7[25],7[28])" *) IB sck_pad (.I(sck), .O(sck_c));
    (* lineinfo="@0(9[25],9[28])" *) OB pwm_pad (.I(pwm_c), .O(pwm));
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i46 (.D(newFlattenedMCUout[46]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[46]));
    defparam flattenedMCUout_i0_i46.REGSET = "RESET";
    defparam flattenedMCUout_i0_i46.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i45 (.D(newFlattenedMCUout[45]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[45]));
    defparam flattenedMCUout_i0_i45.REGSET = "RESET";
    defparam flattenedMCUout_i0_i45.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i44 (.D(newFlattenedMCUout[44]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[44]));
    defparam flattenedMCUout_i0_i44.REGSET = "RESET";
    defparam flattenedMCUout_i0_i44.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i43 (.D(newFlattenedMCUout[43]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[43]));
    defparam flattenedMCUout_i0_i43.REGSET = "RESET";
    defparam flattenedMCUout_i0_i43.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i42 (.D(newFlattenedMCUout[42]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[42]));
    defparam flattenedMCUout_i0_i42.REGSET = "RESET";
    defparam flattenedMCUout_i0_i42.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i41 (.D(newFlattenedMCUout[41]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[41]));
    defparam flattenedMCUout_i0_i41.REGSET = "RESET";
    defparam flattenedMCUout_i0_i41.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i40 (.D(newFlattenedMCUout[40]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[40]));
    defparam flattenedMCUout_i0_i40.REGSET = "RESET";
    defparam flattenedMCUout_i0_i40.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i39 (.D(newFlattenedMCUout[39]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[39]));
    defparam flattenedMCUout_i0_i39.REGSET = "RESET";
    defparam flattenedMCUout_i0_i39.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i38 (.D(newFlattenedMCUout[38]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[38]));
    defparam flattenedMCUout_i0_i38.REGSET = "RESET";
    defparam flattenedMCUout_i0_i38.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i37 (.D(newFlattenedMCUout[37]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[37]));
    defparam flattenedMCUout_i0_i37.REGSET = "RESET";
    defparam flattenedMCUout_i0_i37.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i36 (.D(newFlattenedMCUout[36]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[36]));
    defparam flattenedMCUout_i0_i36.REGSET = "RESET";
    defparam flattenedMCUout_i0_i36.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i35 (.D(newFlattenedMCUout[35]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[35]));
    defparam flattenedMCUout_i0_i35.REGSET = "RESET";
    defparam flattenedMCUout_i0_i35.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i34 (.D(newFlattenedMCUout[34]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[34]));
    defparam flattenedMCUout_i0_i34.REGSET = "RESET";
    defparam flattenedMCUout_i0_i34.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i33 (.D(newFlattenedMCUout[33]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[33]));
    defparam flattenedMCUout_i0_i33.REGSET = "RESET";
    defparam flattenedMCUout_i0_i33.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i32 (.D(newFlattenedMCUout[32]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[32]));
    defparam flattenedMCUout_i0_i32.REGSET = "RESET";
    defparam flattenedMCUout_i0_i32.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i31 (.D(newFlattenedMCUout[31]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[31]));
    defparam flattenedMCUout_i0_i31.REGSET = "RESET";
    defparam flattenedMCUout_i0_i31.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i30 (.D(newFlattenedMCUout[30]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[30]));
    defparam flattenedMCUout_i0_i30.REGSET = "RESET";
    defparam flattenedMCUout_i0_i30.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i29 (.D(newFlattenedMCUout[29]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[29]));
    defparam flattenedMCUout_i0_i29.REGSET = "RESET";
    defparam flattenedMCUout_i0_i29.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i28 (.D(newFlattenedMCUout[28]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[28]));
    defparam flattenedMCUout_i0_i28.REGSET = "RESET";
    defparam flattenedMCUout_i0_i28.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i27 (.D(newFlattenedMCUout[27]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[27]));
    defparam flattenedMCUout_i0_i27.REGSET = "RESET";
    defparam flattenedMCUout_i0_i27.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i26 (.D(newFlattenedMCUout[26]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[26]));
    defparam flattenedMCUout_i0_i26.REGSET = "RESET";
    defparam flattenedMCUout_i0_i26.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i25 (.D(newFlattenedMCUout[25]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[25]));
    defparam flattenedMCUout_i0_i25.REGSET = "RESET";
    defparam flattenedMCUout_i0_i25.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i24 (.D(newFlattenedMCUout[24]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[24]));
    defparam flattenedMCUout_i0_i24.REGSET = "RESET";
    defparam flattenedMCUout_i0_i24.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i23 (.D(newFlattenedMCUout[23]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[23]));
    defparam flattenedMCUout_i0_i23.REGSET = "RESET";
    defparam flattenedMCUout_i0_i23.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i22 (.D(newFlattenedMCUout[22]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[22]));
    defparam flattenedMCUout_i0_i22.REGSET = "RESET";
    defparam flattenedMCUout_i0_i22.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i21 (.D(newFlattenedMCUout[21]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[21]));
    defparam flattenedMCUout_i0_i21.REGSET = "RESET";
    defparam flattenedMCUout_i0_i21.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i20 (.D(newFlattenedMCUout[20]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[20]));
    defparam flattenedMCUout_i0_i20.REGSET = "RESET";
    defparam flattenedMCUout_i0_i20.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i19 (.D(newFlattenedMCUout[19]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[19]));
    defparam flattenedMCUout_i0_i19.REGSET = "RESET";
    defparam flattenedMCUout_i0_i19.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i18 (.D(newFlattenedMCUout[18]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[18]));
    defparam flattenedMCUout_i0_i18.REGSET = "RESET";
    defparam flattenedMCUout_i0_i18.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i17 (.D(newFlattenedMCUout[17]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[17]));
    defparam flattenedMCUout_i0_i17.REGSET = "RESET";
    defparam flattenedMCUout_i0_i17.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i16 (.D(newFlattenedMCUout[16]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[16]));
    defparam flattenedMCUout_i0_i16.REGSET = "RESET";
    defparam flattenedMCUout_i0_i16.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i15 (.D(newFlattenedMCUout[15]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[15]));
    defparam flattenedMCUout_i0_i15.REGSET = "RESET";
    defparam flattenedMCUout_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i14 (.D(newFlattenedMCUout[14]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[14]));
    defparam flattenedMCUout_i0_i14.REGSET = "RESET";
    defparam flattenedMCUout_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i13 (.D(newFlattenedMCUout[13]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[13]));
    defparam flattenedMCUout_i0_i13.REGSET = "RESET";
    defparam flattenedMCUout_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i12 (.D(newFlattenedMCUout[12]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[12]));
    defparam flattenedMCUout_i0_i12.REGSET = "RESET";
    defparam flattenedMCUout_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i11 (.D(newFlattenedMCUout[11]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[11]));
    defparam flattenedMCUout_i0_i11.REGSET = "RESET";
    defparam flattenedMCUout_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i10 (.D(newFlattenedMCUout[10]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[10]));
    defparam flattenedMCUout_i0_i10.REGSET = "RESET";
    defparam flattenedMCUout_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i9 (.D(newFlattenedMCUout[9]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[9]));
    defparam flattenedMCUout_i0_i9.REGSET = "RESET";
    defparam flattenedMCUout_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i8 (.D(newFlattenedMCUout[8]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[8]));
    defparam flattenedMCUout_i0_i8.REGSET = "RESET";
    defparam flattenedMCUout_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i7 (.D(newFlattenedMCUout[7]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[7]));
    defparam flattenedMCUout_i0_i7.REGSET = "RESET";
    defparam flattenedMCUout_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i6 (.D(newFlattenedMCUout[6]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[6]));
    defparam flattenedMCUout_i0_i6.REGSET = "RESET";
    defparam flattenedMCUout_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i5 (.D(newFlattenedMCUout[5]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[5]));
    defparam flattenedMCUout_i0_i5.REGSET = "RESET";
    defparam flattenedMCUout_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i4 (.D(newFlattenedMCUout[4]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[4]));
    defparam flattenedMCUout_i0_i4.REGSET = "RESET";
    defparam flattenedMCUout_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i3 (.D(newFlattenedMCUout[3]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[3]));
    defparam flattenedMCUout_i0_i3.REGSET = "RESET";
    defparam flattenedMCUout_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i2 (.D(newFlattenedMCUout[2]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[2]));
    defparam flattenedMCUout_i0_i2.REGSET = "RESET";
    defparam flattenedMCUout_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ flattenedMCUout_i0_i1 (.D(newFlattenedMCUout[1]), 
            .SP(flattenedMCUout_47__N_49), .CK(int_osc), .SR(GND_net), 
            .Q(flattenedMCUout[1]));
    defparam flattenedMCUout_i0_i1.REGSET = "RESET";
    defparam flattenedMCUout_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(26[12],32[5])" *) FD1P3XZ start_c (.D(flattenedMCUout_47__N_49), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(start));
    defparam start_c.REGSET = "RESET";
    defparam start_c.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@0(38[7],38[68])" *) tune makeMusic (int_osc, start, nextstate_1__N_97[0], 
            n569, flattenedMCUout[0], flattenedMCUout[16], flattenedMCUout[32], 
            flattenedMCUout[39], flattenedMCUout[7], flattenedMCUout[23], 
            flattenedMCUout[38], flattenedMCUout[6], flattenedMCUout[22], 
            flattenedMCUout[37], flattenedMCUout[5], flattenedMCUout[21], 
            flattenedMCUout[36], flattenedMCUout[4], flattenedMCUout[20], 
            flattenedMCUout[35], flattenedMCUout[3], flattenedMCUout[19], 
            flattenedMCUout[34], flattenedMCUout[2], flattenedMCUout[18], 
            flattenedMCUout[33], flattenedMCUout[1], flattenedMCUout[17], 
            flattenedMCUout[47], flattenedMCUout[15], flattenedMCUout[31], 
            flattenedMCUout[46], flattenedMCUout[14], flattenedMCUout[30], 
            flattenedMCUout[45], flattenedMCUout[13], flattenedMCUout[29], 
            flattenedMCUout[44], flattenedMCUout[12], flattenedMCUout[28], 
            flattenedMCUout[43], flattenedMCUout[11], flattenedMCUout[27], 
            flattenedMCUout[42], flattenedMCUout[10], flattenedMCUout[26], 
            flattenedMCUout[41], flattenedMCUout[9], flattenedMCUout[25], 
            pwm_c, GND_net, VCC_net);
    (* lineinfo="@0(24[13],24[46])" *) MCU_spi spi ({newFlattenedMCUout}, 
            sck_c, sdi_c, VCC_net);
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(27[7],27[44])" *) LUT4 i39_4_lut (.A(n57), 
            .B(n59), .C(n58), .D(n60), .Z(n87));
    defparam i39_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(27[7],27[44])" *) LUT4 i38_4_lut (.A(n53), 
            .B(n55), .C(n54), .D(n56), .Z(n86));
    defparam i38_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(27[7],27[44])" *) LUT4 i40_4_lut (.A(n61), 
            .B(n63), .C(n62), .D(n64), .Z(n88));
    defparam i40_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i1_4_lut (.A(newFlattenedMCUout[18]), 
            .B(newFlattenedMCUout[4]), .C(flattenedMCUout[18]), .D(flattenedMCUout[4]), 
            .Z(n49));
    defparam i1_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i3_4_lut (.A(newFlattenedMCUout[47]), 
            .B(newFlattenedMCUout[23]), .C(flattenedMCUout[47]), .D(flattenedMCUout[23]), 
            .Z(n51));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i2_4_lut (.A(newFlattenedMCUout[25]), 
            .B(newFlattenedMCUout[1]), .C(flattenedMCUout[25]), .D(flattenedMCUout[1]), 
            .Z(n50));
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i4_4_lut (.A(newFlattenedMCUout[24]), 
            .B(newFlattenedMCUout[8]), .C(flattenedMCUout[24]), .D(flattenedMCUout[8]), 
            .Z(n52));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i9_4_lut (.A(newFlattenedMCUout[46]), 
            .B(newFlattenedMCUout[2]), .C(flattenedMCUout[46]), .D(flattenedMCUout[2]), 
            .Z(n57));
    defparam i9_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i11_4_lut (.A(newFlattenedMCUout[9]), 
            .B(newFlattenedMCUout[43]), .C(flattenedMCUout[9]), .D(flattenedMCUout[43]), 
            .Z(n59));
    defparam i11_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i10_4_lut (.A(newFlattenedMCUout[35]), 
            .B(newFlattenedMCUout[15]), .C(flattenedMCUout[35]), .D(flattenedMCUout[15]), 
            .Z(n58));
    defparam i10_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i12_4_lut (.A(newFlattenedMCUout[45]), 
            .B(newFlattenedMCUout[33]), .C(flattenedMCUout[45]), .D(flattenedMCUout[33]), 
            .Z(n60));
    defparam i12_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i21_4_lut (.A(newFlattenedMCUout[37]), 
            .B(newFlattenedMCUout[31]), .C(flattenedMCUout[37]), .D(flattenedMCUout[31]), 
            .Z(n69));
    defparam i21_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i23_4_lut (.A(newFlattenedMCUout[17]), 
            .B(newFlattenedMCUout[42]), .C(flattenedMCUout[17]), .D(flattenedMCUout[42]), 
            .Z(n71));
    defparam i23_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i22_4_lut (.A(newFlattenedMCUout[40]), 
            .B(newFlattenedMCUout[6]), .C(flattenedMCUout[40]), .D(flattenedMCUout[6]), 
            .Z(n70));
    defparam i22_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i24_4_lut (.A(newFlattenedMCUout[22]), 
            .B(newFlattenedMCUout[28]), .C(flattenedMCUout[22]), .D(flattenedMCUout[28]), 
            .Z(n72));
    defparam i24_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i5_4_lut (.A(newFlattenedMCUout[26]), 
            .B(newFlattenedMCUout[41]), .C(flattenedMCUout[26]), .D(flattenedMCUout[41]), 
            .Z(n53));
    defparam i5_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i7_4_lut (.A(newFlattenedMCUout[36]), 
            .B(newFlattenedMCUout[13]), .C(flattenedMCUout[36]), .D(flattenedMCUout[13]), 
            .Z(n55));
    defparam i7_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i6_4_lut (.A(newFlattenedMCUout[11]), 
            .B(newFlattenedMCUout[39]), .C(flattenedMCUout[11]), .D(flattenedMCUout[39]), 
            .Z(n54));
    defparam i6_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i8_4_lut (.A(newFlattenedMCUout[12]), 
            .B(newFlattenedMCUout[32]), .C(flattenedMCUout[12]), .D(flattenedMCUout[32]), 
            .Z(n56));
    defparam i8_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i13_4_lut (.A(newFlattenedMCUout[38]), 
            .B(newFlattenedMCUout[10]), .C(flattenedMCUout[38]), .D(flattenedMCUout[10]), 
            .Z(n61));
    defparam i13_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i15_4_lut (.A(newFlattenedMCUout[5]), 
            .B(newFlattenedMCUout[20]), .C(flattenedMCUout[5]), .D(flattenedMCUout[20]), 
            .Z(n63));
    defparam i15_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i14_4_lut (.A(newFlattenedMCUout[7]), 
            .B(newFlattenedMCUout[19]), .C(flattenedMCUout[7]), .D(flattenedMCUout[19]), 
            .Z(n62));
    defparam i14_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@0(27[7],27[44])" *) LUT4 i16_4_lut (.A(newFlattenedMCUout[21]), 
            .B(newFlattenedMCUout[34]), .C(flattenedMCUout[21]), .D(flattenedMCUout[34]), 
            .Z(n64));
    defparam i16_4_lut.INIT = "0x7bde";
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(GND_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b01";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lut_function="((B)+!A)", lineinfo="@0(144[3],154[10])" *) LUT4 i192_2_lut (.A(nextstate_1__N_97[0]), 
            .B(start), .Z(n569));
    defparam i192_2_lut.INIT = "0xdddd";
    
endmodule

//
// Verilog Description of module tune
//

module tune (input int_osc, input start, output \nextstate_1__N_97[0] , 
            input n569, input \flattenedMCUout[0] , input \flattenedMCUout[16] , 
            input \flattenedMCUout[32] , input \flattenedMCUout[39] , input \flattenedMCUout[7] , 
            input \flattenedMCUout[23] , input \flattenedMCUout[38] , input \flattenedMCUout[6] , 
            input \flattenedMCUout[22] , input \flattenedMCUout[37] , input \flattenedMCUout[5] , 
            input \flattenedMCUout[21] , input \flattenedMCUout[36] , input \flattenedMCUout[4] , 
            input \flattenedMCUout[20] , input \flattenedMCUout[35] , input \flattenedMCUout[3] , 
            input \flattenedMCUout[19] , input \flattenedMCUout[34] , input \flattenedMCUout[2] , 
            input \flattenedMCUout[18] , input \flattenedMCUout[33] , input \flattenedMCUout[1] , 
            input \flattenedMCUout[17] , input \flattenedMCUout[47] , input \flattenedMCUout[15] , 
            input \flattenedMCUout[31] , input \flattenedMCUout[46] , input \flattenedMCUout[14] , 
            input \flattenedMCUout[30] , input \flattenedMCUout[45] , input \flattenedMCUout[13] , 
            input \flattenedMCUout[29] , input \flattenedMCUout[44] , input \flattenedMCUout[12] , 
            input \flattenedMCUout[28] , input \flattenedMCUout[43] , input \flattenedMCUout[11] , 
            input \flattenedMCUout[27] , input \flattenedMCUout[42] , input \flattenedMCUout[10] , 
            input \flattenedMCUout[26] , input \flattenedMCUout[41] , input \flattenedMCUout[9] , 
            input \flattenedMCUout[25] , output pwm_c, input GND_net, 
            input VCC_net);
    
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc;
    wire [7:0]dur_7__N_52;
    
    wire n554;
    (* lineinfo="@0(99[13],99[16])" *) wire [7:0]dur;
    
    wire n511, en_N_101;
    wire [1:0]n13;
    (* lineinfo="@0(98[24],98[31])" *) wire [1:0]counter;
    wire [3:0]n293;
    
    wire n533, rep, freq_9__N_86, n1207;
    wire [9:0]freq_9__N_60;
    (* lineinfo="@0(100[13],100[17])" *) wire [9:0]freq;
    
    wire en_N_100, en;
    wire [7:0]dur_7__N_87;
    
    wire n4, n532;
    wire [9:0]freq_9__N_76;
    
    wire GND_net_c, VCC_net_c;
    
    (* lineinfo="@0(144[3],154[10])" *) FD1P3XZ state_FSM_i1 (.D(n511), .SP(VCC_net_c), 
            .CK(int_osc), .SR(start), .Q(en_N_101));
    defparam state_FSM_i1.REGSET = "RESET";
    defparam state_FSM_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(138[15],138[26])" *) FD1P3XZ counter_97__i0 (.D(n13[0]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[0]));
    defparam counter_97__i0.REGSET = "RESET";
    defparam counter_97__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(138[15],138[26])" *) FD1P3XZ counter_97__i1 (.D(n13[1]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[1]));
    defparam counter_97__i1.REGSET = "RESET";
    defparam counter_97__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(144[3],154[10])" *) FD1P3XZ state_FSM_i4 (.D(n293[2]), 
            .SP(n569), .CK(int_osc), .SR(start), .Q(n293[3]));
    defparam state_FSM_i4.REGSET = "RESET";
    defparam state_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@0(144[3],154[10])" *) LUT4 i1_2_lut (.A(n293[3]), 
            .B(\nextstate_1__N_97[0] ), .Z(n533));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="((B)+!A)", lineinfo="@0(114[16],114[38])" *) LUT4 counter_1__I_0_i3_2_lut (.A(counter[0]), 
            .B(counter[1]), .Z(rep));
    defparam counter_1__I_0_i3_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@0(144[3],154[10])" *) LUT4 i134_4_lut (.A(en_N_101), 
            .B(rep), .C(start), .D(n533), .Z(n511));
    defparam i134_4_lut.INIT = "0x3b0a";
    (* lineinfo="@0(144[3],154[10])" *) FD1P3XZ state_FSM_i3 (.D(freq_9__N_86), 
            .SP(n569), .CK(int_osc), .SR(start), .Q(n293[2]));
    defparam state_FSM_i3.REGSET = "RESET";
    defparam state_FSM_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(144[3],154[10])" *) FD1P3XZ state_FSM_i2 (.D(n1207), .SP(VCC_net_c), 
            .CK(int_osc), .SR(start), .Q(freq_9__N_86));
    defparam state_FSM_i2.REGSET = "SET";
    defparam state_FSM_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i7 (.D(dur_7__N_52[7]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[7]));
    defparam dur_i7.REGSET = "RESET";
    defparam dur_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i6 (.D(dur_7__N_52[6]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[6]));
    defparam dur_i6.REGSET = "RESET";
    defparam dur_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i5 (.D(dur_7__N_52[5]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[5]));
    defparam dur_i5.REGSET = "RESET";
    defparam dur_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i4 (.D(dur_7__N_52[4]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[4]));
    defparam dur_i4.REGSET = "RESET";
    defparam dur_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i3 (.D(dur_7__N_52[3]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[3]));
    defparam dur_i3.REGSET = "RESET";
    defparam dur_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i2 (.D(dur_7__N_52[2]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[2]));
    defparam dur_i2.REGSET = "RESET";
    defparam dur_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i1 (.D(dur_7__N_52[1]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[1]));
    defparam dur_i1.REGSET = "RESET";
    defparam dur_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ freq_i7 (.D(freq_9__N_60[7]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(freq[7]));
    defparam freq_i7.REGSET = "RESET";
    defparam freq_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ freq_i6 (.D(freq_9__N_60[6]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(freq[6]));
    defparam freq_i6.REGSET = "RESET";
    defparam freq_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(121[12],124[5])" *) FD1P3XZ en_c (.D(en_N_100), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(en));
    defparam en_c.REGSET = "RESET";
    defparam en_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ freq_i5 (.D(freq_9__N_60[5]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(freq[5]));
    defparam freq_i5.REGSET = "RESET";
    defparam freq_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ freq_i4 (.D(freq_9__N_60[4]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(freq[4]));
    defparam freq_i4.REGSET = "RESET";
    defparam freq_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ freq_i3 (.D(freq_9__N_60[3]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(freq[3]));
    defparam freq_i3.REGSET = "RESET";
    defparam freq_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ freq_i2 (.D(freq_9__N_60[2]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(freq[2]));
    defparam freq_i2.REGSET = "RESET";
    defparam freq_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ freq_i1 (.D(freq_9__N_60[1]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(freq[1]));
    defparam freq_i1.REGSET = "RESET";
    defparam freq_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(freq_9__N_86), .B(n293[3]), 
            .C(n293[2]), .Z(n554));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i1_3_lut (.A(\flattenedMCUout[0] ), 
            .B(\flattenedMCUout[16] ), .C(n293[2]), .Z(dur_7__N_87[0]));
    defparam mux_21_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i1_3_lut (.A(dur_7__N_87[0]), 
            .B(\flattenedMCUout[32] ), .C(freq_9__N_86), .Z(dur_7__N_52[0]));
    defparam dur_7__I_0_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (C+(D)))", lineinfo="@0(144[3],154[10])" *) LUT4 i2_3_lut_4_lut (.A(counter[0]), 
            .B(counter[1]), .C(n4), .D(n533), .Z(n1207));
    defparam i2_3_lut_4_lut.INIT = "0xfdf0";
    (* lut_function="(A (B (D)+!B (C (D)+!C !(D)))+!A (D))", lineinfo="@0(138[15],138[26])" *) LUT4 i327_2_lut_4_lut (.A(n293[3]), 
            .B(freq_9__N_86), .C(n293[2]), .D(counter[0]), .Z(n13[0]));
    defparam i327_2_lut_4_lut.INIT = "0xfd02";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_3_lut (.A(n293[3]), .B(freq_9__N_86), 
            .C(n293[2]), .Z(n532));
    defparam i1_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B (C))+!A !(B (C))))", lineinfo="@0(138[15],138[26])" *) LUT4 i335_3_lut (.A(counter[1]), 
            .B(n532), .C(counter[0]), .Z(n13[1]));
    defparam i335_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))", lineinfo="@0(144[3],154[10])" *) LUT4 i1_4_lut (.A(start), 
            .B(freq_9__N_86), .C(en_N_101), .D(\nextstate_1__N_97[0] ), 
            .Z(n4));
    defparam i1_4_lut.INIT = "0xeca0";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i8_3_lut (.A(dur_7__N_87[7]), 
            .B(\flattenedMCUout[39] ), .C(freq_9__N_86), .Z(dur_7__N_52[7]));
    defparam dur_7__I_0_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i8_3_lut (.A(\flattenedMCUout[7] ), 
            .B(\flattenedMCUout[23] ), .C(n293[2]), .Z(dur_7__N_87[7]));
    defparam mux_21_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i7_3_lut (.A(dur_7__N_87[6]), 
            .B(\flattenedMCUout[38] ), .C(freq_9__N_86), .Z(dur_7__N_52[6]));
    defparam dur_7__I_0_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i7_3_lut (.A(\flattenedMCUout[6] ), 
            .B(\flattenedMCUout[22] ), .C(n293[2]), .Z(dur_7__N_87[6]));
    defparam mux_21_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i6_3_lut (.A(dur_7__N_87[5]), 
            .B(\flattenedMCUout[37] ), .C(freq_9__N_86), .Z(dur_7__N_52[5]));
    defparam dur_7__I_0_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i6_3_lut (.A(\flattenedMCUout[5] ), 
            .B(\flattenedMCUout[21] ), .C(n293[2]), .Z(dur_7__N_87[5]));
    defparam mux_21_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i5_3_lut (.A(dur_7__N_87[4]), 
            .B(\flattenedMCUout[36] ), .C(freq_9__N_86), .Z(dur_7__N_52[4]));
    defparam dur_7__I_0_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i5_3_lut (.A(\flattenedMCUout[4] ), 
            .B(\flattenedMCUout[20] ), .C(n293[2]), .Z(dur_7__N_87[4]));
    defparam mux_21_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i4_3_lut (.A(dur_7__N_87[3]), 
            .B(\flattenedMCUout[35] ), .C(freq_9__N_86), .Z(dur_7__N_52[3]));
    defparam dur_7__I_0_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i4_3_lut (.A(\flattenedMCUout[3] ), 
            .B(\flattenedMCUout[19] ), .C(n293[2]), .Z(dur_7__N_87[3]));
    defparam mux_21_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i3_3_lut (.A(dur_7__N_87[2]), 
            .B(\flattenedMCUout[34] ), .C(freq_9__N_86), .Z(dur_7__N_52[2]));
    defparam dur_7__I_0_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i3_3_lut (.A(\flattenedMCUout[2] ), 
            .B(\flattenedMCUout[18] ), .C(n293[2]), .Z(dur_7__N_87[2]));
    defparam mux_21_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 dur_7__I_0_i2_3_lut (.A(dur_7__N_87[1]), 
            .B(\flattenedMCUout[33] ), .C(freq_9__N_86), .Z(dur_7__N_52[1]));
    defparam dur_7__I_0_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_21_i2_3_lut (.A(\flattenedMCUout[1] ), 
            .B(\flattenedMCUout[17] ), .C(n293[2]), .Z(dur_7__N_87[1]));
    defparam mux_21_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 freq_9__I_0_i8_3_lut (.A(freq_9__N_76[7]), 
            .B(\flattenedMCUout[47] ), .C(freq_9__N_86), .Z(freq_9__N_60[7]));
    defparam freq_9__I_0_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_20_i8_3_lut (.A(\flattenedMCUout[15] ), 
            .B(\flattenedMCUout[31] ), .C(n293[2]), .Z(freq_9__N_76[7]));
    defparam mux_20_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 freq_9__I_0_i7_3_lut (.A(freq_9__N_76[6]), 
            .B(\flattenedMCUout[46] ), .C(freq_9__N_86), .Z(freq_9__N_60[6]));
    defparam freq_9__I_0_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_20_i7_3_lut (.A(\flattenedMCUout[14] ), 
            .B(\flattenedMCUout[30] ), .C(n293[2]), .Z(freq_9__N_76[6]));
    defparam mux_20_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@0(122[3],123[16])" *) LUT4 en_I_0_1_lut (.A(en_N_101), 
            .Z(en_N_100));
    defparam en_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 freq_9__I_0_i6_3_lut (.A(freq_9__N_76[5]), 
            .B(\flattenedMCUout[45] ), .C(freq_9__N_86), .Z(freq_9__N_60[5]));
    defparam freq_9__I_0_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_20_i6_3_lut (.A(\flattenedMCUout[13] ), 
            .B(\flattenedMCUout[29] ), .C(n293[2]), .Z(freq_9__N_76[5]));
    defparam mux_20_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 freq_9__I_0_i5_3_lut (.A(freq_9__N_76[4]), 
            .B(\flattenedMCUout[44] ), .C(freq_9__N_86), .Z(freq_9__N_60[4]));
    defparam freq_9__I_0_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_20_i5_3_lut (.A(\flattenedMCUout[12] ), 
            .B(\flattenedMCUout[28] ), .C(n293[2]), .Z(freq_9__N_76[4]));
    defparam mux_20_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 freq_9__I_0_i4_3_lut (.A(freq_9__N_76[3]), 
            .B(\flattenedMCUout[43] ), .C(freq_9__N_86), .Z(freq_9__N_60[3]));
    defparam freq_9__I_0_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_20_i4_3_lut (.A(\flattenedMCUout[11] ), 
            .B(\flattenedMCUout[27] ), .C(n293[2]), .Z(freq_9__N_76[3]));
    defparam mux_20_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 freq_9__I_0_i3_3_lut (.A(freq_9__N_76[2]), 
            .B(\flattenedMCUout[42] ), .C(freq_9__N_86), .Z(freq_9__N_60[2]));
    defparam freq_9__I_0_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_20_i3_3_lut (.A(\flattenedMCUout[10] ), 
            .B(\flattenedMCUout[26] ), .C(n293[2]), .Z(freq_9__N_76[2]));
    defparam mux_20_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(127[3],139[6])" *) LUT4 freq_9__I_0_i2_3_lut (.A(freq_9__N_76[1]), 
            .B(\flattenedMCUout[41] ), .C(freq_9__N_86), .Z(freq_9__N_60[1]));
    defparam freq_9__I_0_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(131[8],139[6])" *) LUT4 mux_20_i2_3_lut (.A(\flattenedMCUout[9] ), 
            .B(\flattenedMCUout[25] ), .C(n293[2]), .Z(freq_9__N_76[1]));
    defparam mux_20_i2_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(118[16],118[50])" *) freqGenerator pitch (pwm_c, int_osc, 
            GND_net, freq[6], freq[3], freq[2], freq[5], freq[1], 
            freq[7], freq[4], VCC_net, en);
    (* lineinfo="@0(117[11],117[38])" *) duration howLong ({dur}, VCC_net, 
            GND_net, int_osc, \nextstate_1__N_97[0] );
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=7, LSE_RCOL=68, LSE_LLINE=38, LSE_RLINE=38, lineinfo="@0(126[12],140[5])" *) FD1P3XZ dur_i0 (.D(dur_7__N_52[0]), 
            .SP(n554), .CK(int_osc), .SR(GND_net_c), .Q(dur[0]));
    defparam dur_i0.REGSET = "RESET";
    defparam dur_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module freqGenerator
//

module freqGenerator (output pwm_c, input int_osc, input GND_net, input \freq[6] , 
            input \freq[3] , input \freq[2] , input \freq[5] , input \freq[1] , 
            input \freq[7] , input \freq[4] , input VCC_net, input en);
    
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc;
    
    wire clkStrobe_N_257, n717, n2447;
    (* lineinfo="@0(190[14],190[21])" *) wire [31:0]counter;
    
    wire n719;
    wire [31:0]n133;
    
    wire n12;
    wire [0:0]threshold_31__N_224;
    wire [25:0]threshold_31__N_199;
    
    wire n725, n2459, n727, n723, n2456, n2462, n729, n721, 
        n2453, n2441, n715, n2450, n2444, n568;
    (* lineinfo="@0(191[14],191[23])" *) wire [31:0]threshold;
    
    wire n40, n38, n39, n37, n1417, n44, n42, n43, n41, n34, 
        n36, n35, n58, n49, n1421, n55, n59, n61, n2465, n731, 
        n2468, n733, n2471, n735, n2474, n737, n2477, n739, 
        n2480, n741, n2483, n743, n2486, n745, n2489, n2324, 
        n748, n2327, n750, n2330, n752, n2333, n754, n2336, 
        n756, n2339, n758, n2342, n760, n2345, n762, n2348, 
        n764, n2351, VCC_net_c, GND_net_c;
    
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i31 (.D(n133[31]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[31]));
    defparam counter_100__i31.REGSET = "RESET";
    defparam counter_100__i31.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n717), .CI0(n717), .A1(GND_net), 
            .B1(GND_net), .C1(counter[4]), .D1(n2447), .CI1(n2447), 
            .CO0(n2447), .CO1(n719), .S0(n133[3]), .S1(n133[4]));
    defparam counter_100_add_4_5.INIT0 = "0xc33c";
    defparam counter_100_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(\freq[6] ), .B(\freq[3] ), 
            .C(\freq[2] ), .D(\freq[5] ), .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@0(194[21],194[29])" *) LUT4 i1006_4_lut (.A(\freq[1] ), 
            .B(n12), .C(\freq[7] ), .D(\freq[4] ), .Z(threshold_31__N_224[0]));
    defparam i1006_4_lut.INIT = "0x0001";
    (* lineinfo="@0(194[21],194[38])" *) MAC16 mult_30 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
            .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(GND_net), 
            .A7(GND_net), .A6(GND_net), .A5(GND_net), .A4(GND_net), 
            .A3(GND_net), .A2(GND_net), .A1(GND_net), .A0(threshold_31__N_224[0]), 
            .B15(VCC_net), .B14(GND_net), .B13(VCC_net), .B12(VCC_net), 
            .B11(GND_net), .B10(VCC_net), .B9(VCC_net), .B8(VCC_net), 
            .B7(GND_net), .B6(GND_net), .B5(GND_net), .B4(VCC_net), 
            .B3(VCC_net), .B2(GND_net), .B1(VCC_net), .B0(VCC_net), 
            .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
            .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
            .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
            .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), 
            .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), 
            .IRSTTOP(GND_net), .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), 
            .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
            .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
            .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O16(threshold_31__N_199[25]), 
            .O15(threshold_31__N_199[24]), .O14(threshold_31__N_199[23]), 
            .O13(threshold_31__N_199[22]), .O12(threshold_31__N_199[21]), 
            .O11(threshold_31__N_199[20]), .O10(threshold_31__N_199[19]), 
            .O9(threshold_31__N_199[18]), .O8(threshold_31__N_199[17]), 
            .O7(threshold_31__N_199[16]), .O6(threshold_31__N_199[15]), 
            .O5(threshold_31__N_199[14]), .O4(threshold_31__N_199[13]), 
            .O3(threshold_31__N_199[12]), .O2(threshold_31__N_199[11]), 
            .O1(threshold_31__N_199[10]), .O0(threshold_31__N_199[9]));
    defparam mult_30.NEG_TRIGGER = "0b0";
    defparam mult_30.A_REG = "0b0";
    defparam mult_30.B_REG = "0b0";
    defparam mult_30.C_REG = "0b0";
    defparam mult_30.D_REG = "0b0";
    defparam mult_30.TOP_8x8_MULT_REG = "0b0";
    defparam mult_30.BOT_8x8_MULT_REG = "0b0";
    defparam mult_30.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_30.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_30.TOPOUTPUT_SELECT = "0b11";
    defparam mult_30.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_30.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_30.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_30.BOTOUTPUT_SELECT = "0b11";
    defparam mult_30.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_30.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_30.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_30.MODE_8x8 = "0b0";
    defparam mult_30.A_SIGNED = "0b0";
    defparam mult_30.B_SIGNED = "0b0";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n725), .CI0(n725), .A1(GND_net), 
            .B1(GND_net), .C1(counter[12]), .D1(n2459), .CI1(n2459), 
            .CO0(n2459), .CO1(n727), .S0(n133[11]), .S1(n133[12]));
    defparam counter_100_add_4_13.INIT0 = "0xc33c";
    defparam counter_100_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n723), .CI0(n723), .A1(GND_net), 
            .B1(GND_net), .C1(counter[10]), .D1(n2456), .CI1(n2456), 
            .CO0(n2456), .CO1(n725), .S0(n133[9]), .S1(n133[10]));
    defparam counter_100_add_4_11.INIT0 = "0xc33c";
    defparam counter_100_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n727), .CI0(n727), .A1(GND_net), 
            .B1(GND_net), .C1(counter[14]), .D1(n2462), .CI1(n2462), 
            .CO0(n2462), .CO1(n729), .S0(n133[13]), .S1(n133[14]));
    defparam counter_100_add_4_15.INIT0 = "0xc33c";
    defparam counter_100_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n721), .CI0(n721), .A1(GND_net), 
            .B1(GND_net), .C1(counter[8]), .D1(n2453), .CI1(n2453), 
            .CO0(n2453), .CO1(n723), .S0(n133[7]), .S1(n133[8]));
    defparam counter_100_add_4_9.INIT0 = "0xc33c";
    defparam counter_100_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n2441), .CI1(n2441), .CO0(n2441), .CO1(n715), 
            .S1(n133[0]));
    defparam counter_100_add_4_1.INIT0 = "0xc33c";
    defparam counter_100_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n719), .CI0(n719), .A1(GND_net), 
            .B1(GND_net), .C1(counter[6]), .D1(n2450), .CI1(n2450), 
            .CO0(n2450), .CO1(n721), .S0(n133[5]), .S1(n133[6]));
    defparam counter_100_add_4_7.INIT0 = "0xc33c";
    defparam counter_100_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n715), .CI0(n715), .A1(GND_net), 
            .B1(GND_net), .C1(counter[2]), .D1(n2444), .CI1(n2444), 
            .CO0(n2444), .CO1(n717), .S0(n133[1]), .S1(n133[2]));
    defparam counter_100_add_4_3.INIT0 = "0xc33c";
    defparam counter_100_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i30 (.D(n133[30]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[30]));
    defparam counter_100__i30.REGSET = "RESET";
    defparam counter_100__i30.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i29 (.D(n133[29]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[29]));
    defparam counter_100__i29.REGSET = "RESET";
    defparam counter_100__i29.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8_4_lut (.A(counter[21]), 
            .B(counter[19]), .C(threshold[21]), .D(threshold[19]), .Z(n40));
    defparam i8_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))" *) LUT4 i6_3_lut (.A(counter[28]), 
            .B(counter[26]), .C(threshold[31]), .Z(n38));
    defparam i6_3_lut.INIT = "0x7e7e";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i7_4_lut (.A(counter[25]), 
            .B(counter[22]), .C(threshold[31]), .D(threshold[22]), .Z(n39));
    defparam i7_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i5_4_lut_adj_37 (.A(counter[10]), 
            .B(counter[9]), .C(threshold[10]), .D(threshold[9]), .Z(n37));
    defparam i5_4_lut_adj_37.INIT = "0x7bde";
    (* lut_function="(A (B))" *) LUT4 i767_2_lut (.A(counter[2]), .B(counter[1]), 
            .Z(n1417));
    defparam i767_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i28 (.D(n133[28]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[28]));
    defparam counter_100__i28.REGSET = "RESET";
    defparam counter_100__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i27 (.D(n133[27]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[27]));
    defparam counter_100__i27.REGSET = "RESET";
    defparam counter_100__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i26 (.D(n133[26]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[26]));
    defparam counter_100__i26.REGSET = "RESET";
    defparam counter_100__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i25 (.D(n133[25]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[25]));
    defparam counter_100__i25.REGSET = "RESET";
    defparam counter_100__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i24 (.D(n133[24]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[24]));
    defparam counter_100__i24.REGSET = "RESET";
    defparam counter_100__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i23 (.D(n133[23]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[23]));
    defparam counter_100__i23.REGSET = "RESET";
    defparam counter_100__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i22 (.D(n133[22]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[22]));
    defparam counter_100__i22.REGSET = "RESET";
    defparam counter_100__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i21 (.D(n133[21]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[21]));
    defparam counter_100__i21.REGSET = "RESET";
    defparam counter_100__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i20 (.D(n133[20]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[20]));
    defparam counter_100__i20.REGSET = "RESET";
    defparam counter_100__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i19 (.D(n133[19]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[19]));
    defparam counter_100__i19.REGSET = "RESET";
    defparam counter_100__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i18 (.D(n133[18]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[18]));
    defparam counter_100__i18.REGSET = "RESET";
    defparam counter_100__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i17 (.D(n133[17]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[17]));
    defparam counter_100__i17.REGSET = "RESET";
    defparam counter_100__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i16 (.D(n133[16]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[16]));
    defparam counter_100__i16.REGSET = "RESET";
    defparam counter_100__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i15 (.D(n133[15]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[15]));
    defparam counter_100__i15.REGSET = "RESET";
    defparam counter_100__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i14 (.D(n133[14]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[14]));
    defparam counter_100__i14.REGSET = "RESET";
    defparam counter_100__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i13 (.D(n133[13]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[13]));
    defparam counter_100__i13.REGSET = "RESET";
    defparam counter_100__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i12 (.D(n133[12]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[12]));
    defparam counter_100__i12.REGSET = "RESET";
    defparam counter_100__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i11 (.D(n133[11]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[11]));
    defparam counter_100__i11.REGSET = "RESET";
    defparam counter_100__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i10 (.D(n133[10]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[10]));
    defparam counter_100__i10.REGSET = "RESET";
    defparam counter_100__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i9 (.D(n133[9]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[9]));
    defparam counter_100__i9.REGSET = "RESET";
    defparam counter_100__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i8 (.D(n133[8]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[8]));
    defparam counter_100__i8.REGSET = "RESET";
    defparam counter_100__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i7 (.D(n133[7]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[7]));
    defparam counter_100__i7.REGSET = "RESET";
    defparam counter_100__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i6 (.D(n133[6]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[6]));
    defparam counter_100__i6.REGSET = "RESET";
    defparam counter_100__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i5 (.D(n133[5]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[5]));
    defparam counter_100__i5.REGSET = "RESET";
    defparam counter_100__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i4 (.D(n133[4]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[4]));
    defparam counter_100__i4.REGSET = "RESET";
    defparam counter_100__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i3 (.D(n133[3]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[3]));
    defparam counter_100__i3.REGSET = "RESET";
    defparam counter_100__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i2 (.D(n133[2]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[2]));
    defparam counter_100__i2.REGSET = "RESET";
    defparam counter_100__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i1 (.D(n133[1]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[1]));
    defparam counter_100__i1.REGSET = "RESET";
    defparam counter_100__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(199[28],199[39])" *) FD1P3XZ counter_100__i0 (.D(n133[0]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(n568), .Q(counter[0]));
    defparam counter_100__i0.REGSET = "RESET";
    defparam counter_100__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12_4_lut (.A(counter[23]), 
            .B(counter[15]), .C(threshold[23]), .D(threshold[15]), .Z(n44));
    defparam i12_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10_4_lut (.A(counter[11]), 
            .B(counter[30]), .C(threshold[11]), .D(threshold[31]), .Z(n42));
    defparam i10_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))" *) LUT4 i11_3_lut (.A(counter[29]), 
            .B(counter[27]), .C(threshold[31]), .Z(n43));
    defparam i11_3_lut.INIT = "0x7e7e";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i9_4_lut (.A(counter[14]), 
            .B(counter[13]), .C(threshold[14]), .D(threshold[13]), .Z(n41));
    defparam i9_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut (.A(counter[8]), 
            .B(counter[24]), .C(threshold[8]), .D(threshold[24]), .Z(n34));
    defparam i2_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(counter[17]), 
            .B(counter[12]), .C(threshold[17]), .D(threshold[12]), .Z(n36));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(counter[20]), 
            .B(counter[18]), .C(threshold[20]), .D(threshold[18]), .Z(n35));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n37), .B(n39), 
            .C(n38), .D(n40), .Z(n58));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!(C (D)+!C !(D)))+!A)" *) LUT4 i17_4_lut (.A(counter[0]), 
            .B(n34), .C(counter[16]), .D(threshold[16]), .Z(n49));
    defparam i17_4_lut.INIT = "0xdffd";
    (* lut_function="(A (B (C (D))))" *) LUT4 i771_4_lut (.A(counter[6]), 
            .B(counter[3]), .C(counter[5]), .D(counter[7]), .Z(n1421));
    defparam i771_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)))+!A !(((D)+!C)+!B)))" *) LUT4 i23_4_lut (.A(counter[31]), 
            .B(n1417), .C(counter[4]), .D(threshold[31]), .Z(n55));
    defparam i23_4_lut.INIT = "0x7fbf";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n41), .B(n43), 
            .C(n42), .D(n44), .Z(n59));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i29_4_lut (.A(n49), .B(n58), 
            .C(n35), .D(n36), .Z(n61));
    defparam i29_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n729), .CI0(n729), .A1(GND_net), 
            .B1(GND_net), .C1(counter[16]), .D1(n2465), .CI1(n2465), 
            .CO0(n2465), .CO1(n731), .S0(n133[15]), .S1(n133[16]));
    defparam counter_100_add_4_17.INIT0 = "0xc33c";
    defparam counter_100_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n731), .CI0(n731), .A1(GND_net), 
            .B1(GND_net), .C1(counter[18]), .D1(n2468), .CI1(n2468), 
            .CO0(n2468), .CO1(n733), .S0(n133[17]), .S1(n133[18]));
    defparam counter_100_add_4_19.INIT0 = "0xc33c";
    defparam counter_100_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n733), .CI0(n733), .A1(GND_net), 
            .B1(GND_net), .C1(counter[20]), .D1(n2471), .CI1(n2471), 
            .CO0(n2471), .CO1(n735), .S0(n133[19]), .S1(n133[20]));
    defparam counter_100_add_4_21.INIT0 = "0xc33c";
    defparam counter_100_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n735), .CI0(n735), .A1(GND_net), 
            .B1(GND_net), .C1(counter[22]), .D1(n2474), .CI1(n2474), 
            .CO0(n2474), .CO1(n737), .S0(n133[21]), .S1(n133[22]));
    defparam counter_100_add_4_23.INIT0 = "0xc33c";
    defparam counter_100_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n737), .CI0(n737), .A1(GND_net), 
            .B1(GND_net), .C1(counter[24]), .D1(n2477), .CI1(n2477), 
            .CO0(n2477), .CO1(n739), .S0(n133[23]), .S1(n133[24]));
    defparam counter_100_add_4_25.INIT0 = "0xc33c";
    defparam counter_100_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n739), .CI0(n739), .A1(GND_net), 
            .B1(GND_net), .C1(counter[26]), .D1(n2480), .CI1(n2480), 
            .CO0(n2480), .CO1(n741), .S0(n133[25]), .S1(n133[26]));
    defparam counter_100_add_4_27.INIT0 = "0xc33c";
    defparam counter_100_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[27]), .D0(n741), .CI0(n741), .A1(GND_net), 
            .B1(GND_net), .C1(counter[28]), .D1(n2483), .CI1(n2483), 
            .CO0(n2483), .CO1(n743), .S0(n133[27]), .S1(n133[28]));
    defparam counter_100_add_4_29.INIT0 = "0xc33c";
    defparam counter_100_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[29]), .D0(n743), .CI0(n743), .A1(GND_net), 
            .B1(GND_net), .C1(counter[30]), .D1(n2486), .CI1(n2486), 
            .CO0(n2486), .CO1(n745), .S0(n133[29]), .S1(n133[30]));
    defparam counter_100_add_4_31.INIT0 = "0xc33c";
    defparam counter_100_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@0(199[28],199[39])" *) FA2 counter_100_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[31]), .D0(n745), .CI0(n745), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n2489), .CI1(n2489), .CO0(n2489), 
            .S0(n133[31]));
    defparam counter_100_add_4_33.INIT0 = "0xc33c";
    defparam counter_100_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(threshold_31__N_199[9]), 
            .C1(VCC_net), .D1(n2324), .CI1(n2324), .CO0(n2324), .CO1(n748), 
            .S1(threshold[8]));
    defparam threshold_31__I_0_add_2_add_5_1.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_1.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_3 (.A0(GND_net), 
            .B0(threshold_31__N_199[10]), .C0(VCC_net), .D0(n748), .CI0(n748), 
            .A1(GND_net), .B1(threshold_31__N_199[11]), .C1(VCC_net), 
            .D1(n2327), .CI1(n2327), .CO0(n2327), .CO1(n750), .S0(threshold[9]), 
            .S1(threshold[10]));
    defparam threshold_31__I_0_add_2_add_5_3.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_5 (.A0(GND_net), 
            .B0(threshold_31__N_199[12]), .C0(VCC_net), .D0(n750), .CI0(n750), 
            .A1(GND_net), .B1(threshold_31__N_199[13]), .C1(VCC_net), 
            .D1(n2330), .CI1(n2330), .CO0(n2330), .CO1(n752), .S0(threshold[11]), 
            .S1(threshold[12]));
    defparam threshold_31__I_0_add_2_add_5_5.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_7 (.A0(GND_net), 
            .B0(threshold_31__N_199[14]), .C0(VCC_net), .D0(n752), .CI0(n752), 
            .A1(GND_net), .B1(threshold_31__N_199[15]), .C1(VCC_net), 
            .D1(n2333), .CI1(n2333), .CO0(n2333), .CO1(n754), .S0(threshold[13]), 
            .S1(threshold[14]));
    defparam threshold_31__I_0_add_2_add_5_7.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_9 (.A0(GND_net), 
            .B0(threshold_31__N_199[16]), .C0(VCC_net), .D0(n754), .CI0(n754), 
            .A1(GND_net), .B1(threshold_31__N_199[17]), .C1(VCC_net), 
            .D1(n2336), .CI1(n2336), .CO0(n2336), .CO1(n756), .S0(threshold[15]), 
            .S1(threshold[16]));
    defparam threshold_31__I_0_add_2_add_5_9.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_11 (.A0(GND_net), 
            .B0(threshold_31__N_199[18]), .C0(VCC_net), .D0(n756), .CI0(n756), 
            .A1(GND_net), .B1(threshold_31__N_199[19]), .C1(VCC_net), 
            .D1(n2339), .CI1(n2339), .CO0(n2339), .CO1(n758), .S0(threshold[17]), 
            .S1(threshold[18]));
    defparam threshold_31__I_0_add_2_add_5_11.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_11.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_13 (.A0(GND_net), 
            .B0(threshold_31__N_199[20]), .C0(VCC_net), .D0(n758), .CI0(n758), 
            .A1(GND_net), .B1(threshold_31__N_199[21]), .C1(VCC_net), 
            .D1(n2342), .CI1(n2342), .CO0(n2342), .CO1(n760), .S0(threshold[19]), 
            .S1(threshold[20]));
    defparam threshold_31__I_0_add_2_add_5_13.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_13.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_15 (.A0(GND_net), 
            .B0(threshold_31__N_199[22]), .C0(VCC_net), .D0(n760), .CI0(n760), 
            .A1(GND_net), .B1(threshold_31__N_199[23]), .C1(VCC_net), 
            .D1(n2345), .CI1(n2345), .CO0(n2345), .CO1(n762), .S0(threshold[21]), 
            .S1(threshold[22]));
    defparam threshold_31__I_0_add_2_add_5_15.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_17 (.A0(GND_net), 
            .B0(threshold_31__N_199[24]), .C0(VCC_net), .D0(n762), .CI0(n762), 
            .A1(GND_net), .B1(threshold_31__N_199[25]), .C1(VCC_net), 
            .D1(n2348), .CI1(n2348), .CO0(n2348), .CO1(n764), .S0(threshold[23]), 
            .S1(threshold[24]));
    defparam threshold_31__I_0_add_2_add_5_17.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@0(194[21],194[44])" *) FA2 threshold_31__I_0_add_2_add_5_19 (.A0(GND_net), 
            .B0(GND_net), .C0(VCC_net), .D0(n764), .CI0(n764), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n2351), .CI1(n2351), .CO0(n2351), 
            .S0(threshold[31]));
    defparam threshold_31__I_0_add_2_add_5_19.INIT0 = "0xc33c";
    defparam threshold_31__I_0_add_2_add_5_19.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@0(205[17],205[39])" *) LUT4 i1003_4_lut (.A(n61), 
            .B(n59), .C(n55), .D(n1421), .Z(clkStrobe_N_257));
    defparam i1003_4_lut.INIT = "0x0100";
    (* lut_function="((B)+!A)", lineinfo="@0(198[3],200[24])" *) LUT4 i1000_2_lut (.A(en), 
            .B(pwm_c), .Z(n568));
    defparam i1000_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=16, LSE_RCOL=50, LSE_LLINE=118, LSE_RLINE=118, lineinfo="@0(204[12],206[5])" *) FD1P3XZ clkStrobe (.D(clkStrobe_N_257), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(pwm_c));
    defparam clkStrobe.REGSET = "RESET";
    defparam clkStrobe.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module duration
//

module duration (input [7:0]dur, input VCC_net, input GND_net, input int_osc, 
            output \nextstate_1__N_97[0] );
    
    (* is_clock=1, lineinfo="@0(16[8],16[15])" *) wire int_osc;
    (* lineinfo="@0(168[14],168[21])" *) wire [31:0]counter;
    (* lineinfo="@0(168[23],168[32])" *) wire [31:0]THRESHOLD;
    
    wire n40;
    wire [32:0]THRESHOLD_31__N_135;
    
    wire n38, n39, n37;
    wire [31:0]n133;
    
    wire n1411, n44, n42, n43, n41, n34, n36, n35, n58, n49, 
        n1423, n55, n59, n61, n2390, n767, n2393, n769, n2396, 
        n771, n2399, n773, n2402, n775, n2405, n777, n2408, 
        n779, n2411, n781, n2414, n783, n2417, n785, n2420, 
        n787, n2423, n789, n2426, n791, n2429, n793, n2432, 
        n795, n2435, n797, n2438, n2354, n800, n2357, n802, 
        n2360, n804, n2363, n806, n2366, n808, n2369, n810, 
        n2372, n812, n2375, n814, n2378, n816, n2381, n818, 
        n2384, n820, n2387, VCC_net_c, GND_net_c;
    
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8_4_lut (.A(counter[21]), 
            .B(counter[19]), .C(THRESHOLD[21]), .D(THRESHOLD[19]), .Z(n40));
    defparam i8_4_lut.INIT = "0x7bde";
    (* lineinfo="@0(171[21],171[33])" *) MAC16 mult_31 (.CLK(GND_net), .CE(GND_net), 
            .C15(GND_net), .C14(GND_net), .C13(GND_net), .C12(GND_net), 
            .C11(GND_net), .C10(GND_net), .C9(GND_net), .C8(GND_net), 
            .C7(GND_net), .C6(GND_net), .C5(GND_net), .C4(GND_net), 
            .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
            .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
            .A11(GND_net), .A10(GND_net), .A9(GND_net), .A8(GND_net), 
            .A7(dur[7]), .A6(dur[6]), .A5(dur[5]), .A4(dur[4]), .A3(dur[3]), 
            .A2(dur[2]), .A1(dur[1]), .A0(dur[0]), .B15(VCC_net), .B14(GND_net), 
            .B13(VCC_net), .B12(VCC_net), .B11(GND_net), .B10(VCC_net), 
            .B9(VCC_net), .B8(VCC_net), .B7(GND_net), .B6(GND_net), 
            .B5(GND_net), .B4(VCC_net), .B3(VCC_net), .B2(GND_net), 
            .B1(VCC_net), .B0(VCC_net), .D15(GND_net), .D14(GND_net), 
            .D13(GND_net), .D12(GND_net), .D11(GND_net), .D10(GND_net), 
            .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
            .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), 
            .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), 
            .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), .IRSTBOT(GND_net), 
            .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
            .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
            .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
            .SIGNEXTIN(GND_net), .O22(THRESHOLD_31__N_135[31]), .O21(THRESHOLD_31__N_135[30]), 
            .O20(THRESHOLD_31__N_135[29]), .O19(THRESHOLD_31__N_135[28]), 
            .O18(THRESHOLD_31__N_135[27]), .O17(THRESHOLD_31__N_135[26]), 
            .O16(THRESHOLD_31__N_135[25]), .O15(THRESHOLD_31__N_135[24]), 
            .O14(THRESHOLD_31__N_135[23]), .O13(THRESHOLD_31__N_135[22]), 
            .O12(THRESHOLD_31__N_135[21]), .O11(THRESHOLD_31__N_135[20]), 
            .O10(THRESHOLD_31__N_135[19]), .O9(THRESHOLD_31__N_135[18]), 
            .O8(THRESHOLD_31__N_135[17]), .O7(THRESHOLD_31__N_135[16]), 
            .O6(THRESHOLD_31__N_135[15]), .O5(THRESHOLD_31__N_135[14]), 
            .O4(THRESHOLD_31__N_135[13]), .O3(THRESHOLD_31__N_135[12]), 
            .O2(THRESHOLD_31__N_135[11]), .O1(THRESHOLD_31__N_135[10]), 
            .O0(THRESHOLD_31__N_135[9]));
    defparam mult_31.NEG_TRIGGER = "0b0";
    defparam mult_31.A_REG = "0b0";
    defparam mult_31.B_REG = "0b0";
    defparam mult_31.C_REG = "0b0";
    defparam mult_31.D_REG = "0b0";
    defparam mult_31.TOP_8x8_MULT_REG = "0b0";
    defparam mult_31.BOT_8x8_MULT_REG = "0b0";
    defparam mult_31.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_31.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_31.TOPOUTPUT_SELECT = "0b11";
    defparam mult_31.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_31.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_31.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_31.BOTOUTPUT_SELECT = "0b11";
    defparam mult_31.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_31.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_31.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_31.MODE_8x8 = "0b0";
    defparam mult_31.A_SIGNED = "0b0";
    defparam mult_31.B_SIGNED = "0b0";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i6_4_lut (.A(counter[28]), 
            .B(counter[26]), .C(THRESHOLD[28]), .D(THRESHOLD[26]), .Z(n38));
    defparam i6_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i7_4_lut (.A(counter[25]), 
            .B(counter[22]), .C(THRESHOLD[25]), .D(THRESHOLD[22]), .Z(n39));
    defparam i7_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i5_4_lut (.A(counter[10]), 
            .B(counter[9]), .C(THRESHOLD[10]), .D(THRESHOLD[9]), .Z(n37));
    defparam i5_4_lut.INIT = "0x7bde";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i31 (.D(n133[31]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[31]));
    defparam counter_98__i31.REGSET = "RESET";
    defparam counter_98__i31.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i761_2_lut (.A(counter[2]), .B(counter[1]), 
            .Z(n1411));
    defparam i761_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i12_4_lut (.A(counter[23]), 
            .B(counter[15]), .C(THRESHOLD[23]), .D(THRESHOLD[15]), .Z(n44));
    defparam i12_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10_4_lut (.A(counter[11]), 
            .B(counter[30]), .C(THRESHOLD[11]), .D(THRESHOLD[30]), .Z(n42));
    defparam i10_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i11_4_lut (.A(counter[29]), 
            .B(counter[27]), .C(THRESHOLD[29]), .D(THRESHOLD[27]), .Z(n43));
    defparam i11_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i9_4_lut (.A(counter[14]), 
            .B(counter[13]), .C(THRESHOLD[14]), .D(THRESHOLD[13]), .Z(n41));
    defparam i9_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C)+!B !(C))))" *) LUT4 i2_3_lut (.A(counter[8]), 
            .B(counter[24]), .C(THRESHOLD[24]), .Z(n34));
    defparam i2_3_lut.INIT = "0x7d7d";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut (.A(counter[17]), 
            .B(counter[12]), .C(THRESHOLD[17]), .D(THRESHOLD[12]), .Z(n36));
    defparam i4_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(counter[20]), 
            .B(counter[18]), .C(THRESHOLD[20]), .D(THRESHOLD[18]), .Z(n35));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n37), .B(n39), 
            .C(n38), .D(n40), .Z(n58));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!(C (D)+!C !(D)))+!A)" *) LUT4 i17_4_lut (.A(counter[0]), 
            .B(n34), .C(counter[16]), .D(THRESHOLD[16]), .Z(n49));
    defparam i17_4_lut.INIT = "0xdffd";
    (* lut_function="(A (B (C (D))))" *) LUT4 i773_4_lut (.A(counter[6]), 
            .B(counter[3]), .C(counter[5]), .D(counter[7]), .Z(n1423));
    defparam i773_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)))+!A !(((D)+!C)+!B)))" *) LUT4 i23_4_lut (.A(counter[31]), 
            .B(n1411), .C(counter[4]), .D(THRESHOLD[31]), .Z(n55));
    defparam i23_4_lut.INIT = "0x7fbf";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n41), .B(n43), 
            .C(n42), .D(n44), .Z(n59));
    defparam i27_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i30 (.D(n133[30]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[30]));
    defparam counter_98__i30.REGSET = "RESET";
    defparam counter_98__i30.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i29_4_lut (.A(n49), .B(n58), 
            .C(n35), .D(n36), .Z(n61));
    defparam i29_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i29 (.D(n133[29]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[29]));
    defparam counter_98__i29.REGSET = "RESET";
    defparam counter_98__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i28 (.D(n133[28]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[28]));
    defparam counter_98__i28.REGSET = "RESET";
    defparam counter_98__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i27 (.D(n133[27]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[27]));
    defparam counter_98__i27.REGSET = "RESET";
    defparam counter_98__i27.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i31_4_lut (.A(n61), .B(n59), 
            .C(n55), .D(n1423), .Z(\nextstate_1__N_97[0] ));
    defparam i31_4_lut.INIT = "0xfeff";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i26 (.D(n133[26]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[26]));
    defparam counter_98__i26.REGSET = "RESET";
    defparam counter_98__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i25 (.D(n133[25]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[25]));
    defparam counter_98__i25.REGSET = "RESET";
    defparam counter_98__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i24 (.D(n133[24]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[24]));
    defparam counter_98__i24.REGSET = "RESET";
    defparam counter_98__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i23 (.D(n133[23]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[23]));
    defparam counter_98__i23.REGSET = "RESET";
    defparam counter_98__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i22 (.D(n133[22]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[22]));
    defparam counter_98__i22.REGSET = "RESET";
    defparam counter_98__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i21 (.D(n133[21]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[21]));
    defparam counter_98__i21.REGSET = "RESET";
    defparam counter_98__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i20 (.D(n133[20]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[20]));
    defparam counter_98__i20.REGSET = "RESET";
    defparam counter_98__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i19 (.D(n133[19]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[19]));
    defparam counter_98__i19.REGSET = "RESET";
    defparam counter_98__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i18 (.D(n133[18]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[18]));
    defparam counter_98__i18.REGSET = "RESET";
    defparam counter_98__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i17 (.D(n133[17]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[17]));
    defparam counter_98__i17.REGSET = "RESET";
    defparam counter_98__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i16 (.D(n133[16]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[16]));
    defparam counter_98__i16.REGSET = "RESET";
    defparam counter_98__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i15 (.D(n133[15]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[15]));
    defparam counter_98__i15.REGSET = "RESET";
    defparam counter_98__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i14 (.D(n133[14]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[14]));
    defparam counter_98__i14.REGSET = "RESET";
    defparam counter_98__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i13 (.D(n133[13]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[13]));
    defparam counter_98__i13.REGSET = "RESET";
    defparam counter_98__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i12 (.D(n133[12]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[12]));
    defparam counter_98__i12.REGSET = "RESET";
    defparam counter_98__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i11 (.D(n133[11]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[11]));
    defparam counter_98__i11.REGSET = "RESET";
    defparam counter_98__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i10 (.D(n133[10]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[10]));
    defparam counter_98__i10.REGSET = "RESET";
    defparam counter_98__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i9 (.D(n133[9]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[9]));
    defparam counter_98__i9.REGSET = "RESET";
    defparam counter_98__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i8 (.D(n133[8]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[8]));
    defparam counter_98__i8.REGSET = "RESET";
    defparam counter_98__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i7 (.D(n133[7]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[7]));
    defparam counter_98__i7.REGSET = "RESET";
    defparam counter_98__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i6 (.D(n133[6]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[6]));
    defparam counter_98__i6.REGSET = "RESET";
    defparam counter_98__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i5 (.D(n133[5]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[5]));
    defparam counter_98__i5.REGSET = "RESET";
    defparam counter_98__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i4 (.D(n133[4]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[4]));
    defparam counter_98__i4.REGSET = "RESET";
    defparam counter_98__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i3 (.D(n133[3]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[3]));
    defparam counter_98__i3.REGSET = "RESET";
    defparam counter_98__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i2 (.D(n133[2]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[2]));
    defparam counter_98__i2.REGSET = "RESET";
    defparam counter_98__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i1 (.D(n133[1]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[1]));
    defparam counter_98__i1.REGSET = "RESET";
    defparam counter_98__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n2390), .CI1(n2390), .CO0(n2390), .CO1(n767), 
            .S1(n133[0]));
    defparam counter_98_add_4_1.INIT0 = "0xc33c";
    defparam counter_98_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n767), .CI0(n767), .A1(GND_net), 
            .B1(GND_net), .C1(counter[2]), .D1(n2393), .CI1(n2393), 
            .CO0(n2393), .CO1(n769), .S0(n133[1]), .S1(n133[2]));
    defparam counter_98_add_4_3.INIT0 = "0xc33c";
    defparam counter_98_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n769), .CI0(n769), .A1(GND_net), 
            .B1(GND_net), .C1(counter[4]), .D1(n2396), .CI1(n2396), 
            .CO0(n2396), .CO1(n771), .S0(n133[3]), .S1(n133[4]));
    defparam counter_98_add_4_5.INIT0 = "0xc33c";
    defparam counter_98_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n771), .CI0(n771), .A1(GND_net), 
            .B1(GND_net), .C1(counter[6]), .D1(n2399), .CI1(n2399), 
            .CO0(n2399), .CO1(n773), .S0(n133[5]), .S1(n133[6]));
    defparam counter_98_add_4_7.INIT0 = "0xc33c";
    defparam counter_98_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n773), .CI0(n773), .A1(GND_net), 
            .B1(GND_net), .C1(counter[8]), .D1(n2402), .CI1(n2402), 
            .CO0(n2402), .CO1(n775), .S0(n133[7]), .S1(n133[8]));
    defparam counter_98_add_4_9.INIT0 = "0xc33c";
    defparam counter_98_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n775), .CI0(n775), .A1(GND_net), 
            .B1(GND_net), .C1(counter[10]), .D1(n2405), .CI1(n2405), 
            .CO0(n2405), .CO1(n777), .S0(n133[9]), .S1(n133[10]));
    defparam counter_98_add_4_11.INIT0 = "0xc33c";
    defparam counter_98_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n777), .CI0(n777), .A1(GND_net), 
            .B1(GND_net), .C1(counter[12]), .D1(n2408), .CI1(n2408), 
            .CO0(n2408), .CO1(n779), .S0(n133[11]), .S1(n133[12]));
    defparam counter_98_add_4_13.INIT0 = "0xc33c";
    defparam counter_98_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n779), .CI0(n779), .A1(GND_net), 
            .B1(GND_net), .C1(counter[14]), .D1(n2411), .CI1(n2411), 
            .CO0(n2411), .CO1(n781), .S0(n133[13]), .S1(n133[14]));
    defparam counter_98_add_4_15.INIT0 = "0xc33c";
    defparam counter_98_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n781), .CI0(n781), .A1(GND_net), 
            .B1(GND_net), .C1(counter[16]), .D1(n2414), .CI1(n2414), 
            .CO0(n2414), .CO1(n783), .S0(n133[15]), .S1(n133[16]));
    defparam counter_98_add_4_17.INIT0 = "0xc33c";
    defparam counter_98_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n783), .CI0(n783), .A1(GND_net), 
            .B1(GND_net), .C1(counter[18]), .D1(n2417), .CI1(n2417), 
            .CO0(n2417), .CO1(n785), .S0(n133[17]), .S1(n133[18]));
    defparam counter_98_add_4_19.INIT0 = "0xc33c";
    defparam counter_98_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n785), .CI0(n785), .A1(GND_net), 
            .B1(GND_net), .C1(counter[20]), .D1(n2420), .CI1(n2420), 
            .CO0(n2420), .CO1(n787), .S0(n133[19]), .S1(n133[20]));
    defparam counter_98_add_4_21.INIT0 = "0xc33c";
    defparam counter_98_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n787), .CI0(n787), .A1(GND_net), 
            .B1(GND_net), .C1(counter[22]), .D1(n2423), .CI1(n2423), 
            .CO0(n2423), .CO1(n789), .S0(n133[21]), .S1(n133[22]));
    defparam counter_98_add_4_23.INIT0 = "0xc33c";
    defparam counter_98_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n789), .CI0(n789), .A1(GND_net), 
            .B1(GND_net), .C1(counter[24]), .D1(n2426), .CI1(n2426), 
            .CO0(n2426), .CO1(n791), .S0(n133[23]), .S1(n133[24]));
    defparam counter_98_add_4_25.INIT0 = "0xc33c";
    defparam counter_98_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n791), .CI0(n791), .A1(GND_net), 
            .B1(GND_net), .C1(counter[26]), .D1(n2429), .CI1(n2429), 
            .CO0(n2429), .CO1(n793), .S0(n133[25]), .S1(n133[26]));
    defparam counter_98_add_4_27.INIT0 = "0xc33c";
    defparam counter_98_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[27]), .D0(n793), .CI0(n793), .A1(GND_net), 
            .B1(GND_net), .C1(counter[28]), .D1(n2432), .CI1(n2432), 
            .CO0(n2432), .CO1(n795), .S0(n133[27]), .S1(n133[28]));
    defparam counter_98_add_4_29.INIT0 = "0xc33c";
    defparam counter_98_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[29]), .D0(n795), .CI0(n795), .A1(GND_net), 
            .B1(GND_net), .C1(counter[30]), .D1(n2435), .CI1(n2435), 
            .CO0(n2435), .CO1(n797), .S0(n133[29]), .S1(n133[30]));
    defparam counter_98_add_4_31.INIT0 = "0xc33c";
    defparam counter_98_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@0(174[14],174[25])" *) FA2 counter_98_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[31]), .D0(n797), .CI0(n797), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n2438), .CI1(n2438), .CO0(n2438), 
            .S0(n133[31]));
    defparam counter_98_add_4_33.INIT0 = "0xc33c";
    defparam counter_98_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(THRESHOLD_31__N_135[9]), 
            .C1(VCC_net), .D1(n2354), .CI1(n2354), .CO0(n2354), .CO1(n800), 
            .S1(THRESHOLD[9]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_1.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_1.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_3 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[10]), .C0(VCC_net), .D0(n800), .CI0(n800), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[11]), .C1(VCC_net), 
            .D1(n2357), .CI1(n2357), .CO0(n2357), .CO1(n802), .S0(THRESHOLD[10]), 
            .S1(THRESHOLD[11]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_3.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_3.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_5 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[12]), .C0(VCC_net), .D0(n802), .CI0(n802), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[13]), .C1(VCC_net), 
            .D1(n2360), .CI1(n2360), .CO0(n2360), .CO1(n804), .S0(THRESHOLD[12]), 
            .S1(THRESHOLD[13]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_5.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_5.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_7 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[14]), .C0(VCC_net), .D0(n804), .CI0(n804), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[15]), .C1(VCC_net), 
            .D1(n2363), .CI1(n2363), .CO0(n2363), .CO1(n806), .S0(THRESHOLD[14]), 
            .S1(THRESHOLD[15]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_7.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_7.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_9 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[16]), .C0(VCC_net), .D0(n806), .CI0(n806), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[17]), .C1(VCC_net), 
            .D1(n2366), .CI1(n2366), .CO0(n2366), .CO1(n808), .S0(THRESHOLD[16]), 
            .S1(THRESHOLD[17]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_9.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_9.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_11 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[18]), .C0(VCC_net), .D0(n808), .CI0(n808), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[19]), .C1(VCC_net), 
            .D1(n2369), .CI1(n2369), .CO0(n2369), .CO1(n810), .S0(THRESHOLD[18]), 
            .S1(THRESHOLD[19]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_11.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_11.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_13 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[20]), .C0(VCC_net), .D0(n810), .CI0(n810), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[21]), .C1(VCC_net), 
            .D1(n2372), .CI1(n2372), .CO0(n2372), .CO1(n812), .S0(THRESHOLD[20]), 
            .S1(THRESHOLD[21]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_13.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_13.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_15 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[22]), .C0(VCC_net), .D0(n812), .CI0(n812), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[23]), .C1(VCC_net), 
            .D1(n2375), .CI1(n2375), .CO0(n2375), .CO1(n814), .S0(THRESHOLD[22]), 
            .S1(THRESHOLD[23]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_15.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_15.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_17 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[24]), .C0(VCC_net), .D0(n814), .CI0(n814), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[25]), .C1(VCC_net), 
            .D1(n2378), .CI1(n2378), .CO0(n2378), .CO1(n816), .S0(THRESHOLD[24]), 
            .S1(THRESHOLD[25]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_17.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_17.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_19 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[26]), .C0(VCC_net), .D0(n816), .CI0(n816), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[27]), .C1(VCC_net), 
            .D1(n2381), .CI1(n2381), .CO0(n2381), .CO1(n818), .S0(THRESHOLD[26]), 
            .S1(THRESHOLD[27]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_19.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_19.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_21 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[28]), .C0(VCC_net), .D0(n818), .CI0(n818), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[29]), .C1(VCC_net), 
            .D1(n2384), .CI1(n2384), .CO0(n2384), .CO1(n820), .S0(THRESHOLD[28]), 
            .S1(THRESHOLD[29]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_21.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_21.INIT1 = "0xc33c";
    (* lineinfo="@0(171[21],171[37])" *) FA2 THRESHOLD_31__I_0_sub_3_add_2_23 (.A0(GND_net), 
            .B0(THRESHOLD_31__N_135[30]), .C0(VCC_net), .D0(n820), .CI0(n820), 
            .A1(GND_net), .B1(THRESHOLD_31__N_135[31]), .C1(VCC_net), 
            .D1(n2387), .CI1(n2387), .CO0(n2387), .S0(THRESHOLD[30]), 
            .S1(THRESHOLD[31]));
    defparam THRESHOLD_31__I_0_sub_3_add_2_23.INIT0 = "0xc33c";
    defparam THRESHOLD_31__I_0_sub_3_add_2_23.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(174[14],174[25])" *) FD1P3XZ counter_98__i0 (.D(n133[0]), 
            .SP(VCC_net_c), .CK(int_osc), .SR(GND_net_c), .Q(counter[0]));
    defparam counter_98__i0.REGSET = "RESET";
    defparam counter_98__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module MCU_spi
//

module MCU_spi (output [47:0]newFlattenedMCUout, input sck_c, input sdi_c, 
            input VCC_net);
    
    (* is_clock=1, lineinfo="@0(7[25],7[28])" *) wire sck_c;
    
    wire VCC_net_c, GND_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i21 (.D(newFlattenedMCUout[20]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[21]));
    defparam newFlattenedMCUout_i21.REGSET = "RESET";
    defparam newFlattenedMCUout_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i24 (.D(newFlattenedMCUout[23]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[24]));
    defparam newFlattenedMCUout_i24.REGSET = "RESET";
    defparam newFlattenedMCUout_i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i20 (.D(newFlattenedMCUout[19]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[20]));
    defparam newFlattenedMCUout_i20.REGSET = "RESET";
    defparam newFlattenedMCUout_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i19 (.D(newFlattenedMCUout[18]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[19]));
    defparam newFlattenedMCUout_i19.REGSET = "RESET";
    defparam newFlattenedMCUout_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i18 (.D(newFlattenedMCUout[17]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[18]));
    defparam newFlattenedMCUout_i18.REGSET = "RESET";
    defparam newFlattenedMCUout_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i17 (.D(newFlattenedMCUout[16]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[17]));
    defparam newFlattenedMCUout_i17.REGSET = "RESET";
    defparam newFlattenedMCUout_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i16 (.D(newFlattenedMCUout[15]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[16]));
    defparam newFlattenedMCUout_i16.REGSET = "RESET";
    defparam newFlattenedMCUout_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i15 (.D(newFlattenedMCUout[14]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[15]));
    defparam newFlattenedMCUout_i15.REGSET = "RESET";
    defparam newFlattenedMCUout_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i14 (.D(newFlattenedMCUout[13]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[14]));
    defparam newFlattenedMCUout_i14.REGSET = "RESET";
    defparam newFlattenedMCUout_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i13 (.D(newFlattenedMCUout[12]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[13]));
    defparam newFlattenedMCUout_i13.REGSET = "RESET";
    defparam newFlattenedMCUout_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i12 (.D(newFlattenedMCUout[11]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[12]));
    defparam newFlattenedMCUout_i12.REGSET = "RESET";
    defparam newFlattenedMCUout_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i11 (.D(newFlattenedMCUout[10]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[11]));
    defparam newFlattenedMCUout_i11.REGSET = "RESET";
    defparam newFlattenedMCUout_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i10 (.D(newFlattenedMCUout[9]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[10]));
    defparam newFlattenedMCUout_i10.REGSET = "RESET";
    defparam newFlattenedMCUout_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i26 (.D(newFlattenedMCUout[25]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[26]));
    defparam newFlattenedMCUout_i26.REGSET = "RESET";
    defparam newFlattenedMCUout_i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i9 (.D(newFlattenedMCUout[8]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[9]));
    defparam newFlattenedMCUout_i9.REGSET = "RESET";
    defparam newFlattenedMCUout_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i27 (.D(newFlattenedMCUout[26]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[27]));
    defparam newFlattenedMCUout_i27.REGSET = "RESET";
    defparam newFlattenedMCUout_i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i1 (.D(newFlattenedMCUout[0]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[1]));
    defparam newFlattenedMCUout_i1.REGSET = "RESET";
    defparam newFlattenedMCUout_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i2 (.D(newFlattenedMCUout[1]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[2]));
    defparam newFlattenedMCUout_i2.REGSET = "RESET";
    defparam newFlattenedMCUout_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i3 (.D(newFlattenedMCUout[2]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[3]));
    defparam newFlattenedMCUout_i3.REGSET = "RESET";
    defparam newFlattenedMCUout_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i4 (.D(newFlattenedMCUout[3]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[4]));
    defparam newFlattenedMCUout_i4.REGSET = "RESET";
    defparam newFlattenedMCUout_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i5 (.D(newFlattenedMCUout[4]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[5]));
    defparam newFlattenedMCUout_i5.REGSET = "RESET";
    defparam newFlattenedMCUout_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i6 (.D(newFlattenedMCUout[5]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[6]));
    defparam newFlattenedMCUout_i6.REGSET = "RESET";
    defparam newFlattenedMCUout_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i7 (.D(newFlattenedMCUout[6]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[7]));
    defparam newFlattenedMCUout_i7.REGSET = "RESET";
    defparam newFlattenedMCUout_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i8 (.D(newFlattenedMCUout[7]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[8]));
    defparam newFlattenedMCUout_i8.REGSET = "RESET";
    defparam newFlattenedMCUout_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i25 (.D(newFlattenedMCUout[24]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[25]));
    defparam newFlattenedMCUout_i25.REGSET = "RESET";
    defparam newFlattenedMCUout_i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i23 (.D(newFlattenedMCUout[22]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[23]));
    defparam newFlattenedMCUout_i23.REGSET = "RESET";
    defparam newFlattenedMCUout_i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) IOL_B newFlattenedMCUout_i0 (.PADDI(sdi_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(sck_c), .OUTCLK(GND_net), .DI0(newFlattenedMCUout[0]));
    defparam newFlattenedMCUout_i0.LATCHIN = "NONE_REG";
    defparam newFlattenedMCUout_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i47 (.D(newFlattenedMCUout[46]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[47]));
    defparam newFlattenedMCUout_i47.REGSET = "RESET";
    defparam newFlattenedMCUout_i47.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i46 (.D(newFlattenedMCUout[45]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[46]));
    defparam newFlattenedMCUout_i46.REGSET = "RESET";
    defparam newFlattenedMCUout_i46.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i45 (.D(newFlattenedMCUout[44]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[45]));
    defparam newFlattenedMCUout_i45.REGSET = "RESET";
    defparam newFlattenedMCUout_i45.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i44 (.D(newFlattenedMCUout[43]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[44]));
    defparam newFlattenedMCUout_i44.REGSET = "RESET";
    defparam newFlattenedMCUout_i44.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i43 (.D(newFlattenedMCUout[42]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[43]));
    defparam newFlattenedMCUout_i43.REGSET = "RESET";
    defparam newFlattenedMCUout_i43.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i42 (.D(newFlattenedMCUout[41]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[42]));
    defparam newFlattenedMCUout_i42.REGSET = "RESET";
    defparam newFlattenedMCUout_i42.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i41 (.D(newFlattenedMCUout[40]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[41]));
    defparam newFlattenedMCUout_i41.REGSET = "RESET";
    defparam newFlattenedMCUout_i41.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i40 (.D(newFlattenedMCUout[39]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[40]));
    defparam newFlattenedMCUout_i40.REGSET = "RESET";
    defparam newFlattenedMCUout_i40.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i39 (.D(newFlattenedMCUout[38]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[39]));
    defparam newFlattenedMCUout_i39.REGSET = "RESET";
    defparam newFlattenedMCUout_i39.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i38 (.D(newFlattenedMCUout[37]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[38]));
    defparam newFlattenedMCUout_i38.REGSET = "RESET";
    defparam newFlattenedMCUout_i38.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i37 (.D(newFlattenedMCUout[36]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[37]));
    defparam newFlattenedMCUout_i37.REGSET = "RESET";
    defparam newFlattenedMCUout_i37.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i36 (.D(newFlattenedMCUout[35]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[36]));
    defparam newFlattenedMCUout_i36.REGSET = "RESET";
    defparam newFlattenedMCUout_i36.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i35 (.D(newFlattenedMCUout[34]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[35]));
    defparam newFlattenedMCUout_i35.REGSET = "RESET";
    defparam newFlattenedMCUout_i35.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i34 (.D(newFlattenedMCUout[33]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[34]));
    defparam newFlattenedMCUout_i34.REGSET = "RESET";
    defparam newFlattenedMCUout_i34.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i33 (.D(newFlattenedMCUout[32]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[33]));
    defparam newFlattenedMCUout_i33.REGSET = "RESET";
    defparam newFlattenedMCUout_i33.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i32 (.D(newFlattenedMCUout[31]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[32]));
    defparam newFlattenedMCUout_i32.REGSET = "RESET";
    defparam newFlattenedMCUout_i32.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i31 (.D(newFlattenedMCUout[30]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[31]));
    defparam newFlattenedMCUout_i31.REGSET = "RESET";
    defparam newFlattenedMCUout_i31.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i30 (.D(newFlattenedMCUout[29]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[30]));
    defparam newFlattenedMCUout_i30.REGSET = "RESET";
    defparam newFlattenedMCUout_i30.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i29 (.D(newFlattenedMCUout[28]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[29]));
    defparam newFlattenedMCUout_i29.REGSET = "RESET";
    defparam newFlattenedMCUout_i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i28 (.D(newFlattenedMCUout[27]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[28]));
    defparam newFlattenedMCUout_i28.REGSET = "RESET";
    defparam newFlattenedMCUout_i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=46, LSE_LLINE=24, LSE_RLINE=24, lineinfo="@0(56[12],58[5])" *) FD1P3XZ newFlattenedMCUout_i22 (.D(newFlattenedMCUout[21]), 
            .SP(VCC_net_c), .CK(sck_c), .SR(GND_net), .Q(newFlattenedMCUout[22]));
    defparam newFlattenedMCUout_i22.REGSET = "RESET";
    defparam newFlattenedMCUout_i22.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net_c));
    
endmodule
