# Jahwa Electronics - Data Acquisition System Project Documentation
> <div align="justify"> This document covers all the information about the Jahwa Electronics data acquisition system project. It provides step-by-step instructions for writing FPGA firmware with Xilinx Vitis.</div>

--------------------------

## :bookmark_tabs: Table of Content

* [Context](#information_source-context)
* [Background](#mag-background)
* [Creating FPGA Design using Xilinx Vivado](#computer-creating-fpga-design-using-xilinx-vivado)

---------------------------

## :information_source: Context

*Created by*: **Dalta Imam Maulana**
*Document Version*: **September 14th, 2023**

------------------

## :mag: Background

### Xilinx Vivado
<p align="center">
    <img src="https://github.com/kaistseed/jahwa-project/blob/c578709a7fe9241e3b1350e436c54a0bcc80bf08/documentation/resources/vivado-logo.png" alt="vivado-logo" width="40%" />
</p>


Vivado design suite is an integrated design environment (IDE) developed by Xilinx that provides a lot of features such as:

* Vivado high-level synthesis (HLS) compiler transforms C, C++, and SystemC programs into RTL code.
* Vivado simulator that supports mixed-language simulation and verification.
* Vivado IP integrator allows the designer to easily integrate and configure IP cores either a pre-built library from Xilinx or custom-made IP cores.



### Xilinx Vitis

<p align="center">
    <img src="https://github.com/kaistseed/jahwa-project/blob/c578709a7fe9241e3b1350e436c54a0bcc80bf08/documentation/resources/vitis-logo.png" alt="vitis-logo" width="60%" />
</p>

Xilinx Vitis is an integrated design environment (IDE) for writing FPGA software. Vitis consists of multiple tools including Xilinx SDK, Vitis High-Level Synthesis (HLS), and SDSoC. The difference between each tool can be explained as follows:

* **Xilinx SDK**: Write application code based on C/C++ to run on a processor in the design that user created in Vivado. The code is usually used to control and configure hardware blocks connected to the processor.
* **Vitis HLS**: Write C/C++ code which then is translated to RTL (Verilog/VHDL) to be used as an IP block in Vivado project. The block generated by Vitis HLS can be loaded in Vivado for manual optimization.
* **Vitis SDSoC**: Write C/C++ code to be built into a block that the tool integrates into a previously created Vivado design. With the SDSoC, the user can accelerate particular data processing functions by building custom hardware blocks without manually designing the hardware block (writing the hardware block using software languages.)



### PYNQ Framework

<p align="center">
    <img src="https://github.com/kaistseed/jahwa-project/blob/c578709a7fe9241e3b1350e436c54a0bcc80bf08/documentation/resources/pynq-logo.png" alt="pynq-logo" width="55%" />
</p>

PYNQ is an open-source Xilinx framework designed for system designers, software developers, and hardware designers to use Xilinx platforms easily. With the support of Python language and libraries, designers can benefit from using programmable logic and microprocessors to build more exciting and robust embedded systems. The PYNQ framework can now be used with Zynq, Zynq UltraScale+, Zynq RFSoC, and Alveo accelerator boards.

-------------

## :computer: Writing FPGA Firmware using Xilinx Vitis

1. Create workspace

   <p align="center">
       <img src="D:\Jahwa\documentation\resources\vitis-workspace.png" alt="vitis-workspace" width="60%" />
   </p>

2. Import hardware platform

   <p align="center">
       <img src="D:\Jahwa\documentation\resources\import-hardware.png" alt="import-hardware" width="100%" />
   </p>

3. Choose target processor

   <p align="center">
       <img src="D:\Jahwa\documentation\resources\target-processor.png" alt="target-processor" width="100%" />
   </p>

4. Choose operating system

   <p align="center">
       <img src="D:\Jahwa\documentation\resources\operating-system.png" alt="operating-system" width="100%" />
   </p>

5. Choose template application

   

6. Change custom IP makefile

   <p align="center">
       <img src="D:\Jahwa\documentation\resources\makefile.png" alt="makefile" width="100%" />
   </p>

7. Debug build

   <p align="center">
       <img src="D:\Jahwa\documentation\resources\debug-build.png" alt="debug-build" width="100%" />
   </p>
