Layer Pairs Export File for PCB: C:\Chengming_Li\GitHub\ECE266_CMOSCircuitLab\Lab5_PCB\DaughterBoard_ChipOnBoard\2Layer_Layout.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=2layer_layout.txt|DrillLayers=gtl,gbl
