
GraviCubeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000119e8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b0  08011b88  08011b88  00012b88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012138  08012138  000142e8  2**0
                  CONTENTS
  4 .ARM          00000008  08012138  08012138  00013138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012140  08012140  000142e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012140  08012140  00013140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012144  08012144  00013144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e8  20000000  08012148  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001fbc  200002e8  08012430  000142e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200022a4  08012430  000152a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000142e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000202f9  00000000  00000000  00014318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a8d  00000000  00000000  00034611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001910  00000000  00000000  000390a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001369  00000000  00000000  0003a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fcd5  00000000  00000000  0003bd19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022166  00000000  00000000  0005b9ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a6692  00000000  00000000  0007db54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001241e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bf0  00000000  00000000  0012422c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0012be1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002e8 	.word	0x200002e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011b70 	.word	0x08011b70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002ec 	.word	0x200002ec
 80001dc:	08011b70 	.word	0x08011b70

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <HAL_TIM_PeriodElapsedCallback>:
 **		  TIMER-INTERRUPT	     **
 **********************************
*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	static uint8_t interruptState = readData;
    if (htim->Instance == TIM4)  // Check if the interrupt comes from TIM4
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a19      	ldr	r2, [pc, #100]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d12b      	bne.n	8000f52 <HAL_TIM_PeriodElapsedCallback+0x6a>
    {
        switch(interruptState)
 8000efa:	4b19      	ldr	r3, [pc, #100]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d827      	bhi.n	8000f52 <HAL_TIM_PeriodElapsedCallback+0x6a>
 8000f02:	a201      	add	r2, pc, #4	@ (adr r2, 8000f08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f08:	08000f19 	.word	0x08000f19
 8000f0c:	08000f2b 	.word	0x08000f2b
 8000f10:	08000f3d 	.word	0x08000f3d
 8000f14:	08000f4b 	.word	0x08000f4b
        {
        	case readData:
        		mpu6050_readData();
 8000f18:	f001 f8d6 	bl	80020c8 <_Z16mpu6050_readDatav>
        		interruptState++;
 8000f1c:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	3301      	adds	r3, #1
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	4b0e      	ldr	r3, [pc, #56]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000f26:	701a      	strb	r2, [r3, #0]
        	break;
 8000f28:	e013      	b.n	8000f52 <HAL_TIM_PeriodElapsedCallback+0x6a>

        	case control_X_Axis:
        		controlRoll();
 8000f2a:	f000 f963 	bl	80011f4 <_Z11controlRollv>
				interruptState++;
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	3301      	adds	r3, #1
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4b0a      	ldr	r3, [pc, #40]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000f38:	701a      	strb	r2, [r3, #0]
			break;
 8000f3a:	e00a      	b.n	8000f52 <HAL_TIM_PeriodElapsedCallback+0x6a>

        	case control_Y_Axis:
				interruptState++;
 8000f3c:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	3301      	adds	r3, #1
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000f46:	701a      	strb	r2, [r3, #0]
			break;
 8000f48:	e003      	b.n	8000f52 <HAL_TIM_PeriodElapsedCallback+0x6a>

        	case control_Z_Axis:
				interruptState = readData;
 8000f4a:	4b05      	ldr	r3, [pc, #20]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
			break;
 8000f50:	bf00      	nop

        }
    }
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40000800 	.word	0x40000800
 8000f60:	20000304 	.word	0x20000304
 8000f64:	00000000 	.word	0x00000000

08000f68 <_ZN5MotorC1EP17TIM_HandleTypeDefjP12GPIO_TypeDefttt>:
 **********************************
 **		  MOTOR-CLASS-DEF	     **
 **********************************
*/

Motor::Motor(TIM_HandleTypeDef *htim, unsigned int Channel, GPIO_TypeDef *motorPort, uint16_t directionPin, uint16_t enablePin, uint16_t brakePin)
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
 8000f74:	603b      	str	r3, [r7, #0]
{
	Motor::timer = htim;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	68ba      	ldr	r2, [r7, #8]
 8000f7a:	601a      	str	r2, [r3, #0]
	Motor::timerChannel = Channel;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	605a      	str	r2, [r3, #4]
	Motor::motorPort = motorPort;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	683a      	ldr	r2, [r7, #0]
 8000f86:	609a      	str	r2, [r3, #8]
	Motor::directionPin = directionPin;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	8b3a      	ldrh	r2, [r7, #24]
 8000f8c:	819a      	strh	r2, [r3, #12]
	Motor::enablePin = enablePin;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	8bba      	ldrh	r2, [r7, #28]
 8000f92:	81da      	strh	r2, [r3, #14]
	Motor::brakePin = brakePin;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	8c3a      	ldrh	r2, [r7, #32]
 8000f98:	821a      	strh	r2, [r3, #16]

	changeSpeed(MOTOR_BASE_SPEED);
 8000f9a:	ed9f 0b0f 	vldr	d0, [pc, #60]	@ 8000fd8 <_ZN5MotorC1EP17TIM_HandleTypeDefjP12GPIO_TypeDefttt+0x70>
 8000f9e:	68f8      	ldr	r0, [r7, #12]
 8000fa0:	f000 f81e 	bl	8000fe0 <_ZN5Motor11changeSpeedEd>

	HAL_TIM_PWM_Start(timer, timerChannel);  // Start PWM
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	4619      	mov	r1, r3
 8000fae:	4610      	mov	r0, r2
 8000fb0:	f007 fe90 	bl	8008cd4 <HAL_TIM_PWM_Start>

	changeDirection(CCW);
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	68f8      	ldr	r0, [r7, #12]
 8000fb8:	f000 f870 	bl	800109c <_ZN5Motor15changeDirectionEb>

	changeBrakeState(enableBrake);
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f000 f884 	bl	80010cc <_ZN5Motor16changeBrakeStateEb>

	changeMotorState(disableMotor);
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	68f8      	ldr	r0, [r7, #12]
 8000fc8:	f000 f898 	bl	80010fc <_ZN5Motor16changeMotorStateEb>
}
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	00000000 	.word	0x00000000
 8000fdc:	403e0000 	.word	0x403e0000

08000fe0 <_ZN5Motor11changeSpeedEd>:

void Motor::changeSpeed(double newMotorSpeed)
{
 8000fe0:	b5b0      	push	{r4, r5, r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	ed87 0b00 	vstr	d0, [r7]
	speed = newMotorSpeed;
 8000fec:	68f9      	ldr	r1, [r7, #12]
 8000fee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ff2:	e9c1 2306 	strd	r2, r3, [r1, #24]

	uint32_t CCR_Value = (uint32_t)((double)(__HAL_TIM_GET_AUTORELOAD(timer) + 1) * ((100.0 - speed) / 100.0));
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ffe:	3301      	adds	r3, #1
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fa87 	bl	8000514 <__aeabi_ui2d>
 8001006:	4604      	mov	r4, r0
 8001008:	460d      	mov	r5, r1
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001010:	f04f 0000 	mov.w	r0, #0
 8001014:	4920      	ldr	r1, [pc, #128]	@ (8001098 <_ZN5Motor11changeSpeedEd+0xb8>)
 8001016:	f7ff f93f 	bl	8000298 <__aeabi_dsub>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	4610      	mov	r0, r2
 8001020:	4619      	mov	r1, r3
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	4b1c      	ldr	r3, [pc, #112]	@ (8001098 <_ZN5Motor11changeSpeedEd+0xb8>)
 8001028:	f7ff fc18 	bl	800085c <__aeabi_ddiv>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4620      	mov	r0, r4
 8001032:	4629      	mov	r1, r5
 8001034:	f7ff fae8 	bl	8000608 <__aeabi_dmul>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	4610      	mov	r0, r2
 800103e:	4619      	mov	r1, r3
 8001040:	f7ff fdba 	bl	8000bb8 <__aeabi_d2uiz>
 8001044:	4603      	mov	r3, r0
 8001046:	617b      	str	r3, [r7, #20]

	__HAL_TIM_SET_COMPARE(timer, timerChannel, CCR_Value);
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d105      	bne.n	800105c <_ZN5Motor11changeSpeedEd+0x7c>
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800105a:	e018      	b.n	800108e <_ZN5Motor11changeSpeedEd+0xae>
	__HAL_TIM_SET_COMPARE(timer, timerChannel, CCR_Value);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	2b04      	cmp	r3, #4
 8001062:	d105      	bne.n	8001070 <_ZN5Motor11changeSpeedEd+0x90>
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800106e:	e00e      	b.n	800108e <_ZN5Motor11changeSpeedEd+0xae>
	__HAL_TIM_SET_COMPARE(timer, timerChannel, CCR_Value);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	2b08      	cmp	r3, #8
 8001076:	d105      	bne.n	8001084 <_ZN5Motor11changeSpeedEd+0xa4>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	697a      	ldr	r2, [r7, #20]
 8001080:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001082:	e004      	b.n	800108e <_ZN5Motor11changeSpeedEd+0xae>
	__HAL_TIM_SET_COMPARE(timer, timerChannel, CCR_Value);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800108e:	bf00      	nop
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bdb0      	pop	{r4, r5, r7, pc}
 8001096:	bf00      	nop
 8001098:	40590000 	.word	0x40590000

0800109c <_ZN5Motor15changeDirectionEb>:

void Motor::changeDirection(bool newMotorDirection)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	460b      	mov	r3, r1
 80010a6:	70fb      	strb	r3, [r7, #3]
	direction = newMotorDirection;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	78fa      	ldrb	r2, [r7, #3]
 80010ac:	f883 2020 	strb.w	r2, [r3, #32]
	HAL_GPIO_WritePin(motorPort, directionPin, (GPIO_PinState)direction);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6898      	ldr	r0, [r3, #8]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	8999      	ldrh	r1, [r3, #12]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010be:	461a      	mov	r2, r3
 80010c0:	f002 ff96 	bl	8003ff0 <HAL_GPIO_WritePin>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <_ZN5Motor16changeBrakeStateEb>:

void Motor::changeBrakeState(bool newBrakeState)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	70fb      	strb	r3, [r7, #3]
	brakeState = newBrakeState;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	78fa      	ldrb	r2, [r7, #3]
 80010dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	HAL_GPIO_WritePin(motorPort, brakePin, (GPIO_PinState)brakeState);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6898      	ldr	r0, [r3, #8]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	8a19      	ldrh	r1, [r3, #16]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010ee:	461a      	mov	r2, r3
 80010f0:	f002 ff7e 	bl	8003ff0 <HAL_GPIO_WritePin>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <_ZN5Motor16changeMotorStateEb>:

void Motor::changeMotorState(bool newMotorState)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
	motorState = newMotorState;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	78fa      	ldrb	r2, [r7, #3]
 800110c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	HAL_GPIO_WritePin(motorPort, enablePin, (GPIO_PinState)motorState);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6898      	ldr	r0, [r3, #8]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	89d9      	ldrh	r1, [r3, #14]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800111e:	461a      	mov	r2, r3
 8001120:	f002 ff66 	bl	8003ff0 <HAL_GPIO_WritePin>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <_ZN5Motor9testMotorEv>:

void Motor::testMotor()
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	static uint8_t PWMspeed = 0;
	static uint32_t timeSaveMotorTest = 0;
	if(HAL_GetTick() - timeSaveMotorTest >= 10000)
 8001134:	f001 fd4e 	bl	8002bd4 <HAL_GetTick>
 8001138:	4602      	mov	r2, r0
 800113a:	4b2c      	ldr	r3, [pc, #176]	@ (80011ec <_ZN5Motor9testMotorEv+0xc0>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001144:	4293      	cmp	r3, r2
 8001146:	bf8c      	ite	hi
 8001148:	2301      	movhi	r3, #1
 800114a:	2300      	movls	r3, #0
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b00      	cmp	r3, #0
 8001150:	d048      	beq.n	80011e4 <_ZN5Motor9testMotorEv+0xb8>
	{
		uint8_t newSpeed; // in %
		switch(PWMspeed)
 8001152:	4b27      	ldr	r3, [pc, #156]	@ (80011f0 <_ZN5Motor9testMotorEv+0xc4>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b02      	cmp	r3, #2
 8001158:	d02e      	beq.n	80011b8 <_ZN5Motor9testMotorEv+0x8c>
 800115a:	2b02      	cmp	r3, #2
 800115c:	dc3d      	bgt.n	80011da <_ZN5Motor9testMotorEv+0xae>
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <_ZN5Motor9testMotorEv+0x3c>
 8001162:	2b01      	cmp	r3, #1
 8001164:	d014      	beq.n	8001190 <_ZN5Motor9testMotorEv+0x64>
 8001166:	e038      	b.n	80011da <_ZN5Motor9testMotorEv+0xae>
		{
			case 0:
				newSpeed = 50;
 8001168:	2332      	movs	r3, #50	@ 0x32
 800116a:	73fb      	strb	r3, [r7, #15]
				changeSpeed(newSpeed);
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff f9d0 	bl	8000514 <__aeabi_ui2d>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	ec43 2b10 	vmov	d0, r2, r3
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ff2f 	bl	8000fe0 <_ZN5Motor11changeSpeedEd>
				PWMspeed++;
 8001182:	4b1b      	ldr	r3, [pc, #108]	@ (80011f0 <_ZN5Motor9testMotorEv+0xc4>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	3301      	adds	r3, #1
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4b19      	ldr	r3, [pc, #100]	@ (80011f0 <_ZN5Motor9testMotorEv+0xc4>)
 800118c:	701a      	strb	r2, [r3, #0]
			break;
 800118e:	e024      	b.n	80011da <_ZN5Motor9testMotorEv+0xae>

			case 1:
				newSpeed = 60;
 8001190:	233c      	movs	r3, #60	@ 0x3c
 8001192:	73fb      	strb	r3, [r7, #15]
				changeSpeed(newSpeed);
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f9bc 	bl	8000514 <__aeabi_ui2d>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	ec43 2b10 	vmov	d0, r2, r3
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff ff1b 	bl	8000fe0 <_ZN5Motor11changeSpeedEd>
				PWMspeed++;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <_ZN5Motor9testMotorEv+0xc4>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	3301      	adds	r3, #1
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4b0f      	ldr	r3, [pc, #60]	@ (80011f0 <_ZN5Motor9testMotorEv+0xc4>)
 80011b4:	701a      	strb	r2, [r3, #0]
			break;
 80011b6:	e010      	b.n	80011da <_ZN5Motor9testMotorEv+0xae>

			case 2:
				newSpeed = 25;
 80011b8:	2319      	movs	r3, #25
 80011ba:	73fb      	strb	r3, [r7, #15]
				changeSpeed(newSpeed);
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f9a8 	bl	8000514 <__aeabi_ui2d>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	ec43 2b10 	vmov	d0, r2, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff07 	bl	8000fe0 <_ZN5Motor11changeSpeedEd>
				PWMspeed = 0;
 80011d2:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <_ZN5Motor9testMotorEv+0xc4>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
			break;
 80011d8:	bf00      	nop
		}
		timeSaveMotorTest = HAL_GetTick();
 80011da:	f001 fcfb 	bl	8002bd4 <HAL_GetTick>
 80011de:	4603      	mov	r3, r0
 80011e0:	4a02      	ldr	r2, [pc, #8]	@ (80011ec <_ZN5Motor9testMotorEv+0xc0>)
 80011e2:	6013      	str	r3, [r2, #0]
	}
}
 80011e4:	bf00      	nop
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000308 	.word	0x20000308
 80011f0:	20000305 	.word	0x20000305

080011f4 <_Z11controlRollv>:
double Ki = /*10.5;*/ 0.0;
double Kd = /*0.03;*/ 0.03;
double alpha = 0.74;

void controlRoll()
{
 80011f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011f8:	b08a      	sub	sp, #40	@ 0x28
 80011fa:	af00      	add	r7, sp, #0
	double error, errorDerivative, output, absOutput, dt, filterYaw;
	static uint32_t lastTime = 0;
	static double previousError = 0, errorIntegral = 0, motor_speed_X = 0;

	switch(balanceMode)
 80011fc:	4b90      	ldr	r3, [pc, #576]	@ (8001440 <_Z11controlRollv+0x24c>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b03      	cmp	r3, #3
 8001202:	f000 8105 	beq.w	8001410 <_Z11controlRollv+0x21c>
 8001206:	2b03      	cmp	r3, #3
 8001208:	f300 8115 	bgt.w	8001436 <_Z11controlRollv+0x242>
 800120c:	2b00      	cmp	r3, #0
 800120e:	f000 810c 	beq.w	800142a <_Z11controlRollv+0x236>
 8001212:	2b02      	cmp	r3, #2
 8001214:	f040 810f 	bne.w	8001436 <_Z11controlRollv+0x242>
	{
		case oneDimensional:
		{
			//PID

			error = 46.5 /*47.3*/ - filterRoll; //links = 0°, rechts = 90°
 8001218:	4b8a      	ldr	r3, [pc, #552]	@ (8001444 <_Z11controlRollv+0x250>)
 800121a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800121e:	f04f 0000 	mov.w	r0, #0
 8001222:	4989      	ldr	r1, [pc, #548]	@ (8001448 <_Z11controlRollv+0x254>)
 8001224:	f7ff f838 	bl	8000298 <__aeabi_dsub>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	e9c7 2306 	strd	r2, r3, [r7, #24]
			dt = (HAL_GetTick() - lastTime) / 1000.0;
 8001230:	f001 fcd0 	bl	8002bd4 <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	4b85      	ldr	r3, [pc, #532]	@ (800144c <_Z11controlRollv+0x258>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f969 	bl	8000514 <__aeabi_ui2d>
 8001242:	f04f 0200 	mov.w	r2, #0
 8001246:	4b82      	ldr	r3, [pc, #520]	@ (8001450 <_Z11controlRollv+0x25c>)
 8001248:	f7ff fb08 	bl	800085c <__aeabi_ddiv>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	e9c7 2304 	strd	r2, r3, [r7, #16]
			errorIntegral += error * dt;
 8001254:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001258:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800125c:	f7ff f9d4 	bl	8000608 <__aeabi_dmul>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4610      	mov	r0, r2
 8001266:	4619      	mov	r1, r3
 8001268:	4b7a      	ldr	r3, [pc, #488]	@ (8001454 <_Z11controlRollv+0x260>)
 800126a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800126e:	f7ff f815 	bl	800029c <__adddf3>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4977      	ldr	r1, [pc, #476]	@ (8001454 <_Z11controlRollv+0x260>)
 8001278:	e9c1 2300 	strd	r2, r3, [r1]
			errorDerivative = (error - previousError) / dt;
 800127c:	4b76      	ldr	r3, [pc, #472]	@ (8001458 <_Z11controlRollv+0x264>)
 800127e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001282:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001286:	f7ff f807 	bl	8000298 <__aeabi_dsub>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001296:	f7ff fae1 	bl	800085c <__aeabi_ddiv>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	e9c7 2302 	strd	r2, r3, [r7, #8]
			previousError = error;
 80012a2:	496d      	ldr	r1, [pc, #436]	@ (8001458 <_Z11controlRollv+0x264>)
 80012a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012a8:	e9c1 2300 	strd	r2, r3, [r1]
			lastTime = HAL_GetTick();
 80012ac:	f001 fc92 	bl	8002bd4 <HAL_GetTick>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4a66      	ldr	r2, [pc, #408]	@ (800144c <_Z11controlRollv+0x258>)
 80012b4:	6013      	str	r3, [r2, #0]
			output = Kp * error + Ki * errorIntegral + Kd * errorDerivative;
 80012b6:	4b69      	ldr	r3, [pc, #420]	@ (800145c <_Z11controlRollv+0x268>)
 80012b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012c0:	f7ff f9a2 	bl	8000608 <__aeabi_dmul>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4690      	mov	r8, r2
 80012ca:	4699      	mov	r9, r3
 80012cc:	4b64      	ldr	r3, [pc, #400]	@ (8001460 <_Z11controlRollv+0x26c>)
 80012ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012d2:	4b60      	ldr	r3, [pc, #384]	@ (8001454 <_Z11controlRollv+0x260>)
 80012d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d8:	f7ff f996 	bl	8000608 <__aeabi_dmul>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	4640      	mov	r0, r8
 80012e2:	4649      	mov	r1, r9
 80012e4:	f7fe ffda 	bl	800029c <__adddf3>
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	4690      	mov	r8, r2
 80012ee:	4699      	mov	r9, r3
 80012f0:	4b5c      	ldr	r3, [pc, #368]	@ (8001464 <_Z11controlRollv+0x270>)
 80012f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012fa:	f7ff f985 	bl	8000608 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4640      	mov	r0, r8
 8001304:	4649      	mov	r1, r9
 8001306:	f7fe ffc9 	bl	800029c <__adddf3>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	e9c7 2308 	strd	r2, r3, [r7, #32]

			//schneller = nach links, langsamer = nach rechts
			if (output > 20) output = 20;
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	4b54      	ldr	r3, [pc, #336]	@ (8001468 <_Z11controlRollv+0x274>)
 8001318:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800131c:	f7ff fc04 	bl	8000b28 <__aeabi_dcmpgt>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d004      	beq.n	8001330 <_Z11controlRollv+0x13c>
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	4b4f      	ldr	r3, [pc, #316]	@ (8001468 <_Z11controlRollv+0x274>)
 800132c:	e9c7 2308 	strd	r2, r3, [r7, #32]
			if (output < -20) output = -20;
 8001330:	f04f 0200 	mov.w	r2, #0
 8001334:	4b4d      	ldr	r3, [pc, #308]	@ (800146c <_Z11controlRollv+0x278>)
 8001336:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800133a:	f7ff fbd7 	bl	8000aec <__aeabi_dcmplt>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d004      	beq.n	800134e <_Z11controlRollv+0x15a>
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	4b48      	ldr	r3, [pc, #288]	@ (800146c <_Z11controlRollv+0x278>)
 800134a:	e9c7 2308 	strd	r2, r3, [r7, #32]
			/*
			filterYaw = alpha * gyroYaw + (1 - alpha) * filterYaw;
			output = Kp * filterRoll + Ki * filterYaw + Kd * motor_speed_X;
			*/

			absOutput = (output < 0) ? -output : output;
 800134e:	f04f 0200 	mov.w	r2, #0
 8001352:	f04f 0300 	mov.w	r3, #0
 8001356:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800135a:	f7ff fbc7 	bl	8000aec <__aeabi_dcmplt>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d004      	beq.n	800136e <_Z11controlRollv+0x17a>
 8001364:	6a3c      	ldr	r4, [r7, #32]
 8001366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001368:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800136c:	e001      	b.n	8001372 <_Z11controlRollv+0x17e>
 800136e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001372:	e9c7 4500 	strd	r4, r5, [r7]

			//motor_speed_X += absOutput;

			if(output > 0)
 8001376:	f04f 0200 	mov.w	r2, #0
 800137a:	f04f 0300 	mov.w	r3, #0
 800137e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001382:	f7ff fbd1 	bl	8000b28 <__aeabi_dcmpgt>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d020      	beq.n	80013ce <_Z11controlRollv+0x1da>
			{
				//langsamer werden
				Motor_3->changeBrakeState(enableBrake);
 800138c:	4b38      	ldr	r3, [pc, #224]	@ (8001470 <_Z11controlRollv+0x27c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fe9a 	bl	80010cc <_ZN5Motor16changeBrakeStateEb>
				Motor_3->changeSpeed((MOTOR_BASE_SPEED - absOutput));
 8001398:	4b35      	ldr	r3, [pc, #212]	@ (8001470 <_Z11controlRollv+0x27c>)
 800139a:	681c      	ldr	r4, [r3, #0]
 800139c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013a0:	f04f 0000 	mov.w	r0, #0
 80013a4:	4933      	ldr	r1, [pc, #204]	@ (8001474 <_Z11controlRollv+0x280>)
 80013a6:	f7fe ff77 	bl	8000298 <__aeabi_dsub>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	ec43 2b17 	vmov	d7, r2, r3
 80013b2:	eeb0 0a47 	vmov.f32	s0, s14
 80013b6:	eef0 0a67 	vmov.f32	s1, s15
 80013ba:	4620      	mov	r0, r4
 80013bc:	f7ff fe10 	bl	8000fe0 <_ZN5Motor11changeSpeedEd>
				Motor_3->changeBrakeState(disableBrake);
 80013c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001470 <_Z11controlRollv+0x27c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2101      	movs	r1, #1
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fe80 	bl	80010cc <_ZN5Motor16changeBrakeStateEb>
				//schneller werden
				Motor_3->changeSpeed((MOTOR_BASE_SPEED + absOutput));
			}


		break;
 80013cc:	e033      	b.n	8001436 <_Z11controlRollv+0x242>
			else if(output < 0)
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	f04f 0300 	mov.w	r3, #0
 80013d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80013da:	f7ff fb87 	bl	8000aec <__aeabi_dcmplt>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d100      	bne.n	80013e6 <_Z11controlRollv+0x1f2>
		break;
 80013e4:	e027      	b.n	8001436 <_Z11controlRollv+0x242>
				Motor_3->changeSpeed((MOTOR_BASE_SPEED + absOutput));
 80013e6:	4b22      	ldr	r3, [pc, #136]	@ (8001470 <_Z11controlRollv+0x27c>)
 80013e8:	681c      	ldr	r4, [r3, #0]
 80013ea:	f04f 0200 	mov.w	r2, #0
 80013ee:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <_Z11controlRollv+0x280>)
 80013f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013f4:	f7fe ff52 	bl	800029c <__adddf3>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	ec43 2b17 	vmov	d7, r2, r3
 8001400:	eeb0 0a47 	vmov.f32	s0, s14
 8001404:	eef0 0a67 	vmov.f32	s1, s15
 8001408:	4620      	mov	r0, r4
 800140a:	f7ff fde9 	bl	8000fe0 <_ZN5Motor11changeSpeedEd>
		break;
 800140e:	e012      	b.n	8001436 <_Z11controlRollv+0x242>
		}
		case threeDimensional:
			error = 45 - filterRoll;
 8001410:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <_Z11controlRollv+0x250>)
 8001412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001416:	f04f 0000 	mov.w	r0, #0
 800141a:	4917      	ldr	r1, [pc, #92]	@ (8001478 <_Z11controlRollv+0x284>)
 800141c:	f7fe ff3c 	bl	8000298 <__aeabi_dsub>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	e9c7 2306 	strd	r2, r3, [r7, #24]
		break;
 8001428:	e005      	b.n	8001436 <_Z11controlRollv+0x242>

		case test:
			Motor_3->testMotor();
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <_Z11controlRollv+0x27c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff fe7c 	bl	800112c <_ZN5Motor9testMotorEv>
		break;
 8001434:	bf00      	nop
	}
}
 8001436:	bf00      	nop
 8001438:	3728      	adds	r7, #40	@ 0x28
 800143a:	46bd      	mov	sp, r7
 800143c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001440:	20000010 	.word	0x20000010
 8001444:	20000540 	.word	0x20000540
 8001448:	40474000 	.word	0x40474000
 800144c:	20000318 	.word	0x20000318
 8001450:	408f4000 	.word	0x408f4000
 8001454:	20000328 	.word	0x20000328
 8001458:	20000320 	.word	0x20000320
 800145c:	20000000 	.word	0x20000000
 8001460:	20000310 	.word	0x20000310
 8001464:	20000008 	.word	0x20000008
 8001468:	40340000 	.word	0x40340000
 800146c:	c0340000 	.word	0xc0340000
 8001470:	20000514 	.word	0x20000514
 8001474:	403e0000 	.word	0x403e0000
 8001478:	40468000 	.word	0x40468000

0800147c <_Z8blinkLEDm>:
#include "functions.h"

extern ADC_HandleTypeDef hadc1;

void blinkLED(uint32_t interval = 1000)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	static uint32_t timeSaveBlink = HAL_GetTick();
 8001484:	4b1d      	ldr	r3, [pc, #116]	@ (80014fc <_Z8blinkLEDm+0x80>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f3bf 8f5b 	dmb	ish
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	2b00      	cmp	r3, #0
 8001492:	bf0c      	ite	eq
 8001494:	2301      	moveq	r3, #1
 8001496:	2300      	movne	r3, #0
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2b00      	cmp	r3, #0
 800149c:	d012      	beq.n	80014c4 <_Z8blinkLEDm+0x48>
 800149e:	4817      	ldr	r0, [pc, #92]	@ (80014fc <_Z8blinkLEDm+0x80>)
 80014a0:	f00d fade 	bl	800ea60 <__cxa_guard_acquire>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	bf14      	ite	ne
 80014aa:	2301      	movne	r3, #1
 80014ac:	2300      	moveq	r3, #0
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d007      	beq.n	80014c4 <_Z8blinkLEDm+0x48>
 80014b4:	f001 fb8e 	bl	8002bd4 <HAL_GetTick>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a11      	ldr	r2, [pc, #68]	@ (8001500 <_Z8blinkLEDm+0x84>)
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	480f      	ldr	r0, [pc, #60]	@ (80014fc <_Z8blinkLEDm+0x80>)
 80014c0:	f00d fada 	bl	800ea78 <__cxa_guard_release>
	if (HAL_GetTick() - timeSaveBlink >= interval)
 80014c4:	f001 fb86 	bl	8002bd4 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <_Z8blinkLEDm+0x84>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	429a      	cmp	r2, r3
 80014d4:	bf94      	ite	ls
 80014d6:	2301      	movls	r3, #1
 80014d8:	2300      	movhi	r3, #0
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d008      	beq.n	80014f2 <_Z8blinkLEDm+0x76>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80014e0:	2104      	movs	r1, #4
 80014e2:	4808      	ldr	r0, [pc, #32]	@ (8001504 <_Z8blinkLEDm+0x88>)
 80014e4:	f002 fd9d 	bl	8004022 <HAL_GPIO_TogglePin>
		timeSaveBlink = HAL_GetTick();
 80014e8:	f001 fb74 	bl	8002bd4 <HAL_GetTick>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4a04      	ldr	r2, [pc, #16]	@ (8001500 <_Z8blinkLEDm+0x84>)
 80014f0:	6013      	str	r3, [r2, #0]
	}
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000334 	.word	0x20000334
 8001500:	20000330 	.word	0x20000330
 8001504:	40020400 	.word	0x40020400

08001508 <_Z18readBatteryVoltagev>:

float readBatteryVoltage()
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
  uint32_t adcValue;
  float voltage;

  // Start ADC conversion
  HAL_ADC_Start(&hadc1);
 800150e:	4813      	ldr	r0, [pc, #76]	@ (800155c <_Z18readBatteryVoltagev+0x54>)
 8001510:	f001 fbd4 	bl	8002cbc <HAL_ADC_Start>

  // Wait for conversion to complete
  HAL_ADC_PollForConversion(&hadc1, 100);
 8001514:	2164      	movs	r1, #100	@ 0x64
 8001516:	4811      	ldr	r0, [pc, #68]	@ (800155c <_Z18readBatteryVoltagev+0x54>)
 8001518:	f001 fc84 	bl	8002e24 <HAL_ADC_PollForConversion>

  // Read ADC value
  adcValue = HAL_ADC_GetValue(&hadc1);
 800151c:	480f      	ldr	r0, [pc, #60]	@ (800155c <_Z18readBatteryVoltagev+0x54>)
 800151e:	f001 fd0c 	bl	8002f3a <HAL_ADC_GetValue>
 8001522:	60f8      	str	r0, [r7, #12]

  // Convert ADC value to voltage
  // For 12-bit ADC (0-4095), reference voltage 3.3V
  voltage = (float)adcValue * (3.3f / 4095.0f);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	ee07 3a90 	vmov	s15, r3
 800152a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800152e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001560 <_Z18readBatteryVoltagev+0x58>
 8001532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001536:	edc7 7a02 	vstr	s15, [r7, #8]

  // Scale back to actual battery voltage using voltage divider ratio
  // Total resistance: 9.1kΩ + 3.3kΩ = 12.4kΩ
  // Division ratio: 12.4 / 3.3 = 3.76
  float batteryVoltage = voltage * (12.4f / 3.3f);
 800153a:	edd7 7a02 	vldr	s15, [r7, #8]
 800153e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001564 <_Z18readBatteryVoltagev+0x5c>
 8001542:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001546:	edc7 7a01 	vstr	s15, [r7, #4]

  return batteryVoltage;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	ee07 3a90 	vmov	s15, r3
}
 8001550:	eeb0 0a67 	vmov.f32	s0, s15
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	2000033c 	.word	0x2000033c
 8001560:	3a534067 	.word	0x3a534067
 8001564:	40707c1f 	.word	0x40707c1f

08001568 <_Z9hc05_initv>:
 **		  BT-MODULE INIT	     **
 **********************************
*/

void hc05_init()
{
 8001568:	b5b0      	push	{r4, r5, r7, lr}
 800156a:	b088      	sub	sp, #32
 800156c:	af00      	add	r7, sp, #0
	//Bluetooth-Test-message
	char test_string[] = "Hello, welcome to GraviCube\r\n";
 800156e:	4b0e      	ldr	r3, [pc, #56]	@ (80015a8 <_Z9hc05_initv+0x40>)
 8001570:	463c      	mov	r4, r7
 8001572:	461d      	mov	r5, r3
 8001574:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001576:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001578:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800157c:	c407      	stmia	r4!, {r0, r1, r2}
 800157e:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*)test_string, strlen(test_string), 100);
 8001580:	463b      	mov	r3, r7
 8001582:	4618      	mov	r0, r3
 8001584:	f7fe fe7c 	bl	8000280 <strlen>
 8001588:	4603      	mov	r3, r0
 800158a:	b29a      	uxth	r2, r3
 800158c:	4639      	mov	r1, r7
 800158e:	2364      	movs	r3, #100	@ 0x64
 8001590:	4806      	ldr	r0, [pc, #24]	@ (80015ac <_Z9hc05_initv+0x44>)
 8001592:	f008 fa9b 	bl	8009acc <HAL_UART_Transmit>

	//Enable Bluetooth Interrupt
	HAL_UART_Receive_IT(&huart2, &receivedBTData, 1);
 8001596:	2201      	movs	r2, #1
 8001598:	4905      	ldr	r1, [pc, #20]	@ (80015b0 <_Z9hc05_initv+0x48>)
 800159a:	4804      	ldr	r0, [pc, #16]	@ (80015ac <_Z9hc05_initv+0x44>)
 800159c:	f008 fb21 	bl	8009be2 <HAL_UART_Receive_IT>
}
 80015a0:	bf00      	nop
 80015a2:	3720      	adds	r7, #32
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bdb0      	pop	{r4, r5, r7, pc}
 80015a8:	08011b88 	.word	0x08011b88
 80015ac:	200004c8 	.word	0x200004c8
 80015b0:	20000338 	.word	0x20000338
 80015b4:	00000000 	.word	0x00000000

080015b8 <HAL_UART_RxCpltCallback>:
 **********************************
*/
extern double Kp, Ki, Kd;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a46      	ldr	r2, [pc, #280]	@ (80016e0 <HAL_UART_RxCpltCallback+0x128>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d17b      	bne.n	80016c2 <HAL_UART_RxCpltCallback+0x10a>
	{
		if(receivedBTData == 'S' && !receivedStart_Flag_1D)
 80015ca:	4b46      	ldr	r3, [pc, #280]	@ (80016e4 <HAL_UART_RxCpltCallback+0x12c>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b53      	cmp	r3, #83	@ 0x53
 80015d0:	d109      	bne.n	80015e6 <HAL_UART_RxCpltCallback+0x2e>
 80015d2:	4b45      	ldr	r3, [pc, #276]	@ (80016e8 <HAL_UART_RxCpltCallback+0x130>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	f083 0301 	eor.w	r3, r3, #1
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <HAL_UART_RxCpltCallback+0x2e>
		{
			receivedStart_Flag_1D = true;
 80015e0:	4b41      	ldr	r3, [pc, #260]	@ (80016e8 <HAL_UART_RxCpltCallback+0x130>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
		}

		switch(receivedBTData)
 80015e6:	4b3f      	ldr	r3, [pc, #252]	@ (80016e4 <HAL_UART_RxCpltCallback+0x12c>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	3b61      	subs	r3, #97	@ 0x61
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	d863      	bhi.n	80016b8 <HAL_UART_RxCpltCallback+0x100>
 80015f0:	a201      	add	r2, pc, #4	@ (adr r2, 80015f8 <HAL_UART_RxCpltCallback+0x40>)
 80015f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f6:	bf00      	nop
 80015f8:	08001611 	.word	0x08001611
 80015fc:	0800162d 	.word	0x0800162d
 8001600:	08001649 	.word	0x08001649
 8001604:	08001665 	.word	0x08001665
 8001608:	08001681 	.word	0x08001681
 800160c:	0800169d 	.word	0x0800169d
		{
			case 'a':
				Kp += 0.00001;
 8001610:	4b36      	ldr	r3, [pc, #216]	@ (80016ec <HAL_UART_RxCpltCallback+0x134>)
 8001612:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001616:	a32e      	add	r3, pc, #184	@ (adr r3, 80016d0 <HAL_UART_RxCpltCallback+0x118>)
 8001618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161c:	f7fe fe3e 	bl	800029c <__adddf3>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4931      	ldr	r1, [pc, #196]	@ (80016ec <HAL_UART_RxCpltCallback+0x134>)
 8001626:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 800162a:	e045      	b.n	80016b8 <HAL_UART_RxCpltCallback+0x100>

			case 'b':
				Kp += 0.00001;
 800162c:	4b2f      	ldr	r3, [pc, #188]	@ (80016ec <HAL_UART_RxCpltCallback+0x134>)
 800162e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001632:	a327      	add	r3, pc, #156	@ (adr r3, 80016d0 <HAL_UART_RxCpltCallback+0x118>)
 8001634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001638:	f7fe fe30 	bl	800029c <__adddf3>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	492a      	ldr	r1, [pc, #168]	@ (80016ec <HAL_UART_RxCpltCallback+0x134>)
 8001642:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 8001646:	e037      	b.n	80016b8 <HAL_UART_RxCpltCallback+0x100>

			case 'c':
				Ki += 0.001;
 8001648:	4b29      	ldr	r3, [pc, #164]	@ (80016f0 <HAL_UART_RxCpltCallback+0x138>)
 800164a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800164e:	a322      	add	r3, pc, #136	@ (adr r3, 80016d8 <HAL_UART_RxCpltCallback+0x120>)
 8001650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001654:	f7fe fe22 	bl	800029c <__adddf3>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4924      	ldr	r1, [pc, #144]	@ (80016f0 <HAL_UART_RxCpltCallback+0x138>)
 800165e:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 8001662:	e029      	b.n	80016b8 <HAL_UART_RxCpltCallback+0x100>

			case 'd':
				Ki -= 0.001;
 8001664:	4b22      	ldr	r3, [pc, #136]	@ (80016f0 <HAL_UART_RxCpltCallback+0x138>)
 8001666:	e9d3 0100 	ldrd	r0, r1, [r3]
 800166a:	a31b      	add	r3, pc, #108	@ (adr r3, 80016d8 <HAL_UART_RxCpltCallback+0x120>)
 800166c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001670:	f7fe fe12 	bl	8000298 <__aeabi_dsub>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	491d      	ldr	r1, [pc, #116]	@ (80016f0 <HAL_UART_RxCpltCallback+0x138>)
 800167a:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 800167e:	e01b      	b.n	80016b8 <HAL_UART_RxCpltCallback+0x100>

			case 'e':
				Kd += 0.001;
 8001680:	4b1c      	ldr	r3, [pc, #112]	@ (80016f4 <HAL_UART_RxCpltCallback+0x13c>)
 8001682:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001686:	a314      	add	r3, pc, #80	@ (adr r3, 80016d8 <HAL_UART_RxCpltCallback+0x120>)
 8001688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168c:	f7fe fe06 	bl	800029c <__adddf3>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	4917      	ldr	r1, [pc, #92]	@ (80016f4 <HAL_UART_RxCpltCallback+0x13c>)
 8001696:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 800169a:	e00d      	b.n	80016b8 <HAL_UART_RxCpltCallback+0x100>

			case 'f':
				Kd -= 0.001;
 800169c:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <HAL_UART_RxCpltCallback+0x13c>)
 800169e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016a2:	a30d      	add	r3, pc, #52	@ (adr r3, 80016d8 <HAL_UART_RxCpltCallback+0x120>)
 80016a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a8:	f7fe fdf6 	bl	8000298 <__aeabi_dsub>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4910      	ldr	r1, [pc, #64]	@ (80016f4 <HAL_UART_RxCpltCallback+0x13c>)
 80016b2:	e9c1 2300 	strd	r2, r3, [r1]
			break;
 80016b6:	bf00      	nop
		}

		HAL_UART_Receive_IT(&huart2, &receivedBTData, 1); //Re-enable the Interrupt
 80016b8:	2201      	movs	r2, #1
 80016ba:	490a      	ldr	r1, [pc, #40]	@ (80016e4 <HAL_UART_RxCpltCallback+0x12c>)
 80016bc:	480e      	ldr	r0, [pc, #56]	@ (80016f8 <HAL_UART_RxCpltCallback+0x140>)
 80016be:	f008 fa90 	bl	8009be2 <HAL_UART_Receive_IT>
	}
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	f3af 8000 	nop.w
 80016d0:	88e368f1 	.word	0x88e368f1
 80016d4:	3ee4f8b5 	.word	0x3ee4f8b5
 80016d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80016dc:	3f50624d 	.word	0x3f50624d
 80016e0:	40004400 	.word	0x40004400
 80016e4:	20000338 	.word	0x20000338
 80016e8:	20000510 	.word	0x20000510
 80016ec:	20000000 	.word	0x20000000
 80016f0:	20000310 	.word	0x20000310
 80016f4:	20000008 	.word	0x20000008
 80016f8:	200004c8 	.word	0x200004c8

080016fc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001704:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001708:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800170c:	f003 0301 	and.w	r3, r3, #1
 8001710:	2b00      	cmp	r3, #0
 8001712:	d009      	beq.n	8001728 <ITM_SendChar+0x2c>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001714:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001718:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800171c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <ITM_SendChar+0x2c>
 8001724:	2301      	movs	r3, #1
 8001726:	e000      	b.n	800172a <ITM_SendChar+0x2e>
 8001728:	2300      	movs	r3, #0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d010      	beq.n	8001750 <ITM_SendChar+0x54>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800172e:	e000      	b.n	8001732 <ITM_SendChar+0x36>
    {
      __NOP();
 8001730:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001732:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	bf0c      	ite	eq
 800173c:	2301      	moveq	r3, #1
 800173e:	2300      	movne	r3, #0
 8001740:	b2db      	uxtb	r3, r3
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f4      	bne.n	8001730 <ITM_SendChar+0x34>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001746:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	4618      	mov	r0, r3
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001760:	b590      	push	{r4, r7, lr}
 8001762:	b087      	sub	sp, #28
 8001764:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001766:	f001 f9cf 	bl	8002b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800176a:	f000 f8d5 	bl	8001918 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800176e:	f000 fb0d 	bl	8001d8c <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001772:	f000 faeb 	bl	8001d4c <_ZL11MX_DMA_Initv>
  MX_USB_DEVICE_Init();
 8001776:	f00c fc89 	bl	800e08c <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 800177a:	f000 f99b 	bl	8001ab4 <_ZL12MX_I2C1_Initv>
  MX_TIM3_Init();
 800177e:	f000 f9cd 	bl	8001b1c <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 8001782:	f000 fab5 	bl	8001cf0 <_ZL19MX_USART2_UART_Initv>
  MX_TIM4_Init();
 8001786:	f000 fa57 	bl	8001c38 <_ZL12MX_TIM4_Initv>
  MX_ADC1_Init();
 800178a:	f000 f937 	bl	80019fc <_ZL12MX_ADC1_Initv>
  /* USER CODE BEGIN 2 */

  Motor_3 = new Motor(&htim3, TIM_CHANNEL_1, GPIOB, GPIO_PIN_9, GPIO_PIN_5, GPIO_PIN_8);
 800178e:	2028      	movs	r0, #40	@ 0x28
 8001790:	f00d f975 	bl	800ea7e <_Znwj>
 8001794:	4603      	mov	r3, r0
 8001796:	461c      	mov	r4, r3
 8001798:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800179c:	9302      	str	r3, [sp, #8]
 800179e:	2320      	movs	r3, #32
 80017a0:	9301      	str	r3, [sp, #4]
 80017a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	4b50      	ldr	r3, [pc, #320]	@ (80018ec <main+0x18c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	4950      	ldr	r1, [pc, #320]	@ (80018f0 <main+0x190>)
 80017ae:	4620      	mov	r0, r4
 80017b0:	f7ff fbda 	bl	8000f68 <_ZN5MotorC1EP17TIM_HandleTypeDefjP12GPIO_TypeDefttt>
 80017b4:	4b4f      	ldr	r3, [pc, #316]	@ (80018f4 <main+0x194>)
 80017b6:	601c      	str	r4, [r3, #0]

  //MPU-6050 Init
  mpu6050_init(false);
 80017b8:	2000      	movs	r0, #0
 80017ba:	f000 fba1 	bl	8001f00 <_Z12mpu6050_initb>

  //HC-05 Bluetooth Init
  hc05_init();
 80017be:	f7ff fed3 	bl	8001568 <_Z9hc05_initv>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); //Start/Stop auf LOW
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //Brake auf HIGH damit gelöst
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); //Richtung des Motors
  */

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET); //RGB-LED
 80017c2:	2200      	movs	r2, #0
 80017c4:	2101      	movs	r1, #1
 80017c6:	484c      	ldr	r0, [pc, #304]	@ (80018f8 <main+0x198>)
 80017c8:	f002 fc12 	bl	8003ff0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	//Function-LED
	blinkLED(500);
 80017cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017d0:	f7ff fe54 	bl	800147c <_Z8blinkLEDm>

	float batteryVoltage = readBatteryVoltage();
 80017d4:	f7ff fe98 	bl	8001508 <_Z18readBatteryVoltagev>
 80017d8:	ed87 0a01 	vstr	s0, [r7, #4]

	if(batteryVoltage < 10.5)
 80017dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e0:	eeb2 7a05 	vmov.f32	s14, #37	@ 0x41280000  10.5
 80017e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ec:	d535      	bpl.n	800185a <main+0xfa>
	{
		static uint32_t timeSaveBeep = HAL_GetTick();
 80017ee:	4b43      	ldr	r3, [pc, #268]	@ (80018fc <main+0x19c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f3bf 8f5b 	dmb	ish
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	bf0c      	ite	eq
 80017fe:	2301      	moveq	r3, #1
 8001800:	2300      	movne	r3, #0
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d012      	beq.n	800182e <main+0xce>
 8001808:	483c      	ldr	r0, [pc, #240]	@ (80018fc <main+0x19c>)
 800180a:	f00d f929 	bl	800ea60 <__cxa_guard_acquire>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	bf14      	ite	ne
 8001814:	2301      	movne	r3, #1
 8001816:	2300      	moveq	r3, #0
 8001818:	b2db      	uxtb	r3, r3
 800181a:	2b00      	cmp	r3, #0
 800181c:	d007      	beq.n	800182e <main+0xce>
 800181e:	f001 f9d9 	bl	8002bd4 <HAL_GetTick>
 8001822:	4603      	mov	r3, r0
 8001824:	4a36      	ldr	r2, [pc, #216]	@ (8001900 <main+0x1a0>)
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	4834      	ldr	r0, [pc, #208]	@ (80018fc <main+0x19c>)
 800182a:	f00d f925 	bl	800ea78 <__cxa_guard_release>
		if (HAL_GetTick() - timeSaveBeep >= 200)
 800182e:	f001 f9d1 	bl	8002bd4 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	4b32      	ldr	r3, [pc, #200]	@ (8001900 <main+0x1a0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2bc7      	cmp	r3, #199	@ 0xc7
 800183c:	bf8c      	ite	hi
 800183e:	2301      	movhi	r3, #1
 8001840:	2300      	movls	r3, #0
 8001842:	b2db      	uxtb	r3, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d008      	beq.n	800185a <main+0xfa>
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 8001848:	2104      	movs	r1, #4
 800184a:	482b      	ldr	r0, [pc, #172]	@ (80018f8 <main+0x198>)
 800184c:	f002 fbe9 	bl	8004022 <HAL_GPIO_TogglePin>
			timeSaveBeep = HAL_GetTick();
 8001850:	f001 f9c0 	bl	8002bd4 <HAL_GetTick>
 8001854:	4603      	mov	r3, r0
 8001856:	4a2a      	ldr	r2, [pc, #168]	@ (8001900 <main+0x1a0>)
 8001858:	6013      	str	r3, [r2, #0]
		}
	}

	if (receivedStart_Flag_1D)
 800185a:	4b2a      	ldr	r3, [pc, #168]	@ (8001904 <main+0x1a4>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0b4      	beq.n	80017cc <main+0x6c>
	{
	    static uint32_t timeSaveBuzzer = 0;
	    static bool buzzerActive = false;

	    if (!buzzerActive)  // If the buzzer is not already on, start it
 8001862:	4b29      	ldr	r3, [pc, #164]	@ (8001908 <main+0x1a8>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	f083 0301 	eor.w	r3, r3, #1
 800186a:	b2db      	uxtb	r3, r3
 800186c:	2b00      	cmp	r3, #0
 800186e:	d00c      	beq.n	800188a <main+0x12a>
	    {
	        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // Turn on buzzer
 8001870:	2200      	movs	r2, #0
 8001872:	2104      	movs	r1, #4
 8001874:	4820      	ldr	r0, [pc, #128]	@ (80018f8 <main+0x198>)
 8001876:	f002 fbbb 	bl	8003ff0 <HAL_GPIO_WritePin>
	        timeSaveBuzzer = HAL_GetTick(); // Save the current time
 800187a:	f001 f9ab 	bl	8002bd4 <HAL_GetTick>
 800187e:	4603      	mov	r3, r0
 8001880:	4a22      	ldr	r2, [pc, #136]	@ (800190c <main+0x1ac>)
 8001882:	6013      	str	r3, [r2, #0]
	        buzzerActive = true;
 8001884:	4b20      	ldr	r3, [pc, #128]	@ (8001908 <main+0x1a8>)
 8001886:	2201      	movs	r2, #1
 8001888:	701a      	strb	r2, [r3, #0]
	    }

	    if (buzzerActive && (HAL_GetTick() - timeSaveBuzzer >= 500)) // 500 ms delay
 800188a:	4b1f      	ldr	r3, [pc, #124]	@ (8001908 <main+0x1a8>)
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00a      	beq.n	80018a8 <main+0x148>
 8001892:	f001 f99f 	bl	8002bd4 <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	4b1c      	ldr	r3, [pc, #112]	@ (800190c <main+0x1ac>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80018a2:	d301      	bcc.n	80018a8 <main+0x148>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <main+0x14a>
 80018a8:	2300      	movs	r3, #0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d08e      	beq.n	80017cc <main+0x6c>
	    {
	        printf("Start \n");
 80018ae:	4818      	ldr	r0, [pc, #96]	@ (8001910 <main+0x1b0>)
 80018b0:	f00e faae 	bl	800fe10 <puts>
	        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // Turn off buzzer
 80018b4:	2201      	movs	r2, #1
 80018b6:	2104      	movs	r1, #4
 80018b8:	480f      	ldr	r0, [pc, #60]	@ (80018f8 <main+0x198>)
 80018ba:	f002 fb99 	bl	8003ff0 <HAL_GPIO_WritePin>
	        buzzerActive = false;  // Reset buzzer state
 80018be:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <main+0x1a8>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	701a      	strb	r2, [r3, #0]

	        if (testMode)
	        {
	        	balanceMode = test;
 80018c4:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <main+0x1b4>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
	        else
	        {
	        	balanceMode = oneDimensional;
	        }

        	Motor_3->changeMotorState(enableMotor);
 80018ca:	4b0a      	ldr	r3, [pc, #40]	@ (80018f4 <main+0x194>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2100      	movs	r1, #0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fc13 	bl	80010fc <_ZN5Motor16changeMotorStateEb>
        	Motor_3->changeBrakeState(disableBrake);
 80018d6:	4b07      	ldr	r3, [pc, #28]	@ (80018f4 <main+0x194>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2101      	movs	r1, #1
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fbf5 	bl	80010cc <_ZN5Motor16changeBrakeStateEb>

	        receivedStart_Flag_1D = false; // Reset the Start Flag
 80018e2:	4b08      	ldr	r3, [pc, #32]	@ (8001904 <main+0x1a4>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	701a      	strb	r2, [r3, #0]
	*/

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 80018e8:	e770      	b.n	80017cc <main+0x6c>
 80018ea:	bf00      	nop
 80018ec:	40020400 	.word	0x40020400
 80018f0:	200003d8 	.word	0x200003d8
 80018f4:	20000514 	.word	0x20000514
 80018f8:	40020800 	.word	0x40020800
 80018fc:	2000051c 	.word	0x2000051c
 8001900:	20000518 	.word	0x20000518
 8001904:	20000510 	.word	0x20000510
 8001908:	20000524 	.word	0x20000524
 800190c:	20000520 	.word	0x20000520
 8001910:	08011ba8 	.word	0x08011ba8
 8001914:	20000010 	.word	0x20000010

08001918 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b094      	sub	sp, #80	@ 0x50
 800191c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191e:	f107 0320 	add.w	r3, r7, #32
 8001922:	2230      	movs	r2, #48	@ 0x30
 8001924:	2100      	movs	r1, #0
 8001926:	4618      	mov	r0, r3
 8001928:	f00e fb52 	bl	800ffd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
 8001940:	4b2c      	ldr	r3, [pc, #176]	@ (80019f4 <_Z18SystemClock_Configv+0xdc>)
 8001942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001944:	4a2b      	ldr	r2, [pc, #172]	@ (80019f4 <_Z18SystemClock_Configv+0xdc>)
 8001946:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800194a:	6413      	str	r3, [r2, #64]	@ 0x40
 800194c:	4b29      	ldr	r3, [pc, #164]	@ (80019f4 <_Z18SystemClock_Configv+0xdc>)
 800194e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001958:	2300      	movs	r3, #0
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	4b26      	ldr	r3, [pc, #152]	@ (80019f8 <_Z18SystemClock_Configv+0xe0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a25      	ldr	r2, [pc, #148]	@ (80019f8 <_Z18SystemClock_Configv+0xe0>)
 8001962:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	4b23      	ldr	r3, [pc, #140]	@ (80019f8 <_Z18SystemClock_Configv+0xe0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001974:	2301      	movs	r3, #1
 8001976:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001978:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800197e:	2302      	movs	r3, #2
 8001980:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001982:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001986:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001988:	2310      	movs	r3, #16
 800198a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800198c:	23c0      	movs	r3, #192	@ 0xc0
 800198e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001990:	2302      	movs	r3, #2
 8001992:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001994:	2304      	movs	r3, #4
 8001996:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001998:	f107 0320 	add.w	r3, r7, #32
 800199c:	4618      	mov	r0, r3
 800199e:	f006 fbf7 	bl	8008190 <HAL_RCC_OscConfig>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	bf14      	ite	ne
 80019a8:	2301      	movne	r3, #1
 80019aa:	2300      	moveq	r3, #0
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 80019b2:	f000 fa9f 	bl	8001ef4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019b6:	230f      	movs	r3, #15
 80019b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80019ba:	2301      	movs	r3, #1
 80019bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f006 fe55 	bl	8008680 <HAL_RCC_ClockConfig>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	bf14      	ite	ne
 80019dc:	2301      	movne	r3, #1
 80019de:	2300      	moveq	r3, #0
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 80019e6:	f000 fa85 	bl	8001ef4 <Error_Handler>
  }
}
 80019ea:	bf00      	nop
 80019ec:	3750      	adds	r7, #80	@ 0x50
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40007000 	.word	0x40007000

080019fc <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a02:	463b      	mov	r3, r7
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a0e:	4b26      	ldr	r3, [pc, #152]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a10:	4a26      	ldr	r2, [pc, #152]	@ (8001aac <_ZL12MX_ADC1_Initv+0xb0>)
 8001a12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a14:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a1a:	4b23      	ldr	r3, [pc, #140]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a20:	4b21      	ldr	r3, [pc, #132]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a26:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a34:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ab0 <_ZL12MX_ADC1_Initv+0xb4>)
 8001a3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a40:	4b19      	ldr	r3, [pc, #100]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001a46:	4b18      	ldr	r3, [pc, #96]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a48:	2201      	movs	r2, #1
 8001a4a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a4c:	4b16      	ldr	r3, [pc, #88]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a54:	4b14      	ldr	r3, [pc, #80]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a5a:	4813      	ldr	r0, [pc, #76]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a5c:	f001 f8ea 	bl	8002c34 <HAL_ADC_Init>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	bf14      	ite	ne
 8001a66:	2301      	movne	r3, #1
 8001a68:	2300      	moveq	r3, #0
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <_ZL12MX_ADC1_Initv+0x78>
  {
    Error_Handler();
 8001a70:	f000 fa40 	bl	8001ef4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001a74:	230e      	movs	r3, #14
 8001a76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a80:	463b      	mov	r3, r7
 8001a82:	4619      	mov	r1, r3
 8001a84:	4808      	ldr	r0, [pc, #32]	@ (8001aa8 <_ZL12MX_ADC1_Initv+0xac>)
 8001a86:	f001 fa65 	bl	8002f54 <HAL_ADC_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	bf14      	ite	ne
 8001a90:	2301      	movne	r3, #1
 8001a92:	2300      	moveq	r3, #0
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 8001a9a:	f000 fa2b 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a9e:	bf00      	nop
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	2000033c 	.word	0x2000033c
 8001aac:	40012000 	.word	0x40012000
 8001ab0:	0f000001 	.word	0x0f000001

08001ab4 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ab8:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001aba:	4a16      	ldr	r2, [pc, #88]	@ (8001b14 <_ZL12MX_I2C1_Initv+0x60>)
 8001abc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001abe:	4b14      	ldr	r3, [pc, #80]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ac0:	4a15      	ldr	r2, [pc, #84]	@ (8001b18 <_ZL12MX_I2C1_Initv+0x64>)
 8001ac2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ac4:	4b12      	ldr	r3, [pc, #72]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001aca:	4b11      	ldr	r3, [pc, #68]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ad2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ad6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ade:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001aea:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001af0:	4807      	ldr	r0, [pc, #28]	@ (8001b10 <_ZL12MX_I2C1_Initv+0x5c>)
 8001af2:	f002 fab1 	bl	8004058 <HAL_I2C_Init>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	bf14      	ite	ne
 8001afc:	2301      	movne	r3, #1
 8001afe:	2300      	moveq	r3, #0
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001b06:	f000 f9f5 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000384 	.word	0x20000384
 8001b14:	40005400 	.word	0x40005400
 8001b18:	000186a0 	.word	0x000186a0

08001b1c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08e      	sub	sp, #56	@ 0x38
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b30:	f107 0320 	add.w	r3, r7, #32
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b3a:	1d3b      	adds	r3, r7, #4
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
 8001b48:	615a      	str	r2, [r3, #20]
 8001b4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b4c:	4b38      	ldr	r3, [pc, #224]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b4e:	4a39      	ldr	r2, [pc, #228]	@ (8001c34 <_ZL12MX_TIM3_Initv+0x118>)
 8001b50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 8001b52:	4b37      	ldr	r3, [pc, #220]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b54:	2207      	movs	r2, #7
 8001b56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b58:	4b35      	ldr	r3, [pc, #212]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001b5e:	4b34      	ldr	r3, [pc, #208]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b60:	2263      	movs	r2, #99	@ 0x63
 8001b62:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b64:	4b32      	ldr	r3, [pc, #200]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6a:	4b31      	ldr	r3, [pc, #196]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b70:	482f      	ldr	r0, [pc, #188]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b72:	f006 ffa3 	bl	8008abc <HAL_TIM_Base_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	bf14      	ite	ne
 8001b7c:	2301      	movne	r3, #1
 8001b7e:	2300      	moveq	r3, #0
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <_ZL12MX_TIM3_Initv+0x6e>
  {
    Error_Handler();
 8001b86:	f000 f9b5 	bl	8001ef4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b90:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b94:	4619      	mov	r1, r3
 8001b96:	4826      	ldr	r0, [pc, #152]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001b98:	f007 fafe 	bl	8009198 <HAL_TIM_ConfigClockSource>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	bf14      	ite	ne
 8001ba2:	2301      	movne	r3, #1
 8001ba4:	2300      	moveq	r3, #0
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <_ZL12MX_TIM3_Initv+0x94>
  {
    Error_Handler();
 8001bac:	f000 f9a2 	bl	8001ef4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bb0:	481f      	ldr	r0, [pc, #124]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001bb2:	f007 f835 	bl	8008c20 <HAL_TIM_PWM_Init>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	bf14      	ite	ne
 8001bbc:	2301      	movne	r3, #1
 8001bbe:	2300      	moveq	r3, #0
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 8001bc6:	f000 f995 	bl	8001ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bd2:	f107 0320 	add.w	r3, r7, #32
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4815      	ldr	r0, [pc, #84]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001bda:	f007 fea5 	bl	8009928 <HAL_TIMEx_MasterConfigSynchronization>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	bf14      	ite	ne
 8001be4:	2301      	movne	r3, #1
 8001be6:	2300      	moveq	r3, #0
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <_ZL12MX_TIM3_Initv+0xd6>
  {
    Error_Handler();
 8001bee:	f000 f981 	bl	8001ef4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf2:	2360      	movs	r3, #96	@ 0x60
 8001bf4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	2200      	movs	r2, #0
 8001c06:	4619      	mov	r1, r3
 8001c08:	4809      	ldr	r0, [pc, #36]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001c0a:	f007 fa03 	bl	8009014 <HAL_TIM_PWM_ConfigChannel>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	bf14      	ite	ne
 8001c14:	2301      	movne	r3, #1
 8001c16:	2300      	moveq	r3, #0
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <_ZL12MX_TIM3_Initv+0x106>
  {
    Error_Handler();
 8001c1e:	f000 f969 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c22:	4803      	ldr	r0, [pc, #12]	@ (8001c30 <_ZL12MX_TIM3_Initv+0x114>)
 8001c24:	f000 fd94 	bl	8002750 <HAL_TIM_MspPostInit>

}
 8001c28:	bf00      	nop
 8001c2a:	3738      	adds	r7, #56	@ 0x38
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	200003d8 	.word	0x200003d8
 8001c34:	40000400 	.word	0x40000400

08001c38 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c4c:	463b      	mov	r3, r7
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c54:	4b24      	ldr	r3, [pc, #144]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001c56:	4a25      	ldr	r2, [pc, #148]	@ (8001cec <_ZL12MX_TIM4_Initv+0xb4>)
 8001c58:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8001c5a:	4b23      	ldr	r3, [pc, #140]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c60:	4b21      	ldr	r3, [pc, #132]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001c66:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001c68:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c6c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c7a:	481b      	ldr	r0, [pc, #108]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001c7c:	f006 ff1e 	bl	8008abc <HAL_TIM_Base_Init>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	bf14      	ite	ne
 8001c86:	2301      	movne	r3, #1
 8001c88:	2300      	moveq	r3, #0
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <_ZL12MX_TIM4_Initv+0x5c>
  {
    Error_Handler();
 8001c90:	f000 f930 	bl	8001ef4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c98:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c9a:	f107 0308 	add.w	r3, r7, #8
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4811      	ldr	r0, [pc, #68]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001ca2:	f007 fa79 	bl	8009198 <HAL_TIM_ConfigClockSource>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	bf14      	ite	ne
 8001cac:	2301      	movne	r3, #1
 8001cae:	2300      	moveq	r3, #0
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <_ZL12MX_TIM4_Initv+0x82>
  {
    Error_Handler();
 8001cb6:	f000 f91d 	bl	8001ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cc2:	463b      	mov	r3, r7
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4808      	ldr	r0, [pc, #32]	@ (8001ce8 <_ZL12MX_TIM4_Initv+0xb0>)
 8001cc8:	f007 fe2e 	bl	8009928 <HAL_TIMEx_MasterConfigSynchronization>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	bf14      	ite	ne
 8001cd2:	2301      	movne	r3, #1
 8001cd4:	2300      	moveq	r3, #0
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <_ZL12MX_TIM4_Initv+0xa8>
  {
    Error_Handler();
 8001cdc:	f000 f90a 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ce0:	bf00      	nop
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000420 	.word	0x20000420
 8001cec:	40000800 	.word	0x40000800

08001cf0 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cf4:	4b13      	ldr	r3, [pc, #76]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001cf6:	4a14      	ldr	r2, [pc, #80]	@ (8001d48 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001cf8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001cfa:	4b12      	ldr	r3, [pc, #72]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001cfc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d02:	4b10      	ldr	r3, [pc, #64]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d08:	4b0e      	ldr	r3, [pc, #56]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d14:	4b0b      	ldr	r3, [pc, #44]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d16:	220c      	movs	r2, #12
 8001d18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d20:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d26:	4807      	ldr	r0, [pc, #28]	@ (8001d44 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d28:	f007 fe80 	bl	8009a2c <HAL_UART_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	bf14      	ite	ne
 8001d32:	2301      	movne	r3, #1
 8001d34:	2300      	moveq	r3, #0
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001d3c:	f000 f8da 	bl	8001ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d40:	bf00      	nop
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	200004c8 	.word	0x200004c8
 8001d48:	40004400 	.word	0x40004400

08001d4c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	4b0c      	ldr	r3, [pc, #48]	@ (8001d88 <_ZL11MX_DMA_Initv+0x3c>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d88 <_ZL11MX_DMA_Initv+0x3c>)
 8001d5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <_ZL11MX_DMA_Initv+0x3c>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2100      	movs	r1, #0
 8001d72:	200f      	movs	r0, #15
 8001d74:	f001 fbf7 	bl	8003566 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001d78:	200f      	movs	r0, #15
 8001d7a:	f001 fc10 	bl	800359e <HAL_NVIC_EnableIRQ>

}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800

08001d8c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	@ 0x28
 8001d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
 8001da0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	4b41      	ldr	r3, [pc, #260]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	4a40      	ldr	r2, [pc, #256]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001db0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db2:	4b3e      	ldr	r3, [pc, #248]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	4b3a      	ldr	r3, [pc, #232]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4a39      	ldr	r2, [pc, #228]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001dc8:	f043 0304 	orr.w	r3, r3, #4
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4b37      	ldr	r3, [pc, #220]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f003 0304 	and.w	r3, r3, #4
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	4b33      	ldr	r3, [pc, #204]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a32      	ldr	r2, [pc, #200]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dea:	4b30      	ldr	r3, [pc, #192]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df6:	2300      	movs	r3, #0
 8001df8:	607b      	str	r3, [r7, #4]
 8001dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfe:	4a2b      	ldr	r2, [pc, #172]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001e00:	f043 0302 	orr.w	r3, r3, #2
 8001e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e06:	4b29      	ldr	r3, [pc, #164]	@ (8001eac <_ZL12MX_GPIO_Initv+0x120>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_SET);
 8001e12:	2201      	movs	r2, #1
 8001e14:	2107      	movs	r1, #7
 8001e16:	4826      	ldr	r0, [pc, #152]	@ (8001eb0 <_ZL12MX_GPIO_Initv+0x124>)
 8001e18:	f002 f8ea 	bl	8003ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2110      	movs	r1, #16
 8001e20:	4824      	ldr	r0, [pc, #144]	@ (8001eb4 <_ZL12MX_GPIO_Initv+0x128>)
 8001e22:	f002 f8e5 	bl	8003ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001e26:	2200      	movs	r2, #0
 8001e28:	f44f 7149 	mov.w	r1, #804	@ 0x324
 8001e2c:	4822      	ldr	r0, [pc, #136]	@ (8001eb8 <_ZL12MX_GPIO_Initv+0x12c>)
 8001e2e:	f002 f8df 	bl	8003ff0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001e32:	2307      	movs	r3, #7
 8001e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e36:	2301      	movs	r3, #1
 8001e38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e42:	f107 0314 	add.w	r3, r7, #20
 8001e46:	4619      	mov	r1, r3
 8001e48:	4819      	ldr	r0, [pc, #100]	@ (8001eb0 <_ZL12MX_GPIO_Initv+0x124>)
 8001e4a:	f001 ff4d 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e4e:	2310      	movs	r3, #16
 8001e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e52:	2301      	movs	r3, #1
 8001e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	4813      	ldr	r0, [pc, #76]	@ (8001eb4 <_ZL12MX_GPIO_Initv+0x128>)
 8001e66:	f001 ff3f 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 8001e6a:	f44f 7349 	mov.w	r3, #804	@ 0x324
 8001e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	480d      	ldr	r0, [pc, #52]	@ (8001eb8 <_ZL12MX_GPIO_Initv+0x12c>)
 8001e84:	f001 ff30 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e8e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4804      	ldr	r0, [pc, #16]	@ (8001eb0 <_ZL12MX_GPIO_Initv+0x124>)
 8001ea0:	f001 ff22 	bl	8003ce8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ea4:	bf00      	nop
 8001ea6:	3728      	adds	r7, #40	@ 0x28
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	40020800 	.word	0x40020800
 8001eb4:	40020000 	.word	0x40020000
 8001eb8:	40020400 	.word	0x40020400

08001ebc <_write>:
/* USER CODE BEGIN 4 */
// used for support of printf out of SWD when using C++
extern "C"
{
	int _write(int file, char *ptr, int len)
	{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	e009      	b.n	8001ee2 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	1c5a      	adds	r2, r3, #1
 8001ed2:	60ba      	str	r2, [r7, #8]
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff fc10 	bl	80016fc <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	697a      	ldr	r2, [r7, #20]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	dbf1      	blt.n	8001ece <_write+0x12>
		}
		return len;
 8001eea:	687b      	ldr	r3, [r7, #4]
	}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef8:	b672      	cpsid	i
}
 8001efa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <Error_Handler+0x8>

08001f00 <_Z12mpu6050_initb>:
 **		  IMU-INITIALIZATION	     **
 **********************************
*/

void mpu6050_init(bool interruptEnable)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b088      	sub	sp, #32
 8001f04:	af04      	add	r7, sp, #16
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
	//Check connection
	HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1, ((DEVICE_ADRESS) <<1) + 0, 1, 100); //Makro muss in Klammern sein
 8001f0a:	2364      	movs	r3, #100	@ 0x64
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	21d0      	movs	r1, #208	@ 0xd0
 8001f10:	4861      	ldr	r0, [pc, #388]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 8001f12:	f002 fd27 	bl	8004964 <HAL_I2C_IsDeviceReady>
 8001f16:	4603      	mov	r3, r0
 8001f18:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK)
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d103      	bne.n	8001f28 <_Z12mpu6050_initb+0x28>
	{
		printf("The device is ready \n");
 8001f20:	485e      	ldr	r0, [pc, #376]	@ (800209c <_Z12mpu6050_initb+0x19c>)
 8001f22:	f00d ff75 	bl	800fe10 <puts>
 8001f26:	e002      	b.n	8001f2e <_Z12mpu6050_initb+0x2e>
	}
	else
	{
		printf("The device is not ready \n");
 8001f28:	485d      	ldr	r0, [pc, #372]	@ (80020a0 <_Z12mpu6050_initb+0x1a0>)
 8001f2a:	f00d ff71 	bl	800fe10 <puts>
	}

	//PWR_MGMT_1
	//Exit sleep mode
	uint8_t config = 0; //To disable Temperature Sensor Set 3rd Bit to HIGH
 8001f2e:	2300      	movs	r3, #0
 8001f30:	73bb      	strb	r3, [r7, #14]
	ret = HAL_I2C_Mem_Write(&hi2c1, ((DEVICE_ADRESS) <<1) + 0, REG_PWR_MGMT_1, 1, &config, 1, 100); //+ 0 because of Read/Write bit
 8001f32:	2364      	movs	r3, #100	@ 0x64
 8001f34:	9302      	str	r3, [sp, #8]
 8001f36:	2301      	movs	r3, #1
 8001f38:	9301      	str	r3, [sp, #4]
 8001f3a:	f107 030e 	add.w	r3, r7, #14
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	2301      	movs	r3, #1
 8001f42:	226b      	movs	r2, #107	@ 0x6b
 8001f44:	21d0      	movs	r1, #208	@ 0xd0
 8001f46:	4854      	ldr	r0, [pc, #336]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 8001f48:	f002 f9e0 	bl	800430c <HAL_I2C_Mem_Write>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK)
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d110      	bne.n	8001f78 <_Z12mpu6050_initb+0x78>
	{
		printf("Exited sleep mode \n");
 8001f56:	4853      	ldr	r0, [pc, #332]	@ (80020a4 <_Z12mpu6050_initb+0x1a4>)
 8001f58:	f00d ff5a 	bl	800fe10 <puts>
		if (HAL_TIM_Base_Start_IT(&htim4) != HAL_OK)
 8001f5c:	4852      	ldr	r0, [pc, #328]	@ (80020a8 <_Z12mpu6050_initb+0x1a8>)
 8001f5e:	f006 fdfd 	bl	8008b5c <HAL_TIM_Base_Start_IT>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	bf14      	ite	ne
 8001f68:	2301      	movne	r3, #1
 8001f6a:	2300      	moveq	r3, #0
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d005      	beq.n	8001f7e <_Z12mpu6050_initb+0x7e>
		{
			// Starting Error
			Error_Handler();
 8001f72:	f7ff ffbf 	bl	8001ef4 <Error_Handler>
 8001f76:	e002      	b.n	8001f7e <_Z12mpu6050_initb+0x7e>
		}
	}
	else
	{
		printf("Couldn't exit sleep mode \n");
 8001f78:	484c      	ldr	r0, [pc, #304]	@ (80020ac <_Z12mpu6050_initb+0x1ac>)
 8001f7a:	f00d ff49 	bl	800fe10 <puts>
	}

	//DLPF
	//Set Value of Digital Low Pass
	// Reads the current value of the CONFIG (26) register
	config = HAL_I2C_Mem_Read(&hi2c1, ((DEVICE_ADRESS) <<1) + 1, REG_CONFIG, 1, &config, 1, 100);
 8001f7e:	2364      	movs	r3, #100	@ 0x64
 8001f80:	9302      	str	r3, [sp, #8]
 8001f82:	2301      	movs	r3, #1
 8001f84:	9301      	str	r3, [sp, #4]
 8001f86:	f107 030e 	add.w	r3, r7, #14
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	221a      	movs	r2, #26
 8001f90:	21d1      	movs	r1, #209	@ 0xd1
 8001f92:	4841      	ldr	r0, [pc, #260]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 8001f94:	f002 fab4 	bl	8004500 <HAL_I2C_Mem_Read>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	73bb      	strb	r3, [r7, #14]

	//Sets the last 3-Bits of the Register according to the DLPF_VALUE, which are responsible for the Digital Low Pass
	config &= ((~(0b111)) | (DLPF_VALUE & 0b111));
 8001f9c:	7bbb      	ldrb	r3, [r7, #14]
 8001f9e:	f023 0307 	bic.w	r3, r3, #7
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	73bb      	strb	r3, [r7, #14]

	//Writes the updated value back to the CONFIG register
	ret = HAL_I2C_Mem_Write(&hi2c1, ((DEVICE_ADRESS) <<1) + 0, REG_CONFIG, 1, &config, 1, 100); //+ 0 because of Read/Write bit
 8001fa6:	2364      	movs	r3, #100	@ 0x64
 8001fa8:	9302      	str	r3, [sp, #8]
 8001faa:	2301      	movs	r3, #1
 8001fac:	9301      	str	r3, [sp, #4]
 8001fae:	f107 030e 	add.w	r3, r7, #14
 8001fb2:	9300      	str	r3, [sp, #0]
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	221a      	movs	r2, #26
 8001fb8:	21d0      	movs	r1, #208	@ 0xd0
 8001fba:	4837      	ldr	r0, [pc, #220]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 8001fbc:	f002 f9a6 	bl	800430c <HAL_I2C_Mem_Write>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK)
 8001fc4:	7bfb      	ldrb	r3, [r7, #15]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d104      	bne.n	8001fd4 <_Z12mpu6050_initb+0xd4>
	{
		printf("Set digital Low Pass to value %d \n", DLPF_VALUE);
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4838      	ldr	r0, [pc, #224]	@ (80020b0 <_Z12mpu6050_initb+0x1b0>)
 8001fce:	f00d feb7 	bl	800fd40 <iprintf>
 8001fd2:	e002      	b.n	8001fda <_Z12mpu6050_initb+0xda>
	}
	else
	{
		printf("Couldn't set the digital Low Pass value \n");
 8001fd4:	4837      	ldr	r0, [pc, #220]	@ (80020b4 <_Z12mpu6050_initb+0x1b4>)
 8001fd6:	f00d ff1b 	bl	800fe10 <puts>
	}

	//Interrupt-Enable
	if(interruptEnable)
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d056      	beq.n	800208e <_Z12mpu6050_initb+0x18e>
	{
		//INT_PIN_CFG
		// Reads the current value of the INT_PIN_CFG register
		config = HAL_I2C_Mem_Read(&hi2c1, ((DEVICE_ADRESS) <<1) + 1, REG_INT_PIN_CFG, 1, &config, 1, 100);
 8001fe0:	2364      	movs	r3, #100	@ 0x64
 8001fe2:	9302      	str	r3, [sp, #8]
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	9301      	str	r3, [sp, #4]
 8001fe8:	f107 030e 	add.w	r3, r7, #14
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	2301      	movs	r3, #1
 8001ff0:	2237      	movs	r2, #55	@ 0x37
 8001ff2:	21d1      	movs	r1, #209	@ 0xd1
 8001ff4:	4828      	ldr	r0, [pc, #160]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 8001ff6:	f002 fa83 	bl	8004500 <HAL_I2C_Mem_Read>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	73bb      	strb	r3, [r7, #14]

		// Set the INT_OPEN bit (bit 6) to open-drain-mode and the INT_LEVEL bit (bit 7) to active LOW
		config |= (0b11 << 6); // Set bit 7 and 6 to 1
 8001ffe:	7bbb      	ldrb	r3, [r7, #14]
 8002000:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8002004:	b2db      	uxtb	r3, r3
 8002006:	73bb      	strb	r3, [r7, #14]

		// Writes the updated value back to the INT_PIN_CFG register
		ret = HAL_I2C_Mem_Write(&hi2c1, ((DEVICE_ADRESS) <<1) + 0, REG_INT_PIN_CFG, 1, &config, 1, 100); //+ 0 because of Read/Write bit
 8002008:	2364      	movs	r3, #100	@ 0x64
 800200a:	9302      	str	r3, [sp, #8]
 800200c:	2301      	movs	r3, #1
 800200e:	9301      	str	r3, [sp, #4]
 8002010:	f107 030e 	add.w	r3, r7, #14
 8002014:	9300      	str	r3, [sp, #0]
 8002016:	2301      	movs	r3, #1
 8002018:	2237      	movs	r2, #55	@ 0x37
 800201a:	21d0      	movs	r1, #208	@ 0xd0
 800201c:	481e      	ldr	r0, [pc, #120]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 800201e:	f002 f975 	bl	800430c <HAL_I2C_Mem_Write>
 8002022:	4603      	mov	r3, r0
 8002024:	73fb      	strb	r3, [r7, #15]
		if(ret == HAL_OK)
 8002026:	7bfb      	ldrb	r3, [r7, #15]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d103      	bne.n	8002034 <_Z12mpu6050_initb+0x134>
		{
			printf("Set Int-Pin to open-drain and active LOW \n");
 800202c:	4822      	ldr	r0, [pc, #136]	@ (80020b8 <_Z12mpu6050_initb+0x1b8>)
 800202e:	f00d feef 	bl	800fe10 <puts>
 8002032:	e002      	b.n	800203a <_Z12mpu6050_initb+0x13a>
		}
		else
		{
			printf("Couldn't set Int-Pin mode \n");
 8002034:	4821      	ldr	r0, [pc, #132]	@ (80020bc <_Z12mpu6050_initb+0x1bc>)
 8002036:	f00d feeb 	bl	800fe10 <puts>
		}

		//INT_ENABLE
		// Reads the current value of the INT_ENABLE register
		config = HAL_I2C_Mem_Read(&hi2c1, ((DEVICE_ADRESS) <<1) + 1, REG_INT_ENABLE, 1, &config, 1, 100);
 800203a:	2364      	movs	r3, #100	@ 0x64
 800203c:	9302      	str	r3, [sp, #8]
 800203e:	2301      	movs	r3, #1
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	f107 030e 	add.w	r3, r7, #14
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2301      	movs	r3, #1
 800204a:	2238      	movs	r2, #56	@ 0x38
 800204c:	21d1      	movs	r1, #209	@ 0xd1
 800204e:	4812      	ldr	r0, [pc, #72]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 8002050:	f002 fa56 	bl	8004500 <HAL_I2C_Mem_Read>
 8002054:	4603      	mov	r3, r0
 8002056:	73bb      	strb	r3, [r7, #14]

		// Set the DATA_RDY_EN bit (bit 0) disable
		config |= (0); // Set bit 0 to 0
 8002058:	7bbb      	ldrb	r3, [r7, #14]
 800205a:	73bb      	strb	r3, [r7, #14]

		// Writes the updated value back to the INT_ENABLE register
		ret = HAL_I2C_Mem_Write(&hi2c1, ((DEVICE_ADRESS) <<1) + 0, REG_INT_ENABLE, 1, &config, 1, 100); //+ 0 because of Read/Write bit
 800205c:	2364      	movs	r3, #100	@ 0x64
 800205e:	9302      	str	r3, [sp, #8]
 8002060:	2301      	movs	r3, #1
 8002062:	9301      	str	r3, [sp, #4]
 8002064:	f107 030e 	add.w	r3, r7, #14
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	2301      	movs	r3, #1
 800206c:	2238      	movs	r2, #56	@ 0x38
 800206e:	21d0      	movs	r1, #208	@ 0xd0
 8002070:	4809      	ldr	r0, [pc, #36]	@ (8002098 <_Z12mpu6050_initb+0x198>)
 8002072:	f002 f94b 	bl	800430c <HAL_I2C_Mem_Write>
 8002076:	4603      	mov	r3, r0
 8002078:	73fb      	strb	r3, [r7, #15]
		if(ret == HAL_OK)
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d103      	bne.n	8002088 <_Z12mpu6050_initb+0x188>
		{
			printf("Activated Data Ready Interrupt \n");
 8002080:	480f      	ldr	r0, [pc, #60]	@ (80020c0 <_Z12mpu6050_initb+0x1c0>)
 8002082:	f00d fec5 	bl	800fe10 <puts>
		{
			printf("Couldn't activate Interrupt \n");
		}
	}

}
 8002086:	e002      	b.n	800208e <_Z12mpu6050_initb+0x18e>
			printf("Couldn't activate Interrupt \n");
 8002088:	480e      	ldr	r0, [pc, #56]	@ (80020c4 <_Z12mpu6050_initb+0x1c4>)
 800208a:	f00d fec1 	bl	800fe10 <puts>
}
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000384 	.word	0x20000384
 800209c:	08011bb0 	.word	0x08011bb0
 80020a0:	08011bc8 	.word	0x08011bc8
 80020a4:	08011be4 	.word	0x08011be4
 80020a8:	20000420 	.word	0x20000420
 80020ac:	08011bf8 	.word	0x08011bf8
 80020b0:	08011c14 	.word	0x08011c14
 80020b4:	08011c38 	.word	0x08011c38
 80020b8:	08011c64 	.word	0x08011c64
 80020bc:	08011c90 	.word	0x08011c90
 80020c0:	08011cac 	.word	0x08011cac
 80020c4:	08011ccc 	.word	0x08011ccc

080020c8 <_Z16mpu6050_readDatav>:
 **		  READ IMU-SENSOR	     **
 **********************************
*/

void mpu6050_readData()
{
 80020c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020cc:	b098      	sub	sp, #96	@ 0x60
 80020ce:	af04      	add	r7, sp, #16
	if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY)
 80020d0:	48b9      	ldr	r0, [pc, #740]	@ (80023b8 <_Z16mpu6050_readDatav+0x2f0>)
 80020d2:	f002 ffcf 	bl	8005074 <HAL_I2C_GetState>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b20      	cmp	r3, #32
 80020da:	bf0c      	ite	eq
 80020dc:	2301      	moveq	r3, #1
 80020de:	2300      	movne	r3, #0
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 81e0 	beq.w	80024a8 <_Z16mpu6050_readDatav+0x3e0>
	{
		HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(&hi2c1, ((DEVICE_ADRESS) <<1) + 1, 59, 1, dataMPU, 14, 100);
 80020e8:	2364      	movs	r3, #100	@ 0x64
 80020ea:	9302      	str	r3, [sp, #8]
 80020ec:	230e      	movs	r3, #14
 80020ee:	9301      	str	r3, [sp, #4]
 80020f0:	4bb2      	ldr	r3, [pc, #712]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	2301      	movs	r3, #1
 80020f6:	223b      	movs	r2, #59	@ 0x3b
 80020f8:	21d1      	movs	r1, #209	@ 0xd1
 80020fa:	48af      	ldr	r0, [pc, #700]	@ (80023b8 <_Z16mpu6050_readDatav+0x2f0>)
 80020fc:	f002 fa00 	bl	8004500 <HAL_I2C_Mem_Read>
 8002100:	4603      	mov	r3, r0
 8002102:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

		if(ret == HAL_OK)
 8002106:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800210a:	2b00      	cmp	r3, #0
 800210c:	f040 81cc 	bne.w	80024a8 <_Z16mpu6050_readDatav+0x3e0>
			double accX, accY, accZ, gyroX, gyroY, gyroZ, dt, accRoll, accPitch;
			static double gyroAngleX = 0.0, gyroAngleY = 0.0;
			static uint32_t currentTime, previousTime;

			//Accelerometer Data (Registers 59 to 64)
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8002110:	2201      	movs	r2, #1
 8002112:	2110      	movs	r1, #16
 8002114:	48aa      	ldr	r0, [pc, #680]	@ (80023c0 <_Z16mpu6050_readDatav+0x2f8>)
 8002116:	f001 ff6b 	bl	8003ff0 <HAL_GPIO_WritePin>
			accX = ((int16_t)((dataMPU[ACCEL_XOUT_H] << 8) | dataMPU[ACCEL_XOUT_L]))/16384.0;
 800211a:	4ba8      	ldr	r3, [pc, #672]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	b21a      	sxth	r2, r3
 8002122:	4ba6      	ldr	r3, [pc, #664]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 8002124:	785b      	ldrb	r3, [r3, #1]
 8002126:	b21b      	sxth	r3, r3
 8002128:	4313      	orrs	r3, r2
 800212a:	b21b      	sxth	r3, r3
 800212c:	4618      	mov	r0, r3
 800212e:	f7fe fa01 	bl	8000534 <__aeabi_i2d>
 8002132:	f04f 0200 	mov.w	r2, #0
 8002136:	4ba3      	ldr	r3, [pc, #652]	@ (80023c4 <_Z16mpu6050_readDatav+0x2fc>)
 8002138:	f7fe fb90 	bl	800085c <__aeabi_ddiv>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
			//printf("Accel-X [g]: %f \n", accX);

			accY = ((int16_t)((dataMPU[ACCEL_YOUT_H] << 8) | dataMPU[ACCEL_YOUT_L]))/16384.0;
 8002144:	4b9d      	ldr	r3, [pc, #628]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 8002146:	789b      	ldrb	r3, [r3, #2]
 8002148:	021b      	lsls	r3, r3, #8
 800214a:	b21a      	sxth	r2, r3
 800214c:	4b9b      	ldr	r3, [pc, #620]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 800214e:	78db      	ldrb	r3, [r3, #3]
 8002150:	b21b      	sxth	r3, r3
 8002152:	4313      	orrs	r3, r2
 8002154:	b21b      	sxth	r3, r3
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe f9ec 	bl	8000534 <__aeabi_i2d>
 800215c:	f04f 0200 	mov.w	r2, #0
 8002160:	4b98      	ldr	r3, [pc, #608]	@ (80023c4 <_Z16mpu6050_readDatav+0x2fc>)
 8002162:	f7fe fb7b 	bl	800085c <__aeabi_ddiv>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
			//printf("Accel-Y [g]: %f \n", accY);

			accZ = ((int16_t)((dataMPU[ACCEL_ZOUT_H] << 8) | dataMPU[ACCEL_ZOUT_L]))/16384.0;
 800216e:	4b93      	ldr	r3, [pc, #588]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 8002170:	791b      	ldrb	r3, [r3, #4]
 8002172:	021b      	lsls	r3, r3, #8
 8002174:	b21a      	sxth	r2, r3
 8002176:	4b91      	ldr	r3, [pc, #580]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 8002178:	795b      	ldrb	r3, [r3, #5]
 800217a:	b21b      	sxth	r3, r3
 800217c:	4313      	orrs	r3, r2
 800217e:	b21b      	sxth	r3, r3
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe f9d7 	bl	8000534 <__aeabi_i2d>
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	4b8e      	ldr	r3, [pc, #568]	@ (80023c4 <_Z16mpu6050_readDatav+0x2fc>)
 800218c:	f7fe fb66 	bl	800085c <__aeabi_ddiv>
 8002190:	4602      	mov	r2, r0
 8002192:	460b      	mov	r3, r1
 8002194:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
			//printf("Accel-Z [g]: %f \n", accZ);

			//Roll and Pitch Angles from Accelerometer
			accPitch = atan2(-accX, sqrt(accY * accY + accZ * accZ)) * 57.2958; //* 57.2958 conversion from rad to deg (180°/PI)
 8002198:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800219a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800219c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80021a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80021a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80021a8:	f7fe fa2e 	bl	8000608 <__aeabi_dmul>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4690      	mov	r8, r2
 80021b2:	4699      	mov	r9, r3
 80021b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80021b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80021bc:	f7fe fa24 	bl	8000608 <__aeabi_dmul>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	4640      	mov	r0, r8
 80021c6:	4649      	mov	r1, r9
 80021c8:	f7fe f868 	bl	800029c <__adddf3>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	ec43 2b17 	vmov	d7, r2, r3
 80021d4:	eeb0 0a47 	vmov.f32	s0, s14
 80021d8:	eef0 0a67 	vmov.f32	s1, s15
 80021dc:	f00c fc6a 	bl	800eab4 <sqrt>
 80021e0:	eeb0 7a40 	vmov.f32	s14, s0
 80021e4:	eef0 7a60 	vmov.f32	s15, s1
 80021e8:	eeb0 1a47 	vmov.f32	s2, s14
 80021ec:	eef0 1a67 	vmov.f32	s3, s15
 80021f0:	ec45 4b10 	vmov	d0, r4, r5
 80021f4:	f00c fc5c 	bl	800eab0 <atan2>
 80021f8:	ec51 0b10 	vmov	r0, r1, d0
 80021fc:	a36a      	add	r3, pc, #424	@ (adr r3, 80023a8 <_Z16mpu6050_readDatav+0x2e0>)
 80021fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002202:	f7fe fa01 	bl	8000608 <__aeabi_dmul>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

			/*estimation that works only if sensor is level (small pitch angle)
			accRoll = atan2(accY, accZ) * 57.3;
			printf("Roll1: %f \n", accRoll);
			*/
			accRoll = atan2(accY, sqrt(accX * accX + accZ * accZ)) * 57.2958; //* 57.2958 conversion from rad to deg (180°/PI)
 800220e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002212:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8002216:	f7fe f9f7 	bl	8000608 <__aeabi_dmul>
 800221a:	4602      	mov	r2, r0
 800221c:	460b      	mov	r3, r1
 800221e:	4614      	mov	r4, r2
 8002220:	461d      	mov	r5, r3
 8002222:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002226:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800222a:	f7fe f9ed 	bl	8000608 <__aeabi_dmul>
 800222e:	4602      	mov	r2, r0
 8002230:	460b      	mov	r3, r1
 8002232:	4620      	mov	r0, r4
 8002234:	4629      	mov	r1, r5
 8002236:	f7fe f831 	bl	800029c <__adddf3>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	ec43 2b17 	vmov	d7, r2, r3
 8002242:	eeb0 0a47 	vmov.f32	s0, s14
 8002246:	eef0 0a67 	vmov.f32	s1, s15
 800224a:	f00c fc33 	bl	800eab4 <sqrt>
 800224e:	eeb0 7a40 	vmov.f32	s14, s0
 8002252:	eef0 7a60 	vmov.f32	s15, s1
 8002256:	eeb0 1a47 	vmov.f32	s2, s14
 800225a:	eef0 1a67 	vmov.f32	s3, s15
 800225e:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8002262:	f00c fc25 	bl	800eab0 <atan2>
 8002266:	ec51 0b10 	vmov	r0, r1, d0
 800226a:	a34f      	add	r3, pc, #316	@ (adr r3, 80023a8 <_Z16mpu6050_readDatav+0x2e0>)
 800226c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002270:	f7fe f9ca 	bl	8000608 <__aeabi_dmul>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	e9c7 2308 	strd	r2, r3, [r7, #32]


			//Temperature Data (Registers 65 and 66)

			//Gyroscope Data (Registers 67 to 72)
			currentTime = HAL_GetTick();
 800227c:	f000 fcaa 	bl	8002bd4 <HAL_GetTick>
 8002280:	4603      	mov	r3, r0
 8002282:	4a51      	ldr	r2, [pc, #324]	@ (80023c8 <_Z16mpu6050_readDatav+0x300>)
 8002284:	6013      	str	r3, [r2, #0]
			dt = (currentTime - previousTime) / 1000.0; // divided by 1000 for conversion between milliseconds and seconds
 8002286:	4b50      	ldr	r3, [pc, #320]	@ (80023c8 <_Z16mpu6050_readDatav+0x300>)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	4b50      	ldr	r3, [pc, #320]	@ (80023cc <_Z16mpu6050_readDatav+0x304>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	4618      	mov	r0, r3
 8002292:	f7fe f93f 	bl	8000514 <__aeabi_ui2d>
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	4b4d      	ldr	r3, [pc, #308]	@ (80023d0 <_Z16mpu6050_readDatav+0x308>)
 800229c:	f7fe fade 	bl	800085c <__aeabi_ddiv>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
			previousTime = currentTime;
 80022a8:	4b47      	ldr	r3, [pc, #284]	@ (80023c8 <_Z16mpu6050_readDatav+0x300>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a47      	ldr	r2, [pc, #284]	@ (80023cc <_Z16mpu6050_readDatav+0x304>)
 80022ae:	6013      	str	r3, [r2, #0]

			gyroX = ((int16_t)((dataMPU[GYRO_XOUT_H] << 8) | dataMPU[GYRO_XOUT_L]))/131.0;
 80022b0:	4b42      	ldr	r3, [pc, #264]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 80022b2:	7a1b      	ldrb	r3, [r3, #8]
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	b21a      	sxth	r2, r3
 80022b8:	4b40      	ldr	r3, [pc, #256]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 80022ba:	7a5b      	ldrb	r3, [r3, #9]
 80022bc:	b21b      	sxth	r3, r3
 80022be:	4313      	orrs	r3, r2
 80022c0:	b21b      	sxth	r3, r3
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7fe f936 	bl	8000534 <__aeabi_i2d>
 80022c8:	a339      	add	r3, pc, #228	@ (adr r3, 80023b0 <_Z16mpu6050_readDatav+0x2e8>)
 80022ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ce:	f7fe fac5 	bl	800085c <__aeabi_ddiv>
 80022d2:	4602      	mov	r2, r0
 80022d4:	460b      	mov	r3, r1
 80022d6:	e9c7 2304 	strd	r2, r3, [r7, #16]
			//printf("Gyro-X [°/s]: %f \n", gyroX);

			gyroY = ((int16_t)((dataMPU[GYRO_YOUT_H] << 8) | dataMPU[GYRO_YOUT_L]))/131.0;
 80022da:	4b38      	ldr	r3, [pc, #224]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 80022dc:	7a9b      	ldrb	r3, [r3, #10]
 80022de:	021b      	lsls	r3, r3, #8
 80022e0:	b21a      	sxth	r2, r3
 80022e2:	4b36      	ldr	r3, [pc, #216]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 80022e4:	7adb      	ldrb	r3, [r3, #11]
 80022e6:	b21b      	sxth	r3, r3
 80022e8:	4313      	orrs	r3, r2
 80022ea:	b21b      	sxth	r3, r3
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7fe f921 	bl	8000534 <__aeabi_i2d>
 80022f2:	a32f      	add	r3, pc, #188	@ (adr r3, 80023b0 <_Z16mpu6050_readDatav+0x2e8>)
 80022f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f8:	f7fe fab0 	bl	800085c <__aeabi_ddiv>
 80022fc:	4602      	mov	r2, r0
 80022fe:	460b      	mov	r3, r1
 8002300:	e9c7 2302 	strd	r2, r3, [r7, #8]
			//printf("Gyro-Y [°/s]: %f \n", gyroY);

			gyroZ = ((int16_t)((dataMPU[GYRO_ZOUT_H] << 8) | dataMPU[GYRO_ZOUT_L]))/131.0;
 8002304:	4b2d      	ldr	r3, [pc, #180]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 8002306:	7b1b      	ldrb	r3, [r3, #12]
 8002308:	021b      	lsls	r3, r3, #8
 800230a:	b21a      	sxth	r2, r3
 800230c:	4b2b      	ldr	r3, [pc, #172]	@ (80023bc <_Z16mpu6050_readDatav+0x2f4>)
 800230e:	7b5b      	ldrb	r3, [r3, #13]
 8002310:	b21b      	sxth	r3, r3
 8002312:	4313      	orrs	r3, r2
 8002314:	b21b      	sxth	r3, r3
 8002316:	4618      	mov	r0, r3
 8002318:	f7fe f90c 	bl	8000534 <__aeabi_i2d>
 800231c:	a324      	add	r3, pc, #144	@ (adr r3, 80023b0 <_Z16mpu6050_readDatav+0x2e8>)
 800231e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002322:	f7fe fa9b 	bl	800085c <__aeabi_ddiv>
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	e9c7 2300 	strd	r2, r3, [r7]
			//printf("Gyro-Z [°/s]: %f \n", gyroZ);

			//Angles and yaw from Gyroscope
			gyroAngleX += gyroX * dt;
 800232e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002332:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002336:	f7fe f967 	bl	8000608 <__aeabi_dmul>
 800233a:	4602      	mov	r2, r0
 800233c:	460b      	mov	r3, r1
 800233e:	4610      	mov	r0, r2
 8002340:	4619      	mov	r1, r3
 8002342:	4b24      	ldr	r3, [pc, #144]	@ (80023d4 <_Z16mpu6050_readDatav+0x30c>)
 8002344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002348:	f7fd ffa8 	bl	800029c <__adddf3>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	4920      	ldr	r1, [pc, #128]	@ (80023d4 <_Z16mpu6050_readDatav+0x30c>)
 8002352:	e9c1 2300 	strd	r2, r3, [r1]
			gyroAngleY += gyroY * dt;
 8002356:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800235a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800235e:	f7fe f953 	bl	8000608 <__aeabi_dmul>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	4610      	mov	r0, r2
 8002368:	4619      	mov	r1, r3
 800236a:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <_Z16mpu6050_readDatav+0x310>)
 800236c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002370:	f7fd ff94 	bl	800029c <__adddf3>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4917      	ldr	r1, [pc, #92]	@ (80023d8 <_Z16mpu6050_readDatav+0x310>)
 800237a:	e9c1 2300 	strd	r2, r3, [r1]
			gyroYaw += gyroZ * dt;
 800237e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002382:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002386:	f7fe f93f 	bl	8000608 <__aeabi_dmul>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	4610      	mov	r0, r2
 8002390:	4619      	mov	r1, r3
 8002392:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <_Z16mpu6050_readDatav+0x314>)
 8002394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002398:	f7fd ff80 	bl	800029c <__adddf3>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	e01e      	b.n	80023e0 <_Z16mpu6050_readDatav+0x318>
 80023a2:	bf00      	nop
 80023a4:	f3af 8000 	nop.w
 80023a8:	c63f1412 	.word	0xc63f1412
 80023ac:	404ca5dc 	.word	0x404ca5dc
 80023b0:	00000000 	.word	0x00000000
 80023b4:	40606000 	.word	0x40606000
 80023b8:	20000384 	.word	0x20000384
 80023bc:	20000528 	.word	0x20000528
 80023c0:	40020000 	.word	0x40020000
 80023c4:	40d00000 	.word	0x40d00000
 80023c8:	20000560 	.word	0x20000560
 80023cc:	20000564 	.word	0x20000564
 80023d0:	408f4000 	.word	0x408f4000
 80023d4:	20000550 	.word	0x20000550
 80023d8:	20000558 	.word	0x20000558
 80023dc:	20000538 	.word	0x20000538
 80023e0:	4939      	ldr	r1, [pc, #228]	@ (80024c8 <_Z16mpu6050_readDatav+0x400>)
 80023e2:	e9c1 2300 	strd	r2, r3, [r1]

			//Complementary Filter
			filterRoll = GYRO_FILTER_WEIGHT * (filterRoll + gyroX * dt) + (1 - GYRO_FILTER_WEIGHT) * accRoll;
 80023e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80023ee:	f7fe f90b 	bl	8000608 <__aeabi_dmul>
 80023f2:	4602      	mov	r2, r0
 80023f4:	460b      	mov	r3, r1
 80023f6:	4610      	mov	r0, r2
 80023f8:	4619      	mov	r1, r3
 80023fa:	4b34      	ldr	r3, [pc, #208]	@ (80024cc <_Z16mpu6050_readDatav+0x404>)
 80023fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002400:	f7fd ff4c 	bl	800029c <__adddf3>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4610      	mov	r0, r2
 800240a:	4619      	mov	r1, r3
 800240c:	a32a      	add	r3, pc, #168	@ (adr r3, 80024b8 <_Z16mpu6050_readDatav+0x3f0>)
 800240e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002412:	f7fe f8f9 	bl	8000608 <__aeabi_dmul>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	4614      	mov	r4, r2
 800241c:	461d      	mov	r5, r3
 800241e:	a328      	add	r3, pc, #160	@ (adr r3, 80024c0 <_Z16mpu6050_readDatav+0x3f8>)
 8002420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002424:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002428:	f7fe f8ee 	bl	8000608 <__aeabi_dmul>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4620      	mov	r0, r4
 8002432:	4629      	mov	r1, r5
 8002434:	f7fd ff32 	bl	800029c <__adddf3>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	4923      	ldr	r1, [pc, #140]	@ (80024cc <_Z16mpu6050_readDatav+0x404>)
 800243e:	e9c1 2300 	strd	r2, r3, [r1]
			filterPitch = GYRO_FILTER_WEIGHT * (filterPitch + gyroY * dt) + (1 - GYRO_FILTER_WEIGHT) * accPitch;
 8002442:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002446:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800244a:	f7fe f8dd 	bl	8000608 <__aeabi_dmul>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	4610      	mov	r0, r2
 8002454:	4619      	mov	r1, r3
 8002456:	4b1e      	ldr	r3, [pc, #120]	@ (80024d0 <_Z16mpu6050_readDatav+0x408>)
 8002458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800245c:	f7fd ff1e 	bl	800029c <__adddf3>
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	4610      	mov	r0, r2
 8002466:	4619      	mov	r1, r3
 8002468:	a313      	add	r3, pc, #76	@ (adr r3, 80024b8 <_Z16mpu6050_readDatav+0x3f0>)
 800246a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246e:	f7fe f8cb 	bl	8000608 <__aeabi_dmul>
 8002472:	4602      	mov	r2, r0
 8002474:	460b      	mov	r3, r1
 8002476:	4614      	mov	r4, r2
 8002478:	461d      	mov	r5, r3
 800247a:	a311      	add	r3, pc, #68	@ (adr r3, 80024c0 <_Z16mpu6050_readDatav+0x3f8>)
 800247c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002480:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002484:	f7fe f8c0 	bl	8000608 <__aeabi_dmul>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	4620      	mov	r0, r4
 800248e:	4629      	mov	r1, r5
 8002490:	f7fd ff04 	bl	800029c <__adddf3>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	490d      	ldr	r1, [pc, #52]	@ (80024d0 <_Z16mpu6050_readDatav+0x408>)
 800249a:	e9c1 2300 	strd	r2, r3, [r1]

			//printf("Roll: %f \n", filterRoll);
			//printf("Pitch: %f \n", filterPitch);
			//printf("Yaw: %f \n", gyroYaw);

			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800249e:	2200      	movs	r2, #0
 80024a0:	2110      	movs	r1, #16
 80024a2:	480c      	ldr	r0, [pc, #48]	@ (80024d4 <_Z16mpu6050_readDatav+0x40c>)
 80024a4:	f001 fda4 	bl	8003ff0 <HAL_GPIO_WritePin>
		}
	}
}
 80024a8:	bf00      	nop
 80024aa:	3750      	adds	r7, #80	@ 0x50
 80024ac:	46bd      	mov	sp, r7
 80024ae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80024b2:	bf00      	nop
 80024b4:	f3af 8000 	nop.w
 80024b8:	7ae147ae 	.word	0x7ae147ae
 80024bc:	3fefae14 	.word	0x3fefae14
 80024c0:	47ae1480 	.word	0x47ae1480
 80024c4:	3f847ae1 	.word	0x3f847ae1
 80024c8:	20000538 	.word	0x20000538
 80024cc:	20000540 	.word	0x20000540
 80024d0:	20000548 	.word	0x20000548
 80024d4:	40020000 	.word	0x40020000

080024d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
 80024e2:	4b10      	ldr	r3, [pc, #64]	@ (8002524 <HAL_MspInit+0x4c>)
 80024e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002524 <HAL_MspInit+0x4c>)
 80024e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002524 <HAL_MspInit+0x4c>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f6:	607b      	str	r3, [r7, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	603b      	str	r3, [r7, #0]
 80024fe:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <HAL_MspInit+0x4c>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	4a08      	ldr	r2, [pc, #32]	@ (8002524 <HAL_MspInit+0x4c>)
 8002504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002508:	6413      	str	r3, [r2, #64]	@ 0x40
 800250a:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <HAL_MspInit+0x4c>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002516:	bf00      	nop
 8002518:	370c      	adds	r7, #12
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40023800 	.word	0x40023800

08002528 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08a      	sub	sp, #40	@ 0x28
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 0314 	add.w	r3, r7, #20
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a17      	ldr	r2, [pc, #92]	@ (80025a4 <HAL_ADC_MspInit+0x7c>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d127      	bne.n	800259a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
 800254e:	4b16      	ldr	r3, [pc, #88]	@ (80025a8 <HAL_ADC_MspInit+0x80>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002552:	4a15      	ldr	r2, [pc, #84]	@ (80025a8 <HAL_ADC_MspInit+0x80>)
 8002554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002558:	6453      	str	r3, [r2, #68]	@ 0x44
 800255a:	4b13      	ldr	r3, [pc, #76]	@ (80025a8 <HAL_ADC_MspInit+0x80>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002562:	613b      	str	r3, [r7, #16]
 8002564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b0f      	ldr	r3, [pc, #60]	@ (80025a8 <HAL_ADC_MspInit+0x80>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	4a0e      	ldr	r2, [pc, #56]	@ (80025a8 <HAL_ADC_MspInit+0x80>)
 8002570:	f043 0304 	orr.w	r3, r3, #4
 8002574:	6313      	str	r3, [r2, #48]	@ 0x30
 8002576:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <HAL_ADC_MspInit+0x80>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257a:	f003 0304 	and.w	r3, r3, #4
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002582:	2310      	movs	r3, #16
 8002584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002586:	2303      	movs	r3, #3
 8002588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800258e:	f107 0314 	add.w	r3, r7, #20
 8002592:	4619      	mov	r1, r3
 8002594:	4805      	ldr	r0, [pc, #20]	@ (80025ac <HAL_ADC_MspInit+0x84>)
 8002596:	f001 fba7 	bl	8003ce8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800259a:	bf00      	nop
 800259c:	3728      	adds	r7, #40	@ 0x28
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40012000 	.word	0x40012000
 80025a8:	40023800 	.word	0x40023800
 80025ac:	40020800 	.word	0x40020800

080025b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08a      	sub	sp, #40	@ 0x28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	605a      	str	r2, [r3, #4]
 80025c2:	609a      	str	r2, [r3, #8]
 80025c4:	60da      	str	r2, [r3, #12]
 80025c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a21      	ldr	r2, [pc, #132]	@ (8002654 <HAL_I2C_MspInit+0xa4>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d13b      	bne.n	800264a <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
 80025d6:	4b20      	ldr	r3, [pc, #128]	@ (8002658 <HAL_I2C_MspInit+0xa8>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	4a1f      	ldr	r2, [pc, #124]	@ (8002658 <HAL_I2C_MspInit+0xa8>)
 80025dc:	f043 0302 	orr.w	r3, r3, #2
 80025e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002658 <HAL_I2C_MspInit+0xa8>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025ee:	23c0      	movs	r3, #192	@ 0xc0
 80025f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025f2:	2312      	movs	r3, #18
 80025f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025fe:	2304      	movs	r3, #4
 8002600:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002602:	f107 0314 	add.w	r3, r7, #20
 8002606:	4619      	mov	r1, r3
 8002608:	4814      	ldr	r0, [pc, #80]	@ (800265c <HAL_I2C_MspInit+0xac>)
 800260a:	f001 fb6d 	bl	8003ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	60fb      	str	r3, [r7, #12]
 8002612:	4b11      	ldr	r3, [pc, #68]	@ (8002658 <HAL_I2C_MspInit+0xa8>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002616:	4a10      	ldr	r2, [pc, #64]	@ (8002658 <HAL_I2C_MspInit+0xa8>)
 8002618:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800261c:	6413      	str	r3, [r2, #64]	@ 0x40
 800261e:	4b0e      	ldr	r3, [pc, #56]	@ (8002658 <HAL_I2C_MspInit+0xa8>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2100      	movs	r1, #0
 800262e:	201f      	movs	r0, #31
 8002630:	f000 ff99 	bl	8003566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002634:	201f      	movs	r0, #31
 8002636:	f000 ffb2 	bl	800359e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800263a:	2200      	movs	r2, #0
 800263c:	2100      	movs	r1, #0
 800263e:	2020      	movs	r0, #32
 8002640:	f000 ff91 	bl	8003566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002644:	2020      	movs	r0, #32
 8002646:	f000 ffaa 	bl	800359e <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800264a:	bf00      	nop
 800264c:	3728      	adds	r7, #40	@ 0x28
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40005400 	.word	0x40005400
 8002658:	40023800 	.word	0x40023800
 800265c:	40020400 	.word	0x40020400

08002660 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a33      	ldr	r2, [pc, #204]	@ (800273c <HAL_TIM_Base_MspInit+0xdc>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d144      	bne.n	80026fc <HAL_TIM_Base_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	4b32      	ldr	r3, [pc, #200]	@ (8002740 <HAL_TIM_Base_MspInit+0xe0>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267a:	4a31      	ldr	r2, [pc, #196]	@ (8002740 <HAL_TIM_Base_MspInit+0xe0>)
 800267c:	f043 0302 	orr.w	r3, r3, #2
 8002680:	6413      	str	r3, [r2, #64]	@ 0x40
 8002682:	4b2f      	ldr	r3, [pc, #188]	@ (8002740 <HAL_TIM_Base_MspInit+0xe0>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 800268e:	4b2d      	ldr	r3, [pc, #180]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 8002690:	4a2d      	ldr	r2, [pc, #180]	@ (8002748 <HAL_TIM_Base_MspInit+0xe8>)
 8002692:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8002694:	4b2b      	ldr	r3, [pc, #172]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 8002696:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800269a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800269c:	4b29      	ldr	r3, [pc, #164]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 800269e:	2240      	movs	r2, #64	@ 0x40
 80026a0:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a2:	4b28      	ldr	r3, [pc, #160]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80026a8:	4b26      	ldr	r3, [pc, #152]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026ae:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026b0:	4b24      	ldr	r3, [pc, #144]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026b6:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026b8:	4b22      	ldr	r3, [pc, #136]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026be:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80026c0:	4b20      	ldr	r3, [pc, #128]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80026c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80026d2:	481c      	ldr	r0, [pc, #112]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026d4:	f000 ff7e 	bl	80035d4 <HAL_DMA_Init>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 80026de:	f7ff fc09 	bl	8001ef4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a17      	ldr	r2, [pc, #92]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80026e8:	4a16      	ldr	r2, [pc, #88]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a14      	ldr	r2, [pc, #80]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80026f4:	4a13      	ldr	r2, [pc, #76]	@ (8002744 <HAL_TIM_Base_MspInit+0xe4>)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80026fa:	e01a      	b.n	8002732 <HAL_TIM_Base_MspInit+0xd2>
  else if(htim_base->Instance==TIM4)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a12      	ldr	r2, [pc, #72]	@ (800274c <HAL_TIM_Base_MspInit+0xec>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d115      	bne.n	8002732 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	4b0d      	ldr	r3, [pc, #52]	@ (8002740 <HAL_TIM_Base_MspInit+0xe0>)
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	4a0c      	ldr	r2, [pc, #48]	@ (8002740 <HAL_TIM_Base_MspInit+0xe0>)
 8002710:	f043 0304 	orr.w	r3, r3, #4
 8002714:	6413      	str	r3, [r2, #64]	@ 0x40
 8002716:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <HAL_TIM_Base_MspInit+0xe0>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271a:	f003 0304 	and.w	r3, r3, #4
 800271e:	60bb      	str	r3, [r7, #8]
 8002720:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002722:	2200      	movs	r2, #0
 8002724:	2100      	movs	r1, #0
 8002726:	201e      	movs	r0, #30
 8002728:	f000 ff1d 	bl	8003566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800272c:	201e      	movs	r0, #30
 800272e:	f000 ff36 	bl	800359e <HAL_NVIC_EnableIRQ>
}
 8002732:	bf00      	nop
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40000400 	.word	0x40000400
 8002740:	40023800 	.word	0x40023800
 8002744:	20000468 	.word	0x20000468
 8002748:	40026070 	.word	0x40026070
 800274c:	40000800 	.word	0x40000800

08002750 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002758:	f107 030c 	add.w	r3, r7, #12
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
 8002766:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a12      	ldr	r2, [pc, #72]	@ (80027b8 <HAL_TIM_MspPostInit+0x68>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d11d      	bne.n	80027ae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	4b11      	ldr	r3, [pc, #68]	@ (80027bc <HAL_TIM_MspPostInit+0x6c>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277a:	4a10      	ldr	r2, [pc, #64]	@ (80027bc <HAL_TIM_MspPostInit+0x6c>)
 800277c:	f043 0302 	orr.w	r3, r3, #2
 8002780:	6313      	str	r3, [r2, #48]	@ 0x30
 8002782:	4b0e      	ldr	r3, [pc, #56]	@ (80027bc <HAL_TIM_MspPostInit+0x6c>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	60bb      	str	r3, [r7, #8]
 800278c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800278e:	2310      	movs	r3, #16
 8002790:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002792:	2302      	movs	r3, #2
 8002794:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800279a:	2300      	movs	r3, #0
 800279c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800279e:	2302      	movs	r3, #2
 80027a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027a2:	f107 030c 	add.w	r3, r7, #12
 80027a6:	4619      	mov	r1, r3
 80027a8:	4805      	ldr	r0, [pc, #20]	@ (80027c0 <HAL_TIM_MspPostInit+0x70>)
 80027aa:	f001 fa9d 	bl	8003ce8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80027ae:	bf00      	nop
 80027b0:	3720      	adds	r7, #32
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	40000400 	.word	0x40000400
 80027bc:	40023800 	.word	0x40023800
 80027c0:	40020400 	.word	0x40020400

080027c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08a      	sub	sp, #40	@ 0x28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
 80027da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002858 <HAL_UART_MspInit+0x94>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d133      	bne.n	800284e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80027e6:	2300      	movs	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	4b1c      	ldr	r3, [pc, #112]	@ (800285c <HAL_UART_MspInit+0x98>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	4a1b      	ldr	r2, [pc, #108]	@ (800285c <HAL_UART_MspInit+0x98>)
 80027f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027f6:	4b19      	ldr	r3, [pc, #100]	@ (800285c <HAL_UART_MspInit+0x98>)
 80027f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027fe:	613b      	str	r3, [r7, #16]
 8002800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	4b15      	ldr	r3, [pc, #84]	@ (800285c <HAL_UART_MspInit+0x98>)
 8002808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800280a:	4a14      	ldr	r2, [pc, #80]	@ (800285c <HAL_UART_MspInit+0x98>)
 800280c:	f043 0301 	orr.w	r3, r3, #1
 8002810:	6313      	str	r3, [r2, #48]	@ 0x30
 8002812:	4b12      	ldr	r3, [pc, #72]	@ (800285c <HAL_UART_MspInit+0x98>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800281e:	230c      	movs	r3, #12
 8002820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002822:	2302      	movs	r3, #2
 8002824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800282a:	2303      	movs	r3, #3
 800282c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800282e:	2307      	movs	r3, #7
 8002830:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002832:	f107 0314 	add.w	r3, r7, #20
 8002836:	4619      	mov	r1, r3
 8002838:	4809      	ldr	r0, [pc, #36]	@ (8002860 <HAL_UART_MspInit+0x9c>)
 800283a:	f001 fa55 	bl	8003ce8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800283e:	2200      	movs	r2, #0
 8002840:	2100      	movs	r1, #0
 8002842:	2026      	movs	r0, #38	@ 0x26
 8002844:	f000 fe8f 	bl	8003566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002848:	2026      	movs	r0, #38	@ 0x26
 800284a:	f000 fea8 	bl	800359e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800284e:	bf00      	nop
 8002850:	3728      	adds	r7, #40	@ 0x28
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40004400 	.word	0x40004400
 800285c:	40023800 	.word	0x40023800
 8002860:	40020000 	.word	0x40020000

08002864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002868:	bf00      	nop
 800286a:	e7fd      	b.n	8002868 <NMI_Handler+0x4>

0800286c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002870:	bf00      	nop
 8002872:	e7fd      	b.n	8002870 <HardFault_Handler+0x4>

08002874 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <MemManage_Handler+0x4>

0800287c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002880:	bf00      	nop
 8002882:	e7fd      	b.n	8002880 <BusFault_Handler+0x4>

08002884 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <UsageFault_Handler+0x4>

0800288c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800289a:	b480      	push	{r7}
 800289c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800289e:	bf00      	nop
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028ba:	f000 f977 	bl	8002bac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80028c8:	4802      	ldr	r0, [pc, #8]	@ (80028d4 <DMA1_Stream4_IRQHandler+0x10>)
 80028ca:	f000 ffc3 	bl	8003854 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000468 	.word	0x20000468

080028d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80028dc:	4802      	ldr	r0, [pc, #8]	@ (80028e8 <TIM4_IRQHandler+0x10>)
 80028de:	f006 faa9 	bl	8008e34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20000420 	.word	0x20000420

080028ec <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80028f0:	4802      	ldr	r0, [pc, #8]	@ (80028fc <I2C1_EV_IRQHandler+0x10>)
 80028f2:	f002 f965 	bl	8004bc0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20000384 	.word	0x20000384

08002900 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002904:	4802      	ldr	r0, [pc, #8]	@ (8002910 <I2C1_ER_IRQHandler+0x10>)
 8002906:	f002 faae 	bl	8004e66 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20000384 	.word	0x20000384

08002914 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002918:	4802      	ldr	r0, [pc, #8]	@ (8002924 <USART2_IRQHandler+0x10>)
 800291a:	f007 f987 	bl	8009c2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800291e:	bf00      	nop
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	200004c8 	.word	0x200004c8

08002928 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800292c:	4802      	ldr	r0, [pc, #8]	@ (8002938 <OTG_FS_IRQHandler+0x10>)
 800292e:	f004 fb20 	bl	8006f72 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20001a50 	.word	0x20001a50

0800293c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return 1;
 8002940:	2301      	movs	r3, #1
}
 8002942:	4618      	mov	r0, r3
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <_kill>:

int _kill(int pid, int sig)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002956:	f00d fbe1 	bl	801011c <__errno>
 800295a:	4603      	mov	r3, r0
 800295c:	2216      	movs	r2, #22
 800295e:	601a      	str	r2, [r3, #0]
  return -1;
 8002960:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <_exit>:

void _exit (int status)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002974:	f04f 31ff 	mov.w	r1, #4294967295
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff ffe7 	bl	800294c <_kill>
  while (1) {}    /* Make sure we hang here */
 800297e:	bf00      	nop
 8002980:	e7fd      	b.n	800297e <_exit+0x12>

08002982 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b086      	sub	sp, #24
 8002986:	af00      	add	r7, sp, #0
 8002988:	60f8      	str	r0, [r7, #12]
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800298e:	2300      	movs	r3, #0
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	e00a      	b.n	80029aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002994:	f3af 8000 	nop.w
 8002998:	4601      	mov	r1, r0
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	1c5a      	adds	r2, r3, #1
 800299e:	60ba      	str	r2, [r7, #8]
 80029a0:	b2ca      	uxtb	r2, r1
 80029a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	3301      	adds	r3, #1
 80029a8:	617b      	str	r3, [r7, #20]
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	429a      	cmp	r2, r3
 80029b0:	dbf0      	blt.n	8002994 <_read+0x12>
  }

  return len;
 80029b2:	687b      	ldr	r3, [r7, #4]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3718      	adds	r7, #24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <_close>:
  }
  return len;
}

int _close(int file)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029e4:	605a      	str	r2, [r3, #4]
  return 0;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <_isatty>:

int _isatty(int file)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029fc:	2301      	movs	r3, #1
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	b085      	sub	sp, #20
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	60f8      	str	r0, [r7, #12]
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a2c:	4a14      	ldr	r2, [pc, #80]	@ (8002a80 <_sbrk+0x5c>)
 8002a2e:	4b15      	ldr	r3, [pc, #84]	@ (8002a84 <_sbrk+0x60>)
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a38:	4b13      	ldr	r3, [pc, #76]	@ (8002a88 <_sbrk+0x64>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d102      	bne.n	8002a46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a40:	4b11      	ldr	r3, [pc, #68]	@ (8002a88 <_sbrk+0x64>)
 8002a42:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <_sbrk+0x68>)
 8002a44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a46:	4b10      	ldr	r3, [pc, #64]	@ (8002a88 <_sbrk+0x64>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d207      	bcs.n	8002a64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a54:	f00d fb62 	bl	801011c <__errno>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	220c      	movs	r2, #12
 8002a5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a62:	e009      	b.n	8002a78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a64:	4b08      	ldr	r3, [pc, #32]	@ (8002a88 <_sbrk+0x64>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a6a:	4b07      	ldr	r3, [pc, #28]	@ (8002a88 <_sbrk+0x64>)
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4413      	add	r3, r2
 8002a72:	4a05      	ldr	r2, [pc, #20]	@ (8002a88 <_sbrk+0x64>)
 8002a74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a76:	68fb      	ldr	r3, [r7, #12]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20020000 	.word	0x20020000
 8002a84:	00000400 	.word	0x00000400
 8002a88:	20000568 	.word	0x20000568
 8002a8c:	200022a8 	.word	0x200022a8

08002a90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a94:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <SystemInit+0x20>)
 8002a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a9a:	4a05      	ldr	r2, [pc, #20]	@ (8002ab0 <SystemInit+0x20>)
 8002a9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002aa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002aa4:	bf00      	nop
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ab4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002aec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ab8:	f7ff ffea 	bl	8002a90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002abc:	480c      	ldr	r0, [pc, #48]	@ (8002af0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002abe:	490d      	ldr	r1, [pc, #52]	@ (8002af4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ac0:	4a0d      	ldr	r2, [pc, #52]	@ (8002af8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ac4:	e002      	b.n	8002acc <LoopCopyDataInit>

08002ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aca:	3304      	adds	r3, #4

08002acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ad0:	d3f9      	bcc.n	8002ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8002afc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ad4:	4c0a      	ldr	r4, [pc, #40]	@ (8002b00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ad8:	e001      	b.n	8002ade <LoopFillZerobss>

08002ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002adc:	3204      	adds	r2, #4

08002ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ae0:	d3fb      	bcc.n	8002ada <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ae2:	f00d fb21 	bl	8010128 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ae6:	f7fe fe3b 	bl	8001760 <main>
  bx  lr    
 8002aea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002aec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002af4:	200002e8 	.word	0x200002e8
  ldr r2, =_sidata
 8002af8:	08012148 	.word	0x08012148
  ldr r2, =_sbss
 8002afc:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 8002b00:	200022a4 	.word	0x200022a4

08002b04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b04:	e7fe      	b.n	8002b04 <ADC_IRQHandler>
	...

08002b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b48 <HAL_Init+0x40>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a0d      	ldr	r2, [pc, #52]	@ (8002b48 <HAL_Init+0x40>)
 8002b12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b18:	4b0b      	ldr	r3, [pc, #44]	@ (8002b48 <HAL_Init+0x40>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b48 <HAL_Init+0x40>)
 8002b1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b24:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <HAL_Init+0x40>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a07      	ldr	r2, [pc, #28]	@ (8002b48 <HAL_Init+0x40>)
 8002b2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b30:	2003      	movs	r0, #3
 8002b32:	f000 fd0d 	bl	8003550 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b36:	200f      	movs	r0, #15
 8002b38:	f000 f808 	bl	8002b4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b3c:	f7ff fccc 	bl	80024d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	40023c00 	.word	0x40023c00

08002b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b54:	4b12      	ldr	r3, [pc, #72]	@ (8002ba0 <HAL_InitTick+0x54>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	4b12      	ldr	r3, [pc, #72]	@ (8002ba4 <HAL_InitTick+0x58>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f000 fd25 	bl	80035ba <HAL_SYSTICK_Config>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e00e      	b.n	8002b98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b0f      	cmp	r3, #15
 8002b7e:	d80a      	bhi.n	8002b96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b80:	2200      	movs	r2, #0
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f000 fced 	bl	8003566 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b8c:	4a06      	ldr	r2, [pc, #24]	@ (8002ba8 <HAL_InitTick+0x5c>)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	e000      	b.n	8002b98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	20000014 	.word	0x20000014
 8002ba4:	2000001c 	.word	0x2000001c
 8002ba8:	20000018 	.word	0x20000018

08002bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bb0:	4b06      	ldr	r3, [pc, #24]	@ (8002bcc <HAL_IncTick+0x20>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <HAL_IncTick+0x24>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4413      	add	r3, r2
 8002bbc:	4a04      	ldr	r2, [pc, #16]	@ (8002bd0 <HAL_IncTick+0x24>)
 8002bbe:	6013      	str	r3, [r2, #0]
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	2000001c 	.word	0x2000001c
 8002bd0:	2000056c 	.word	0x2000056c

08002bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bd8:	4b03      	ldr	r3, [pc, #12]	@ (8002be8 <HAL_GetTick+0x14>)
 8002bda:	681b      	ldr	r3, [r3, #0]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	2000056c 	.word	0x2000056c

08002bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bf4:	f7ff ffee 	bl	8002bd4 <HAL_GetTick>
 8002bf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c04:	d005      	beq.n	8002c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c06:	4b0a      	ldr	r3, [pc, #40]	@ (8002c30 <HAL_Delay+0x44>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4413      	add	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c12:	bf00      	nop
 8002c14:	f7ff ffde 	bl	8002bd4 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d8f7      	bhi.n	8002c14 <HAL_Delay+0x28>
  {
  }
}
 8002c24:	bf00      	nop
 8002c26:	bf00      	nop
 8002c28:	3710      	adds	r7, #16
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	2000001c 	.word	0x2000001c

08002c34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e033      	b.n	8002cb2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d109      	bne.n	8002c66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7ff fc68 	bl	8002528 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	f003 0310 	and.w	r3, r3, #16
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d118      	bne.n	8002ca4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c7a:	f023 0302 	bic.w	r3, r3, #2
 8002c7e:	f043 0202 	orr.w	r2, r3, #2
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 fa96 	bl	80031b8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	f023 0303 	bic.w	r3, r3, #3
 8002c9a:	f043 0201 	orr.w	r2, r3, #1
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ca2:	e001      	b.n	8002ca8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
	...

08002cbc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_ADC_Start+0x1a>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e097      	b.n	8002e06 <HAL_ADC_Start+0x14a>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d018      	beq.n	8002d1e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cfc:	4b45      	ldr	r3, [pc, #276]	@ (8002e14 <HAL_ADC_Start+0x158>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a45      	ldr	r2, [pc, #276]	@ (8002e18 <HAL_ADC_Start+0x15c>)
 8002d02:	fba2 2303 	umull	r2, r3, r2, r3
 8002d06:	0c9a      	lsrs	r2, r3, #18
 8002d08:	4613      	mov	r3, r2
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	4413      	add	r3, r2
 8002d0e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d10:	e002      	b.n	8002d18 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	3b01      	subs	r3, #1
 8002d16:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f9      	bne.n	8002d12 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d15f      	bne.n	8002dec <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d007      	beq.n	8002d5e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d56:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d6a:	d106      	bne.n	8002d7a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d70:	f023 0206 	bic.w	r2, r3, #6
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d78:	e002      	b.n	8002d80 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d88:	4b24      	ldr	r3, [pc, #144]	@ (8002e1c <HAL_ADC_Start+0x160>)
 8002d8a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d94:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f003 031f 	and.w	r3, r3, #31
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10f      	bne.n	8002dc2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d129      	bne.n	8002e04 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	e020      	b.n	8002e04 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a16      	ldr	r2, [pc, #88]	@ (8002e20 <HAL_ADC_Start+0x164>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d11b      	bne.n	8002e04 <HAL_ADC_Start+0x148>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d114      	bne.n	8002e04 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002de8:	609a      	str	r2, [r3, #8]
 8002dea:	e00b      	b.n	8002e04 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df0:	f043 0210 	orr.w	r2, r3, #16
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfc:	f043 0201 	orr.w	r2, r3, #1
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000014 	.word	0x20000014
 8002e18:	431bde83 	.word	0x431bde83
 8002e1c:	40012300 	.word	0x40012300
 8002e20:	40012000 	.word	0x40012000

08002e24 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e40:	d113      	bne.n	8002e6a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002e4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e50:	d10b      	bne.n	8002e6a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f043 0220 	orr.w	r2, r3, #32
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e063      	b.n	8002f32 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e6a:	f7ff feb3 	bl	8002bd4 <HAL_GetTick>
 8002e6e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e70:	e021      	b.n	8002eb6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e78:	d01d      	beq.n	8002eb6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <HAL_ADC_PollForConversion+0x6c>
 8002e80:	f7ff fea8 	bl	8002bd4 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d212      	bcs.n	8002eb6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d00b      	beq.n	8002eb6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	f043 0204 	orr.w	r2, r3, #4
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e03d      	b.n	8002f32 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d1d6      	bne.n	8002e72 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0212 	mvn.w	r2, #18
 8002ecc:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d123      	bne.n	8002f30 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d11f      	bne.n	8002f30 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d006      	beq.n	8002f0c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d111      	bne.n	8002f30 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d105      	bne.n	8002f30 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f28:	f043 0201 	orr.w	r2, r3, #1
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	b083      	sub	sp, #12
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x1c>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e113      	b.n	8003198 <HAL_ADC_ConfigChannel+0x244>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b09      	cmp	r3, #9
 8002f7e:	d925      	bls.n	8002fcc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68d9      	ldr	r1, [r3, #12]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	4613      	mov	r3, r2
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	4413      	add	r3, r2
 8002f94:	3b1e      	subs	r3, #30
 8002f96:	2207      	movs	r2, #7
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43da      	mvns	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	400a      	ands	r2, r1
 8002fa4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68d9      	ldr	r1, [r3, #12]
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	689a      	ldr	r2, [r3, #8]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	4603      	mov	r3, r0
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	4403      	add	r3, r0
 8002fbe:	3b1e      	subs	r3, #30
 8002fc0:	409a      	lsls	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	60da      	str	r2, [r3, #12]
 8002fca:	e022      	b.n	8003012 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6919      	ldr	r1, [r3, #16]
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4613      	mov	r3, r2
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	4413      	add	r3, r2
 8002fe0:	2207      	movs	r2, #7
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43da      	mvns	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	400a      	ands	r2, r1
 8002fee:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6919      	ldr	r1, [r3, #16]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	4618      	mov	r0, r3
 8003002:	4603      	mov	r3, r0
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	4403      	add	r3, r0
 8003008:	409a      	lsls	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b06      	cmp	r3, #6
 8003018:	d824      	bhi.n	8003064 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	4613      	mov	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4413      	add	r3, r2
 800302a:	3b05      	subs	r3, #5
 800302c:	221f      	movs	r2, #31
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43da      	mvns	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	400a      	ands	r2, r1
 800303a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	b29b      	uxth	r3, r3
 8003048:	4618      	mov	r0, r3
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	4613      	mov	r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	4413      	add	r3, r2
 8003054:	3b05      	subs	r3, #5
 8003056:	fa00 f203 	lsl.w	r2, r0, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	635a      	str	r2, [r3, #52]	@ 0x34
 8003062:	e04c      	b.n	80030fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	2b0c      	cmp	r3, #12
 800306a:	d824      	bhi.n	80030b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685a      	ldr	r2, [r3, #4]
 8003076:	4613      	mov	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	4413      	add	r3, r2
 800307c:	3b23      	subs	r3, #35	@ 0x23
 800307e:	221f      	movs	r2, #31
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43da      	mvns	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	400a      	ands	r2, r1
 800308c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	b29b      	uxth	r3, r3
 800309a:	4618      	mov	r0, r3
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	4413      	add	r3, r2
 80030a6:	3b23      	subs	r3, #35	@ 0x23
 80030a8:	fa00 f203 	lsl.w	r2, r0, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80030b4:	e023      	b.n	80030fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	3b41      	subs	r3, #65	@ 0x41
 80030c8:	221f      	movs	r2, #31
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43da      	mvns	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	400a      	ands	r2, r1
 80030d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	4618      	mov	r0, r3
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	4613      	mov	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4413      	add	r3, r2
 80030f0:	3b41      	subs	r3, #65	@ 0x41
 80030f2:	fa00 f203 	lsl.w	r2, r0, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030fe:	4b29      	ldr	r3, [pc, #164]	@ (80031a4 <HAL_ADC_ConfigChannel+0x250>)
 8003100:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a28      	ldr	r2, [pc, #160]	@ (80031a8 <HAL_ADC_ConfigChannel+0x254>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d10f      	bne.n	800312c <HAL_ADC_ConfigChannel+0x1d8>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2b12      	cmp	r3, #18
 8003112:	d10b      	bne.n	800312c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a1d      	ldr	r2, [pc, #116]	@ (80031a8 <HAL_ADC_ConfigChannel+0x254>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d12b      	bne.n	800318e <HAL_ADC_ConfigChannel+0x23a>
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a1c      	ldr	r2, [pc, #112]	@ (80031ac <HAL_ADC_ConfigChannel+0x258>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d003      	beq.n	8003148 <HAL_ADC_ConfigChannel+0x1f4>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2b11      	cmp	r3, #17
 8003146:	d122      	bne.n	800318e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a11      	ldr	r2, [pc, #68]	@ (80031ac <HAL_ADC_ConfigChannel+0x258>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d111      	bne.n	800318e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800316a:	4b11      	ldr	r3, [pc, #68]	@ (80031b0 <HAL_ADC_ConfigChannel+0x25c>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a11      	ldr	r2, [pc, #68]	@ (80031b4 <HAL_ADC_ConfigChannel+0x260>)
 8003170:	fba2 2303 	umull	r2, r3, r2, r3
 8003174:	0c9a      	lsrs	r2, r3, #18
 8003176:	4613      	mov	r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	4413      	add	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003180:	e002      	b.n	8003188 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	3b01      	subs	r3, #1
 8003186:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f9      	bne.n	8003182 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003196:	2300      	movs	r3, #0
}
 8003198:	4618      	mov	r0, r3
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr
 80031a4:	40012300 	.word	0x40012300
 80031a8:	40012000 	.word	0x40012000
 80031ac:	10000012 	.word	0x10000012
 80031b0:	20000014 	.word	0x20000014
 80031b4:	431bde83 	.word	0x431bde83

080031b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031c0:	4b79      	ldr	r3, [pc, #484]	@ (80033a8 <ADC_Init+0x1f0>)
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	431a      	orrs	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6859      	ldr	r1, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	021a      	lsls	r2, r3, #8
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003210:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6859      	ldr	r1, [r3, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	430a      	orrs	r2, r1
 8003222:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003232:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6899      	ldr	r1, [r3, #8]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	430a      	orrs	r2, r1
 8003244:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800324a:	4a58      	ldr	r2, [pc, #352]	@ (80033ac <ADC_Init+0x1f4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d022      	beq.n	8003296 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689a      	ldr	r2, [r3, #8]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800325e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	6899      	ldr	r1, [r3, #8]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003280:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6899      	ldr	r1, [r3, #8]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	430a      	orrs	r2, r1
 8003292:	609a      	str	r2, [r3, #8]
 8003294:	e00f      	b.n	80032b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80032b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0202 	bic.w	r2, r2, #2
 80032c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	6899      	ldr	r1, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	7e1b      	ldrb	r3, [r3, #24]
 80032d0:	005a      	lsls	r2, r3, #1
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01b      	beq.n	800331c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003302:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6859      	ldr	r1, [r3, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	3b01      	subs	r3, #1
 8003310:	035a      	lsls	r2, r3, #13
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	605a      	str	r2, [r3, #4]
 800331a:	e007      	b.n	800332c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800332a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800333a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	3b01      	subs	r3, #1
 8003348:	051a      	lsls	r2, r3, #20
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003360:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6899      	ldr	r1, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800336e:	025a      	lsls	r2, r3, #9
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003386:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6899      	ldr	r1, [r3, #8]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	029a      	lsls	r2, r3, #10
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	609a      	str	r2, [r3, #8]
}
 800339c:	bf00      	nop
 800339e:	3714      	adds	r7, #20
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr
 80033a8:	40012300 	.word	0x40012300
 80033ac:	0f000001 	.word	0x0f000001

080033b0 <__NVIC_SetPriorityGrouping>:
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033c0:	4b0c      	ldr	r3, [pc, #48]	@ (80033f4 <__NVIC_SetPriorityGrouping+0x44>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033cc:	4013      	ands	r3, r2
 80033ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033e2:	4a04      	ldr	r2, [pc, #16]	@ (80033f4 <__NVIC_SetPriorityGrouping+0x44>)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	60d3      	str	r3, [r2, #12]
}
 80033e8:	bf00      	nop
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <__NVIC_GetPriorityGrouping>:
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033fc:	4b04      	ldr	r3, [pc, #16]	@ (8003410 <__NVIC_GetPriorityGrouping+0x18>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	0a1b      	lsrs	r3, r3, #8
 8003402:	f003 0307 	and.w	r3, r3, #7
}
 8003406:	4618      	mov	r0, r3
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <__NVIC_EnableIRQ>:
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003422:	2b00      	cmp	r3, #0
 8003424:	db0b      	blt.n	800343e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003426:	79fb      	ldrb	r3, [r7, #7]
 8003428:	f003 021f 	and.w	r2, r3, #31
 800342c:	4907      	ldr	r1, [pc, #28]	@ (800344c <__NVIC_EnableIRQ+0x38>)
 800342e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003432:	095b      	lsrs	r3, r3, #5
 8003434:	2001      	movs	r0, #1
 8003436:	fa00 f202 	lsl.w	r2, r0, r2
 800343a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800343e:	bf00      	nop
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	e000e100 	.word	0xe000e100

08003450 <__NVIC_SetPriority>:
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	4603      	mov	r3, r0
 8003458:	6039      	str	r1, [r7, #0]
 800345a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800345c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003460:	2b00      	cmp	r3, #0
 8003462:	db0a      	blt.n	800347a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	b2da      	uxtb	r2, r3
 8003468:	490c      	ldr	r1, [pc, #48]	@ (800349c <__NVIC_SetPriority+0x4c>)
 800346a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346e:	0112      	lsls	r2, r2, #4
 8003470:	b2d2      	uxtb	r2, r2
 8003472:	440b      	add	r3, r1
 8003474:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003478:	e00a      	b.n	8003490 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	b2da      	uxtb	r2, r3
 800347e:	4908      	ldr	r1, [pc, #32]	@ (80034a0 <__NVIC_SetPriority+0x50>)
 8003480:	79fb      	ldrb	r3, [r7, #7]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	3b04      	subs	r3, #4
 8003488:	0112      	lsls	r2, r2, #4
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	440b      	add	r3, r1
 800348e:	761a      	strb	r2, [r3, #24]
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000e100 	.word	0xe000e100
 80034a0:	e000ed00 	.word	0xe000ed00

080034a4 <NVIC_EncodePriority>:
{
 80034a4:	b480      	push	{r7}
 80034a6:	b089      	sub	sp, #36	@ 0x24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b8:	69fb      	ldr	r3, [r7, #28]
 80034ba:	f1c3 0307 	rsb	r3, r3, #7
 80034be:	2b04      	cmp	r3, #4
 80034c0:	bf28      	it	cs
 80034c2:	2304      	movcs	r3, #4
 80034c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	3304      	adds	r3, #4
 80034ca:	2b06      	cmp	r3, #6
 80034cc:	d902      	bls.n	80034d4 <NVIC_EncodePriority+0x30>
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	3b03      	subs	r3, #3
 80034d2:	e000      	b.n	80034d6 <NVIC_EncodePriority+0x32>
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d8:	f04f 32ff 	mov.w	r2, #4294967295
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	43da      	mvns	r2, r3
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	401a      	ands	r2, r3
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034ec:	f04f 31ff 	mov.w	r1, #4294967295
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	fa01 f303 	lsl.w	r3, r1, r3
 80034f6:	43d9      	mvns	r1, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034fc:	4313      	orrs	r3, r2
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3724      	adds	r7, #36	@ 0x24
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
	...

0800350c <SysTick_Config>:
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3b01      	subs	r3, #1
 8003518:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800351c:	d301      	bcc.n	8003522 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800351e:	2301      	movs	r3, #1
 8003520:	e00f      	b.n	8003542 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003522:	4a0a      	ldr	r2, [pc, #40]	@ (800354c <SysTick_Config+0x40>)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3b01      	subs	r3, #1
 8003528:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800352a:	210f      	movs	r1, #15
 800352c:	f04f 30ff 	mov.w	r0, #4294967295
 8003530:	f7ff ff8e 	bl	8003450 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003534:	4b05      	ldr	r3, [pc, #20]	@ (800354c <SysTick_Config+0x40>)
 8003536:	2200      	movs	r2, #0
 8003538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800353a:	4b04      	ldr	r3, [pc, #16]	@ (800354c <SysTick_Config+0x40>)
 800353c:	2207      	movs	r2, #7
 800353e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	e000e010 	.word	0xe000e010

08003550 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f7ff ff29 	bl	80033b0 <__NVIC_SetPriorityGrouping>
}
 800355e:	bf00      	nop
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003566:	b580      	push	{r7, lr}
 8003568:	b086      	sub	sp, #24
 800356a:	af00      	add	r7, sp, #0
 800356c:	4603      	mov	r3, r0
 800356e:	60b9      	str	r1, [r7, #8]
 8003570:	607a      	str	r2, [r7, #4]
 8003572:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003574:	2300      	movs	r3, #0
 8003576:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003578:	f7ff ff3e 	bl	80033f8 <__NVIC_GetPriorityGrouping>
 800357c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	68b9      	ldr	r1, [r7, #8]
 8003582:	6978      	ldr	r0, [r7, #20]
 8003584:	f7ff ff8e 	bl	80034a4 <NVIC_EncodePriority>
 8003588:	4602      	mov	r2, r0
 800358a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800358e:	4611      	mov	r1, r2
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff ff5d 	bl	8003450 <__NVIC_SetPriority>
}
 8003596:	bf00      	nop
 8003598:	3718      	adds	r7, #24
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b082      	sub	sp, #8
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	4603      	mov	r3, r0
 80035a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff ff31 	bl	8003414 <__NVIC_EnableIRQ>
}
 80035b2:	bf00      	nop
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b082      	sub	sp, #8
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f7ff ffa2 	bl	800350c <SysTick_Config>
 80035c8:	4603      	mov	r3, r0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035dc:	2300      	movs	r3, #0
 80035de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035e0:	f7ff faf8 	bl	8002bd4 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e099      	b.n	8003724 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0201 	bic.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003610:	e00f      	b.n	8003632 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003612:	f7ff fadf 	bl	8002bd4 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b05      	cmp	r3, #5
 800361e:	d908      	bls.n	8003632 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2220      	movs	r2, #32
 8003624:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2203      	movs	r2, #3
 800362a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e078      	b.n	8003724 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1e8      	bne.n	8003612 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	4b38      	ldr	r3, [pc, #224]	@ (800372c <HAL_DMA_Init+0x158>)
 800364c:	4013      	ands	r3, r2
 800364e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685a      	ldr	r2, [r3, #4]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800365e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	691b      	ldr	r3, [r3, #16]
 8003664:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800366a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003676:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	4313      	orrs	r3, r2
 8003682:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003688:	2b04      	cmp	r3, #4
 800368a:	d107      	bne.n	800369c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003694:	4313      	orrs	r3, r2
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	4313      	orrs	r3, r2
 800369a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	697a      	ldr	r2, [r7, #20]
 80036a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f023 0307 	bic.w	r3, r3, #7
 80036b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	d117      	bne.n	80036f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00e      	beq.n	80036f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 fa89 	bl	8003bf0 <DMA_CheckFifoParam>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d008      	beq.n	80036f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2240      	movs	r2, #64	@ 0x40
 80036e8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80036f2:	2301      	movs	r3, #1
 80036f4:	e016      	b.n	8003724 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 fa40 	bl	8003b84 <DMA_CalcBaseAndBitshift>
 8003704:	4603      	mov	r3, r0
 8003706:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370c:	223f      	movs	r2, #63	@ 0x3f
 800370e:	409a      	lsls	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3718      	adds	r7, #24
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	f010803f 	.word	0xf010803f

08003730 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800373e:	f7ff fa49 	bl	8002bd4 <HAL_GetTick>
 8003742:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d008      	beq.n	8003762 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2280      	movs	r2, #128	@ 0x80
 8003754:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e052      	b.n	8003808 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 0216 	bic.w	r2, r2, #22
 8003770:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	695a      	ldr	r2, [r3, #20]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003780:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	2b00      	cmp	r3, #0
 8003788:	d103      	bne.n	8003792 <HAL_DMA_Abort+0x62>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800378e:	2b00      	cmp	r3, #0
 8003790:	d007      	beq.n	80037a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f022 0208 	bic.w	r2, r2, #8
 80037a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0201 	bic.w	r2, r2, #1
 80037b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037b2:	e013      	b.n	80037dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037b4:	f7ff fa0e 	bl	8002bd4 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b05      	cmp	r3, #5
 80037c0:	d90c      	bls.n	80037dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2220      	movs	r2, #32
 80037c6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2203      	movs	r2, #3
 80037cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e015      	b.n	8003808 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1e4      	bne.n	80037b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ee:	223f      	movs	r2, #63	@ 0x3f
 80037f0:	409a      	lsls	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800381e:	b2db      	uxtb	r3, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d004      	beq.n	800382e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2280      	movs	r2, #128	@ 0x80
 8003828:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e00c      	b.n	8003848 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2205      	movs	r2, #5
 8003832:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0201 	bic.w	r2, r2, #1
 8003844:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003860:	4b8e      	ldr	r3, [pc, #568]	@ (8003a9c <HAL_DMA_IRQHandler+0x248>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a8e      	ldr	r2, [pc, #568]	@ (8003aa0 <HAL_DMA_IRQHandler+0x24c>)
 8003866:	fba2 2303 	umull	r2, r3, r2, r3
 800386a:	0a9b      	lsrs	r3, r3, #10
 800386c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003872:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387e:	2208      	movs	r2, #8
 8003880:	409a      	lsls	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4013      	ands	r3, r2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d01a      	beq.n	80038c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d013      	beq.n	80038c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f022 0204 	bic.w	r2, r2, #4
 80038a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ac:	2208      	movs	r2, #8
 80038ae:	409a      	lsls	r2, r3
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b8:	f043 0201 	orr.w	r2, r3, #1
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c4:	2201      	movs	r2, #1
 80038c6:	409a      	lsls	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	4013      	ands	r3, r2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d012      	beq.n	80038f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00b      	beq.n	80038f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e2:	2201      	movs	r2, #1
 80038e4:	409a      	lsls	r2, r3
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ee:	f043 0202 	orr.w	r2, r3, #2
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038fa:	2204      	movs	r2, #4
 80038fc:	409a      	lsls	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	4013      	ands	r3, r2
 8003902:	2b00      	cmp	r3, #0
 8003904:	d012      	beq.n	800392c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00b      	beq.n	800392c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003918:	2204      	movs	r2, #4
 800391a:	409a      	lsls	r2, r3
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003924:	f043 0204 	orr.w	r2, r3, #4
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003930:	2210      	movs	r2, #16
 8003932:	409a      	lsls	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	4013      	ands	r3, r2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d043      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b00      	cmp	r3, #0
 8003948:	d03c      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394e:	2210      	movs	r2, #16
 8003950:	409a      	lsls	r2, r3
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d018      	beq.n	8003996 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d108      	bne.n	8003984 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003976:	2b00      	cmp	r3, #0
 8003978:	d024      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	4798      	blx	r3
 8003982:	e01f      	b.n	80039c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003988:	2b00      	cmp	r3, #0
 800398a:	d01b      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	4798      	blx	r3
 8003994:	e016      	b.n	80039c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d107      	bne.n	80039b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f022 0208 	bic.w	r2, r2, #8
 80039b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d003      	beq.n	80039c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c8:	2220      	movs	r2, #32
 80039ca:	409a      	lsls	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4013      	ands	r3, r2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 808f 	beq.w	8003af4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0310 	and.w	r3, r3, #16
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 8087 	beq.w	8003af4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ea:	2220      	movs	r2, #32
 80039ec:	409a      	lsls	r2, r3
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b05      	cmp	r3, #5
 80039fc:	d136      	bne.n	8003a6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f022 0216 	bic.w	r2, r2, #22
 8003a0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	695a      	ldr	r2, [r3, #20]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d103      	bne.n	8003a2e <HAL_DMA_IRQHandler+0x1da>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d007      	beq.n	8003a3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 0208 	bic.w	r2, r2, #8
 8003a3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a42:	223f      	movs	r2, #63	@ 0x3f
 8003a44:	409a      	lsls	r2, r3
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d07e      	beq.n	8003b60 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	4798      	blx	r3
        }
        return;
 8003a6a:	e079      	b.n	8003b60 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d01d      	beq.n	8003ab6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10d      	bne.n	8003aa4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d031      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	4798      	blx	r3
 8003a98:	e02c      	b.n	8003af4 <HAL_DMA_IRQHandler+0x2a0>
 8003a9a:	bf00      	nop
 8003a9c:	20000014 	.word	0x20000014
 8003aa0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d023      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4798      	blx	r3
 8003ab4:	e01e      	b.n	8003af4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10f      	bne.n	8003ae4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0210 	bic.w	r2, r2, #16
 8003ad2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d032      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d022      	beq.n	8003b4e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2205      	movs	r2, #5
 8003b0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0201 	bic.w	r2, r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	3301      	adds	r3, #1
 8003b24:	60bb      	str	r3, [r7, #8]
 8003b26:	697a      	ldr	r2, [r7, #20]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d307      	bcc.n	8003b3c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1f2      	bne.n	8003b20 <HAL_DMA_IRQHandler+0x2cc>
 8003b3a:	e000      	b.n	8003b3e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b3c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d005      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	4798      	blx	r3
 8003b5e:	e000      	b.n	8003b62 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b60:	bf00      	nop
    }
  }
}
 8003b62:	3718      	adds	r7, #24
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b76:	b2db      	uxtb	r3, r3
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	3b10      	subs	r3, #16
 8003b94:	4a14      	ldr	r2, [pc, #80]	@ (8003be8 <DMA_CalcBaseAndBitshift+0x64>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	091b      	lsrs	r3, r3, #4
 8003b9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b9e:	4a13      	ldr	r2, [pc, #76]	@ (8003bec <DMA_CalcBaseAndBitshift+0x68>)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	d909      	bls.n	8003bc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003bba:	f023 0303 	bic.w	r3, r3, #3
 8003bbe:	1d1a      	adds	r2, r3, #4
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	659a      	str	r2, [r3, #88]	@ 0x58
 8003bc4:	e007      	b.n	8003bd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003bce:	f023 0303 	bic.w	r3, r3, #3
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3714      	adds	r7, #20
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	aaaaaaab 	.word	0xaaaaaaab
 8003bec:	08011d4c 	.word	0x08011d4c

08003bf0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d11f      	bne.n	8003c4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d856      	bhi.n	8003cbe <DMA_CheckFifoParam+0xce>
 8003c10:	a201      	add	r2, pc, #4	@ (adr r2, 8003c18 <DMA_CheckFifoParam+0x28>)
 8003c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c16:	bf00      	nop
 8003c18:	08003c29 	.word	0x08003c29
 8003c1c:	08003c3b 	.word	0x08003c3b
 8003c20:	08003c29 	.word	0x08003c29
 8003c24:	08003cbf 	.word	0x08003cbf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d046      	beq.n	8003cc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c38:	e043      	b.n	8003cc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c42:	d140      	bne.n	8003cc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c48:	e03d      	b.n	8003cc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c52:	d121      	bne.n	8003c98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d837      	bhi.n	8003cca <DMA_CheckFifoParam+0xda>
 8003c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003c60 <DMA_CheckFifoParam+0x70>)
 8003c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c60:	08003c71 	.word	0x08003c71
 8003c64:	08003c77 	.word	0x08003c77
 8003c68:	08003c71 	.word	0x08003c71
 8003c6c:	08003c89 	.word	0x08003c89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	73fb      	strb	r3, [r7, #15]
      break;
 8003c74:	e030      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d025      	beq.n	8003cce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c86:	e022      	b.n	8003cce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c90:	d11f      	bne.n	8003cd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c96:	e01c      	b.n	8003cd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d903      	bls.n	8003ca6 <DMA_CheckFifoParam+0xb6>
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d003      	beq.n	8003cac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ca4:	e018      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
      break;
 8003caa:	e015      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00e      	beq.n	8003cd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	73fb      	strb	r3, [r7, #15]
      break;
 8003cbc:	e00b      	b.n	8003cd6 <DMA_CheckFifoParam+0xe6>
      break;
 8003cbe:	bf00      	nop
 8003cc0:	e00a      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cc2:	bf00      	nop
 8003cc4:	e008      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cc6:	bf00      	nop
 8003cc8:	e006      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cca:	bf00      	nop
 8003ccc:	e004      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cce:	bf00      	nop
 8003cd0:	e002      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003cd2:	bf00      	nop
 8003cd4:	e000      	b.n	8003cd8 <DMA_CheckFifoParam+0xe8>
      break;
 8003cd6:	bf00      	nop
    }
  } 
  
  return status; 
 8003cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3714      	adds	r7, #20
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop

08003ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b089      	sub	sp, #36	@ 0x24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61fb      	str	r3, [r7, #28]
 8003d02:	e159      	b.n	8003fb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d04:	2201      	movs	r2, #1
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	4013      	ands	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	f040 8148 	bne.w	8003fb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d005      	beq.n	8003d3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d130      	bne.n	8003d9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	005b      	lsls	r3, r3, #1
 8003d44:	2203      	movs	r2, #3
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	43db      	mvns	r3, r3
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	4013      	ands	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d70:	2201      	movs	r2, #1
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	fa02 f303 	lsl.w	r3, r2, r3
 8003d78:	43db      	mvns	r3, r3
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	091b      	lsrs	r3, r3, #4
 8003d86:	f003 0201 	and.w	r2, r3, #1
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	d017      	beq.n	8003dd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	2203      	movs	r2, #3
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	43db      	mvns	r3, r3
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	69ba      	ldr	r2, [r7, #24]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 0303 	and.w	r3, r3, #3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d123      	bne.n	8003e2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	08da      	lsrs	r2, r3, #3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	3208      	adds	r2, #8
 8003dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	f003 0307 	and.w	r3, r3, #7
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	43db      	mvns	r3, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4013      	ands	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	691a      	ldr	r2, [r3, #16]
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	08da      	lsrs	r2, r3, #3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3208      	adds	r2, #8
 8003e26:	69b9      	ldr	r1, [r7, #24]
 8003e28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	2203      	movs	r2, #3
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 0203 	and.w	r2, r3, #3
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 80a2 	beq.w	8003fb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60fb      	str	r3, [r7, #12]
 8003e72:	4b57      	ldr	r3, [pc, #348]	@ (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e76:	4a56      	ldr	r2, [pc, #344]	@ (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e7e:	4b54      	ldr	r3, [pc, #336]	@ (8003fd0 <HAL_GPIO_Init+0x2e8>)
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e8a:	4a52      	ldr	r2, [pc, #328]	@ (8003fd4 <HAL_GPIO_Init+0x2ec>)
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	089b      	lsrs	r3, r3, #2
 8003e90:	3302      	adds	r3, #2
 8003e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	220f      	movs	r2, #15
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a49      	ldr	r2, [pc, #292]	@ (8003fd8 <HAL_GPIO_Init+0x2f0>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d019      	beq.n	8003eea <HAL_GPIO_Init+0x202>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a48      	ldr	r2, [pc, #288]	@ (8003fdc <HAL_GPIO_Init+0x2f4>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d013      	beq.n	8003ee6 <HAL_GPIO_Init+0x1fe>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a47      	ldr	r2, [pc, #284]	@ (8003fe0 <HAL_GPIO_Init+0x2f8>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d00d      	beq.n	8003ee2 <HAL_GPIO_Init+0x1fa>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a46      	ldr	r2, [pc, #280]	@ (8003fe4 <HAL_GPIO_Init+0x2fc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d007      	beq.n	8003ede <HAL_GPIO_Init+0x1f6>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a45      	ldr	r2, [pc, #276]	@ (8003fe8 <HAL_GPIO_Init+0x300>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d101      	bne.n	8003eda <HAL_GPIO_Init+0x1f2>
 8003ed6:	2304      	movs	r3, #4
 8003ed8:	e008      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003eda:	2307      	movs	r3, #7
 8003edc:	e006      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e004      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	e002      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <HAL_GPIO_Init+0x204>
 8003eea:	2300      	movs	r3, #0
 8003eec:	69fa      	ldr	r2, [r7, #28]
 8003eee:	f002 0203 	and.w	r2, r2, #3
 8003ef2:	0092      	lsls	r2, r2, #2
 8003ef4:	4093      	lsls	r3, r2
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003efc:	4935      	ldr	r1, [pc, #212]	@ (8003fd4 <HAL_GPIO_Init+0x2ec>)
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	089b      	lsrs	r3, r3, #2
 8003f02:	3302      	adds	r3, #2
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f0a:	4b38      	ldr	r3, [pc, #224]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	43db      	mvns	r3, r3
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	4013      	ands	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d003      	beq.n	8003f2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f26:	69ba      	ldr	r2, [r7, #24]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f2e:	4a2f      	ldr	r2, [pc, #188]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f34:	4b2d      	ldr	r3, [pc, #180]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	4013      	ands	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d003      	beq.n	8003f58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f58:	4a24      	ldr	r2, [pc, #144]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f5e:	4b23      	ldr	r3, [pc, #140]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	43db      	mvns	r3, r3
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f82:	4a1a      	ldr	r2, [pc, #104]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f88:	4b18      	ldr	r3, [pc, #96]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	43db      	mvns	r3, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	4013      	ands	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fac:	4a0f      	ldr	r2, [pc, #60]	@ (8003fec <HAL_GPIO_Init+0x304>)
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	61fb      	str	r3, [r7, #28]
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	2b0f      	cmp	r3, #15
 8003fbc:	f67f aea2 	bls.w	8003d04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	3724      	adds	r7, #36	@ 0x24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	40013800 	.word	0x40013800
 8003fd8:	40020000 	.word	0x40020000
 8003fdc:	40020400 	.word	0x40020400
 8003fe0:	40020800 	.word	0x40020800
 8003fe4:	40020c00 	.word	0x40020c00
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40013c00 	.word	0x40013c00

08003ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	807b      	strh	r3, [r7, #2]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004000:	787b      	ldrb	r3, [r7, #1]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004006:	887a      	ldrh	r2, [r7, #2]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800400c:	e003      	b.n	8004016 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800400e:	887b      	ldrh	r3, [r7, #2]
 8004010:	041a      	lsls	r2, r3, #16
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	619a      	str	r2, [r3, #24]
}
 8004016:	bf00      	nop
 8004018:	370c      	adds	r7, #12
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr

08004022 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004022:	b480      	push	{r7}
 8004024:	b085      	sub	sp, #20
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	460b      	mov	r3, r1
 800402c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004034:	887a      	ldrh	r2, [r7, #2]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4013      	ands	r3, r2
 800403a:	041a      	lsls	r2, r3, #16
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	43d9      	mvns	r1, r3
 8004040:	887b      	ldrh	r3, [r7, #2]
 8004042:	400b      	ands	r3, r1
 8004044:	431a      	orrs	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	619a      	str	r2, [r3, #24]
}
 800404a:	bf00      	nop
 800404c:	3714      	adds	r7, #20
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
	...

08004058 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e12b      	b.n	80042c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d106      	bne.n	8004084 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7fe fa96 	bl	80025b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2224      	movs	r2, #36	@ 0x24
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 0201 	bic.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80040bc:	f004 fcd6 	bl	8008a6c <HAL_RCC_GetPCLK1Freq>
 80040c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	4a81      	ldr	r2, [pc, #516]	@ (80042cc <HAL_I2C_Init+0x274>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d807      	bhi.n	80040dc <HAL_I2C_Init+0x84>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4a80      	ldr	r2, [pc, #512]	@ (80042d0 <HAL_I2C_Init+0x278>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	bf94      	ite	ls
 80040d4:	2301      	movls	r3, #1
 80040d6:	2300      	movhi	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	e006      	b.n	80040ea <HAL_I2C_Init+0x92>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4a7d      	ldr	r2, [pc, #500]	@ (80042d4 <HAL_I2C_Init+0x27c>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	bf94      	ite	ls
 80040e4:	2301      	movls	r3, #1
 80040e6:	2300      	movhi	r3, #0
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e0e7      	b.n	80042c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	4a78      	ldr	r2, [pc, #480]	@ (80042d8 <HAL_I2C_Init+0x280>)
 80040f6:	fba2 2303 	umull	r2, r3, r2, r3
 80040fa:	0c9b      	lsrs	r3, r3, #18
 80040fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	430a      	orrs	r2, r1
 8004110:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	4a6a      	ldr	r2, [pc, #424]	@ (80042cc <HAL_I2C_Init+0x274>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d802      	bhi.n	800412c <HAL_I2C_Init+0xd4>
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	3301      	adds	r3, #1
 800412a:	e009      	b.n	8004140 <HAL_I2C_Init+0xe8>
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004132:	fb02 f303 	mul.w	r3, r2, r3
 8004136:	4a69      	ldr	r2, [pc, #420]	@ (80042dc <HAL_I2C_Init+0x284>)
 8004138:	fba2 2303 	umull	r2, r3, r2, r3
 800413c:	099b      	lsrs	r3, r3, #6
 800413e:	3301      	adds	r3, #1
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	430b      	orrs	r3, r1
 8004146:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004152:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	495c      	ldr	r1, [pc, #368]	@ (80042cc <HAL_I2C_Init+0x274>)
 800415c:	428b      	cmp	r3, r1
 800415e:	d819      	bhi.n	8004194 <HAL_I2C_Init+0x13c>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	1e59      	subs	r1, r3, #1
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	fbb1 f3f3 	udiv	r3, r1, r3
 800416e:	1c59      	adds	r1, r3, #1
 8004170:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004174:	400b      	ands	r3, r1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00a      	beq.n	8004190 <HAL_I2C_Init+0x138>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	1e59      	subs	r1, r3, #1
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	005b      	lsls	r3, r3, #1
 8004184:	fbb1 f3f3 	udiv	r3, r1, r3
 8004188:	3301      	adds	r3, #1
 800418a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800418e:	e051      	b.n	8004234 <HAL_I2C_Init+0x1dc>
 8004190:	2304      	movs	r3, #4
 8004192:	e04f      	b.n	8004234 <HAL_I2C_Init+0x1dc>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d111      	bne.n	80041c0 <HAL_I2C_Init+0x168>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	1e58      	subs	r0, r3, #1
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6859      	ldr	r1, [r3, #4]
 80041a4:	460b      	mov	r3, r1
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	440b      	add	r3, r1
 80041aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ae:	3301      	adds	r3, #1
 80041b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	bf0c      	ite	eq
 80041b8:	2301      	moveq	r3, #1
 80041ba:	2300      	movne	r3, #0
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	e012      	b.n	80041e6 <HAL_I2C_Init+0x18e>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	1e58      	subs	r0, r3, #1
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6859      	ldr	r1, [r3, #4]
 80041c8:	460b      	mov	r3, r1
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	0099      	lsls	r1, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80041d6:	3301      	adds	r3, #1
 80041d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041dc:	2b00      	cmp	r3, #0
 80041de:	bf0c      	ite	eq
 80041e0:	2301      	moveq	r3, #1
 80041e2:	2300      	movne	r3, #0
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d001      	beq.n	80041ee <HAL_I2C_Init+0x196>
 80041ea:	2301      	movs	r3, #1
 80041ec:	e022      	b.n	8004234 <HAL_I2C_Init+0x1dc>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10e      	bne.n	8004214 <HAL_I2C_Init+0x1bc>
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	1e58      	subs	r0, r3, #1
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6859      	ldr	r1, [r3, #4]
 80041fe:	460b      	mov	r3, r1
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	440b      	add	r3, r1
 8004204:	fbb0 f3f3 	udiv	r3, r0, r3
 8004208:	3301      	adds	r3, #1
 800420a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800420e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004212:	e00f      	b.n	8004234 <HAL_I2C_Init+0x1dc>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	1e58      	subs	r0, r3, #1
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6859      	ldr	r1, [r3, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	440b      	add	r3, r1
 8004222:	0099      	lsls	r1, r3, #2
 8004224:	440b      	add	r3, r1
 8004226:	fbb0 f3f3 	udiv	r3, r0, r3
 800422a:	3301      	adds	r3, #1
 800422c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004230:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	6809      	ldr	r1, [r1, #0]
 8004238:	4313      	orrs	r3, r2
 800423a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	69da      	ldr	r2, [r3, #28]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	430a      	orrs	r2, r1
 8004256:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004262:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6911      	ldr	r1, [r2, #16]
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	68d2      	ldr	r2, [r2, #12]
 800426e:	4311      	orrs	r1, r2
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6812      	ldr	r2, [r2, #0]
 8004274:	430b      	orrs	r3, r1
 8004276:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	695a      	ldr	r2, [r3, #20]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	430a      	orrs	r2, r1
 8004292:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0201 	orr.w	r2, r2, #1
 80042a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2220      	movs	r2, #32
 80042ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	000186a0 	.word	0x000186a0
 80042d0:	001e847f 	.word	0x001e847f
 80042d4:	003d08ff 	.word	0x003d08ff
 80042d8:	431bde83 	.word	0x431bde83
 80042dc:	10624dd3 	.word	0x10624dd3

080042e0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f2:	2b80      	cmp	r3, #128	@ 0x80
 80042f4:	d103      	bne.n	80042fe <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2200      	movs	r2, #0
 80042fc:	611a      	str	r2, [r3, #16]
  }
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b088      	sub	sp, #32
 8004310:	af02      	add	r7, sp, #8
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	4608      	mov	r0, r1
 8004316:	4611      	mov	r1, r2
 8004318:	461a      	mov	r2, r3
 800431a:	4603      	mov	r3, r0
 800431c:	817b      	strh	r3, [r7, #10]
 800431e:	460b      	mov	r3, r1
 8004320:	813b      	strh	r3, [r7, #8]
 8004322:	4613      	mov	r3, r2
 8004324:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004326:	f7fe fc55 	bl	8002bd4 <HAL_GetTick>
 800432a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b20      	cmp	r3, #32
 8004336:	f040 80d9 	bne.w	80044ec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	2319      	movs	r3, #25
 8004340:	2201      	movs	r2, #1
 8004342:	496d      	ldr	r1, [pc, #436]	@ (80044f8 <HAL_I2C_Mem_Write+0x1ec>)
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f002 fa4d 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004350:	2302      	movs	r3, #2
 8004352:	e0cc      	b.n	80044ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800435a:	2b01      	cmp	r3, #1
 800435c:	d101      	bne.n	8004362 <HAL_I2C_Mem_Write+0x56>
 800435e:	2302      	movs	r3, #2
 8004360:	e0c5      	b.n	80044ee <HAL_I2C_Mem_Write+0x1e2>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2201      	movs	r2, #1
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b01      	cmp	r3, #1
 8004376:	d007      	beq.n	8004388 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f042 0201 	orr.w	r2, r2, #1
 8004386:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004396:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2221      	movs	r2, #33	@ 0x21
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2240      	movs	r2, #64	@ 0x40
 80043a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6a3a      	ldr	r2, [r7, #32]
 80043b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80043b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	4a4d      	ldr	r2, [pc, #308]	@ (80044fc <HAL_I2C_Mem_Write+0x1f0>)
 80043c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043ca:	88f8      	ldrh	r0, [r7, #6]
 80043cc:	893a      	ldrh	r2, [r7, #8]
 80043ce:	8979      	ldrh	r1, [r7, #10]
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	9301      	str	r3, [sp, #4]
 80043d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	4603      	mov	r3, r0
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f001 ffdc 	bl	8006398 <I2C_RequestMemoryWrite>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d052      	beq.n	800448c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e081      	b.n	80044ee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f002 fb12 	bl	8006a18 <I2C_WaitOnTXEFlagUntilTimeout>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00d      	beq.n	8004416 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d107      	bne.n	8004412 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004410:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e06b      	b.n	80044ee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	781a      	ldrb	r2, [r3, #0]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004426:	1c5a      	adds	r2, r3, #1
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443c:	b29b      	uxth	r3, r3
 800443e:	3b01      	subs	r3, #1
 8004440:	b29a      	uxth	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	f003 0304 	and.w	r3, r3, #4
 8004450:	2b04      	cmp	r3, #4
 8004452:	d11b      	bne.n	800448c <HAL_I2C_Mem_Write+0x180>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004458:	2b00      	cmp	r3, #0
 800445a:	d017      	beq.n	800448c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	781a      	ldrb	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004476:	3b01      	subs	r3, #1
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004482:	b29b      	uxth	r3, r3
 8004484:	3b01      	subs	r3, #1
 8004486:	b29a      	uxth	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1aa      	bne.n	80043ea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f002 fb05 	bl	8006aa8 <I2C_WaitOnBTFFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00d      	beq.n	80044c0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a8:	2b04      	cmp	r3, #4
 80044aa:	d107      	bne.n	80044bc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044ba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e016      	b.n	80044ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80044e8:	2300      	movs	r3, #0
 80044ea:	e000      	b.n	80044ee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80044ec:	2302      	movs	r3, #2
  }
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	00100002 	.word	0x00100002
 80044fc:	ffff0000 	.word	0xffff0000

08004500 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b08c      	sub	sp, #48	@ 0x30
 8004504:	af02      	add	r7, sp, #8
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	4608      	mov	r0, r1
 800450a:	4611      	mov	r1, r2
 800450c:	461a      	mov	r2, r3
 800450e:	4603      	mov	r3, r0
 8004510:	817b      	strh	r3, [r7, #10]
 8004512:	460b      	mov	r3, r1
 8004514:	813b      	strh	r3, [r7, #8]
 8004516:	4613      	mov	r3, r2
 8004518:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800451a:	f7fe fb5b 	bl	8002bd4 <HAL_GetTick>
 800451e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b20      	cmp	r3, #32
 800452a:	f040 8214 	bne.w	8004956 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	2319      	movs	r3, #25
 8004534:	2201      	movs	r2, #1
 8004536:	497b      	ldr	r1, [pc, #492]	@ (8004724 <HAL_I2C_Mem_Read+0x224>)
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f002 f953 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004544:	2302      	movs	r3, #2
 8004546:	e207      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800454e:	2b01      	cmp	r3, #1
 8004550:	d101      	bne.n	8004556 <HAL_I2C_Mem_Read+0x56>
 8004552:	2302      	movs	r3, #2
 8004554:	e200      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b01      	cmp	r3, #1
 800456a:	d007      	beq.n	800457c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0201 	orr.w	r2, r2, #1
 800457a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800458a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2222      	movs	r2, #34	@ 0x22
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2240      	movs	r2, #64	@ 0x40
 8004598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80045ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a5b      	ldr	r2, [pc, #364]	@ (8004728 <HAL_I2C_Mem_Read+0x228>)
 80045bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045be:	88f8      	ldrh	r0, [r7, #6]
 80045c0:	893a      	ldrh	r2, [r7, #8]
 80045c2:	8979      	ldrh	r1, [r7, #10]
 80045c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c6:	9301      	str	r3, [sp, #4]
 80045c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	4603      	mov	r3, r0
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f001 ff78 	bl	80064c4 <I2C_RequestMemoryRead>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e1bc      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d113      	bne.n	800460e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045e6:	2300      	movs	r3, #0
 80045e8:	623b      	str	r3, [r7, #32]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	695b      	ldr	r3, [r3, #20]
 80045f0:	623b      	str	r3, [r7, #32]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	623b      	str	r3, [r7, #32]
 80045fa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800460a:	601a      	str	r2, [r3, #0]
 800460c:	e190      	b.n	8004930 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004612:	2b01      	cmp	r3, #1
 8004614:	d11b      	bne.n	800464e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004624:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004626:	2300      	movs	r3, #0
 8004628:	61fb      	str	r3, [r7, #28]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	61fb      	str	r3, [r7, #28]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	699b      	ldr	r3, [r3, #24]
 8004638:	61fb      	str	r3, [r7, #28]
 800463a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	e170      	b.n	8004930 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004652:	2b02      	cmp	r3, #2
 8004654:	d11b      	bne.n	800468e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004664:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004674:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004676:	2300      	movs	r3, #0
 8004678:	61bb      	str	r3, [r7, #24]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	695b      	ldr	r3, [r3, #20]
 8004680:	61bb      	str	r3, [r7, #24]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	61bb      	str	r3, [r7, #24]
 800468a:	69bb      	ldr	r3, [r7, #24]
 800468c:	e150      	b.n	8004930 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800468e:	2300      	movs	r3, #0
 8004690:	617b      	str	r3, [r7, #20]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	617b      	str	r3, [r7, #20]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	617b      	str	r3, [r7, #20]
 80046a2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80046a4:	e144      	b.n	8004930 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046aa:	2b03      	cmp	r3, #3
 80046ac:	f200 80f1 	bhi.w	8004892 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d123      	bne.n	8004700 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046ba:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f002 fa6d 	bl	8006b9c <I2C_WaitOnRXNEFlagUntilTimeout>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d001      	beq.n	80046cc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e145      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	691a      	ldr	r2, [r3, #16]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d6:	b2d2      	uxtb	r2, r2
 80046d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046de:	1c5a      	adds	r2, r3, #1
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e8:	3b01      	subs	r3, #1
 80046ea:	b29a      	uxth	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	3b01      	subs	r3, #1
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80046fe:	e117      	b.n	8004930 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004704:	2b02      	cmp	r3, #2
 8004706:	d14e      	bne.n	80047a6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800470e:	2200      	movs	r2, #0
 8004710:	4906      	ldr	r1, [pc, #24]	@ (800472c <HAL_I2C_Mem_Read+0x22c>)
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f002 f866 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d008      	beq.n	8004730 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e11a      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
 8004722:	bf00      	nop
 8004724:	00100002 	.word	0x00100002
 8004728:	ffff0000 	.word	0xffff0000
 800472c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800473e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	691a      	ldr	r2, [r3, #16]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474a:	b2d2      	uxtb	r2, r2
 800474c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004752:	1c5a      	adds	r2, r3, #1
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800475c:	3b01      	subs	r3, #1
 800475e:	b29a      	uxth	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004768:	b29b      	uxth	r3, r3
 800476a:	3b01      	subs	r3, #1
 800476c:	b29a      	uxth	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	691a      	ldr	r2, [r3, #16]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477c:	b2d2      	uxtb	r2, r2
 800477e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004784:	1c5a      	adds	r2, r3, #1
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800479a:	b29b      	uxth	r3, r3
 800479c:	3b01      	subs	r3, #1
 800479e:	b29a      	uxth	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047a4:	e0c4      	b.n	8004930 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	9300      	str	r3, [sp, #0]
 80047aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ac:	2200      	movs	r2, #0
 80047ae:	496c      	ldr	r1, [pc, #432]	@ (8004960 <HAL_I2C_Mem_Read+0x460>)
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f002 f817 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e0cb      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	691a      	ldr	r2, [r3, #16]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047da:	b2d2      	uxtb	r2, r2
 80047dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e2:	1c5a      	adds	r2, r3, #1
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047ec:	3b01      	subs	r3, #1
 80047ee:	b29a      	uxth	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004808:	2200      	movs	r2, #0
 800480a:	4955      	ldr	r1, [pc, #340]	@ (8004960 <HAL_I2C_Mem_Read+0x460>)
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f001 ffe9 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d001      	beq.n	800481c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e09d      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	691a      	ldr	r2, [r3, #16]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004848:	3b01      	subs	r3, #1
 800484a:	b29a      	uxth	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004854:	b29b      	uxth	r3, r3
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	691a      	ldr	r2, [r3, #16]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004868:	b2d2      	uxtb	r2, r2
 800486a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004870:	1c5a      	adds	r2, r3, #1
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004886:	b29b      	uxth	r3, r3
 8004888:	3b01      	subs	r3, #1
 800488a:	b29a      	uxth	r2, r3
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004890:	e04e      	b.n	8004930 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004894:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f002 f980 	bl	8006b9c <I2C_WaitOnRXNEFlagUntilTimeout>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e058      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	691a      	ldr	r2, [r3, #16]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	b2d2      	uxtb	r2, r2
 80048b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b8:	1c5a      	adds	r2, r3, #1
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c2:	3b01      	subs	r3, #1
 80048c4:	b29a      	uxth	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	3b01      	subs	r3, #1
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	f003 0304 	and.w	r3, r3, #4
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d124      	bne.n	8004930 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ea:	2b03      	cmp	r3, #3
 80048ec:	d107      	bne.n	80048fe <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048fc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	691a      	ldr	r2, [r3, #16]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004908:	b2d2      	uxtb	r2, r2
 800490a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004910:	1c5a      	adds	r2, r3, #1
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800491a:	3b01      	subs	r3, #1
 800491c:	b29a      	uxth	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004926:	b29b      	uxth	r3, r3
 8004928:	3b01      	subs	r3, #1
 800492a:	b29a      	uxth	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004934:	2b00      	cmp	r3, #0
 8004936:	f47f aeb6 	bne.w	80046a6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2220      	movs	r2, #32
 800493e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	e000      	b.n	8004958 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004956:	2302      	movs	r3, #2
  }
}
 8004958:	4618      	mov	r0, r3
 800495a:	3728      	adds	r7, #40	@ 0x28
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	00010004 	.word	0x00010004

08004964 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b08a      	sub	sp, #40	@ 0x28
 8004968:	af02      	add	r7, sp, #8
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	607a      	str	r2, [r7, #4]
 800496e:	603b      	str	r3, [r7, #0]
 8004970:	460b      	mov	r3, r1
 8004972:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004974:	f7fe f92e 	bl	8002bd4 <HAL_GetTick>
 8004978:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800497a:	2300      	movs	r3, #0
 800497c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b20      	cmp	r3, #32
 8004988:	f040 8111 	bne.w	8004bae <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	9300      	str	r3, [sp, #0]
 8004990:	2319      	movs	r3, #25
 8004992:	2201      	movs	r2, #1
 8004994:	4988      	ldr	r1, [pc, #544]	@ (8004bb8 <HAL_I2C_IsDeviceReady+0x254>)
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f001 ff24 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d001      	beq.n	80049a6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80049a2:	2302      	movs	r3, #2
 80049a4:	e104      	b.n	8004bb0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_I2C_IsDeviceReady+0x50>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e0fd      	b.n	8004bb0 <HAL_I2C_IsDeviceReady+0x24c>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d007      	beq.n	80049da <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f042 0201 	orr.w	r2, r2, #1
 80049d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2224      	movs	r2, #36	@ 0x24
 80049ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4a70      	ldr	r2, [pc, #448]	@ (8004bbc <HAL_I2C_IsDeviceReady+0x258>)
 80049fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a0c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f001 fee2 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00d      	beq.n	8004a42 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a34:	d103      	bne.n	8004a3e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a3c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e0b6      	b.n	8004bb0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a42:	897b      	ldrh	r3, [r7, #10]
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	461a      	mov	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a50:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004a52:	f7fe f8bf 	bl	8002bd4 <HAL_GetTick>
 8004a56:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	bf0c      	ite	eq
 8004a66:	2301      	moveq	r3, #1
 8004a68:	2300      	movne	r3, #0
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a7c:	bf0c      	ite	eq
 8004a7e:	2301      	moveq	r3, #1
 8004a80:	2300      	movne	r3, #0
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004a86:	e025      	b.n	8004ad4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a88:	f7fe f8a4 	bl	8002bd4 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d302      	bcc.n	8004a9e <HAL_I2C_IsDeviceReady+0x13a>
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d103      	bne.n	8004aa6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	22a0      	movs	r2, #160	@ 0xa0
 8004aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	695b      	ldr	r3, [r3, #20]
 8004aac:	f003 0302 	and.w	r3, r3, #2
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	bf0c      	ite	eq
 8004ab4:	2301      	moveq	r3, #1
 8004ab6:	2300      	movne	r3, #0
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aca:	bf0c      	ite	eq
 8004acc:	2301      	moveq	r3, #1
 8004ace:	2300      	movne	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2ba0      	cmp	r3, #160	@ 0xa0
 8004ade:	d005      	beq.n	8004aec <HAL_I2C_IsDeviceReady+0x188>
 8004ae0:	7dfb      	ldrb	r3, [r7, #23]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d102      	bne.n	8004aec <HAL_I2C_IsDeviceReady+0x188>
 8004ae6:	7dbb      	ldrb	r3, [r7, #22]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0cd      	beq.n	8004a88 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2220      	movs	r2, #32
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d129      	bne.n	8004b56 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b10:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b12:	2300      	movs	r3, #0
 8004b14:	613b      	str	r3, [r7, #16]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	695b      	ldr	r3, [r3, #20]
 8004b1c:	613b      	str	r3, [r7, #16]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	699b      	ldr	r3, [r3, #24]
 8004b24:	613b      	str	r3, [r7, #16]
 8004b26:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	2319      	movs	r3, #25
 8004b2e:	2201      	movs	r2, #1
 8004b30:	4921      	ldr	r1, [pc, #132]	@ (8004bb8 <HAL_I2C_IsDeviceReady+0x254>)
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f001 fe56 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e036      	b.n	8004bb0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2220      	movs	r2, #32
 8004b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004b52:	2300      	movs	r3, #0
 8004b54:	e02c      	b.n	8004bb0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b64:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b6e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	2319      	movs	r3, #25
 8004b76:	2201      	movs	r2, #1
 8004b78:	490f      	ldr	r1, [pc, #60]	@ (8004bb8 <HAL_I2C_IsDeviceReady+0x254>)
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f001 fe32 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e012      	b.n	8004bb0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004b90:	69ba      	ldr	r2, [r7, #24]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	f4ff af32 	bcc.w	80049fe <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e000      	b.n	8004bb0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004bae:	2302      	movs	r3, #2
  }
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3720      	adds	r7, #32
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	00100002 	.word	0x00100002
 8004bbc:	ffff0000 	.word	0xffff0000

08004bc0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b088      	sub	sp, #32
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004be0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004be8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004bea:	7bfb      	ldrb	r3, [r7, #15]
 8004bec:	2b10      	cmp	r3, #16
 8004bee:	d003      	beq.n	8004bf8 <HAL_I2C_EV_IRQHandler+0x38>
 8004bf0:	7bfb      	ldrb	r3, [r7, #15]
 8004bf2:	2b40      	cmp	r3, #64	@ 0x40
 8004bf4:	f040 80b1 	bne.w	8004d5a <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f003 0301 	and.w	r3, r3, #1
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d10d      	bne.n	8004c2e <HAL_I2C_EV_IRQHandler+0x6e>
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004c18:	d003      	beq.n	8004c22 <HAL_I2C_EV_IRQHandler+0x62>
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004c20:	d101      	bne.n	8004c26 <HAL_I2C_EV_IRQHandler+0x66>
 8004c22:	2301      	movs	r3, #1
 8004c24:	e000      	b.n	8004c28 <HAL_I2C_EV_IRQHandler+0x68>
 8004c26:	2300      	movs	r3, #0
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	f000 8114 	beq.w	8004e56 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00b      	beq.n	8004c50 <HAL_I2C_EV_IRQHandler+0x90>
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d006      	beq.n	8004c50 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f002 f836 	bl	8006cb4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 fd88 	bl	800575e <I2C_Master_SB>
 8004c4e:	e083      	b.n	8004d58 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	f003 0308 	and.w	r3, r3, #8
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d008      	beq.n	8004c6c <HAL_I2C_EV_IRQHandler+0xac>
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d003      	beq.n	8004c6c <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 fe00 	bl	800586a <I2C_Master_ADD10>
 8004c6a:	e075      	b.n	8004d58 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d008      	beq.n	8004c88 <HAL_I2C_EV_IRQHandler+0xc8>
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d003      	beq.n	8004c88 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 fe1c 	bl	80058be <I2C_Master_ADDR>
 8004c86:	e067      	b.n	8004d58 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	f003 0304 	and.w	r3, r3, #4
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d036      	beq.n	8004d00 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ca0:	f000 80db 	beq.w	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00d      	beq.n	8004cca <HAL_I2C_EV_IRQHandler+0x10a>
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d008      	beq.n	8004cca <HAL_I2C_EV_IRQHandler+0x10a>
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	f003 0304 	and.w	r3, r3, #4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d103      	bne.n	8004cca <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f9e4 	bl	8005090 <I2C_MasterTransmit_TXE>
 8004cc8:	e046      	b.n	8004d58 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	f003 0304 	and.w	r3, r3, #4
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f000 80c2 	beq.w	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 80bc 	beq.w	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004ce2:	7bbb      	ldrb	r3, [r7, #14]
 8004ce4:	2b21      	cmp	r3, #33	@ 0x21
 8004ce6:	d103      	bne.n	8004cf0 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 fa6d 	bl	80051c8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cee:	e0b4      	b.n	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
 8004cf2:	2b40      	cmp	r3, #64	@ 0x40
 8004cf4:	f040 80b1 	bne.w	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fadb 	bl	80052b4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cfe:	e0ac      	b.n	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d0e:	f000 80a4 	beq.w	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00d      	beq.n	8004d38 <HAL_I2C_EV_IRQHandler+0x178>
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d008      	beq.n	8004d38 <HAL_I2C_EV_IRQHandler+0x178>
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d103      	bne.n	8004d38 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 fb57 	bl	80053e4 <I2C_MasterReceive_RXNE>
 8004d36:	e00f      	b.n	8004d58 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	f003 0304 	and.w	r3, r3, #4
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f000 808b 	beq.w	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 8085 	beq.w	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fc0f 	bl	8005574 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d56:	e080      	b.n	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
 8004d58:	e07f      	b.n	8004e5a <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d004      	beq.n	8004d6c <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	61fb      	str	r3, [r7, #28]
 8004d6a:	e007      	b.n	8004d7c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d011      	beq.n	8004daa <HAL_I2C_EV_IRQHandler+0x1ea>
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00c      	beq.n	8004daa <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004da0:	69b9      	ldr	r1, [r7, #24]
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 ffda 	bl	8005d5c <I2C_Slave_ADDR>
 8004da8:	e05a      	b.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	f003 0310 	and.w	r3, r3, #16
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d008      	beq.n	8004dc6 <HAL_I2C_EV_IRQHandler+0x206>
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d003      	beq.n	8004dc6 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f001 f814 	bl	8005dec <I2C_Slave_STOPF>
 8004dc4:	e04c      	b.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004dc6:	7bbb      	ldrb	r3, [r7, #14]
 8004dc8:	2b21      	cmp	r3, #33	@ 0x21
 8004dca:	d002      	beq.n	8004dd2 <HAL_I2C_EV_IRQHandler+0x212>
 8004dcc:	7bbb      	ldrb	r3, [r7, #14]
 8004dce:	2b29      	cmp	r3, #41	@ 0x29
 8004dd0:	d120      	bne.n	8004e14 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00d      	beq.n	8004df8 <HAL_I2C_EV_IRQHandler+0x238>
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d008      	beq.n	8004df8 <HAL_I2C_EV_IRQHandler+0x238>
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	f003 0304 	and.w	r3, r3, #4
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d103      	bne.n	8004df8 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 fef5 	bl	8005be0 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004df6:	e032      	b.n	8004e5e <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d02d      	beq.n	8004e5e <HAL_I2C_EV_IRQHandler+0x29e>
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d028      	beq.n	8004e5e <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 ff24 	bl	8005c5a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e12:	e024      	b.n	8004e5e <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00d      	beq.n	8004e3a <HAL_I2C_EV_IRQHandler+0x27a>
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <HAL_I2C_EV_IRQHandler+0x27a>
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	f003 0304 	and.w	r3, r3, #4
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d103      	bne.n	8004e3a <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 ff32 	bl	8005c9c <I2C_SlaveReceive_RXNE>
 8004e38:	e012      	b.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00d      	beq.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d008      	beq.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 ff62 	bl	8005d18 <I2C_SlaveReceive_BTF>
 8004e54:	e004      	b.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8004e56:	bf00      	nop
 8004e58:	e002      	b.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e5a:	bf00      	nop
 8004e5c:	e000      	b.n	8004e60 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e5e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004e60:	3720      	adds	r7, #32
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b08a      	sub	sp, #40	@ 0x28
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e88:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004e8a:	6a3b      	ldr	r3, [r7, #32]
 8004e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00d      	beq.n	8004eb0 <HAL_I2C_ER_IRQHandler+0x4a>
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d008      	beq.n	8004eb0 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea0:	f043 0301 	orr.w	r3, r3, #1
 8004ea4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004eae:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004eb0:	6a3b      	ldr	r3, [r7, #32]
 8004eb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00d      	beq.n	8004ed6 <HAL_I2C_ER_IRQHandler+0x70>
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d008      	beq.n	8004ed6 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec6:	f043 0302 	orr.w	r3, r3, #2
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004ed4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d03e      	beq.n	8004f5e <HAL_I2C_ER_IRQHandler+0xf8>
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d039      	beq.n	8004f5e <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8004eea:	7efb      	ldrb	r3, [r7, #27]
 8004eec:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004efc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f02:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004f04:	7ebb      	ldrb	r3, [r7, #26]
 8004f06:	2b20      	cmp	r3, #32
 8004f08:	d112      	bne.n	8004f30 <HAL_I2C_ER_IRQHandler+0xca>
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10f      	bne.n	8004f30 <HAL_I2C_ER_IRQHandler+0xca>
 8004f10:	7cfb      	ldrb	r3, [r7, #19]
 8004f12:	2b21      	cmp	r3, #33	@ 0x21
 8004f14:	d008      	beq.n	8004f28 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004f16:	7cfb      	ldrb	r3, [r7, #19]
 8004f18:	2b29      	cmp	r3, #41	@ 0x29
 8004f1a:	d005      	beq.n	8004f28 <HAL_I2C_ER_IRQHandler+0xc2>
 8004f1c:	7cfb      	ldrb	r3, [r7, #19]
 8004f1e:	2b28      	cmp	r3, #40	@ 0x28
 8004f20:	d106      	bne.n	8004f30 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2b21      	cmp	r3, #33	@ 0x21
 8004f26:	d103      	bne.n	8004f30 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f001 f88f 	bl	800604c <I2C_Slave_AF>
 8004f2e:	e016      	b.n	8004f5e <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f38:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	f043 0304 	orr.w	r3, r3, #4
 8004f40:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f42:	7efb      	ldrb	r3, [r7, #27]
 8004f44:	2b10      	cmp	r3, #16
 8004f46:	d002      	beq.n	8004f4e <HAL_I2C_ER_IRQHandler+0xe8>
 8004f48:	7efb      	ldrb	r3, [r7, #27]
 8004f4a:	2b40      	cmp	r3, #64	@ 0x40
 8004f4c:	d107      	bne.n	8004f5e <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f5c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00d      	beq.n	8004f84 <HAL_I2C_ER_IRQHandler+0x11e>
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d008      	beq.n	8004f84 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	f043 0308 	orr.w	r3, r3, #8
 8004f78:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004f82:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d008      	beq.n	8004f9c <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	431a      	orrs	r2, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f001 f8cc 	bl	8006134 <I2C_ITError>
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	3728      	adds	r7, #40	@ 0x28
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004fe8:	bf00      	nop
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	70fb      	strb	r3, [r7, #3]
 8005000:	4613      	mov	r3, r2
 8005002:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005082:	b2db      	uxtb	r3, r3
}
 8005084:	4618      	mov	r0, r3
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800509e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050a6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ac:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d150      	bne.n	8005158 <I2C_MasterTransmit_TXE+0xc8>
 80050b6:	7bfb      	ldrb	r3, [r7, #15]
 80050b8:	2b21      	cmp	r3, #33	@ 0x21
 80050ba:	d14d      	bne.n	8005158 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	2b08      	cmp	r3, #8
 80050c0:	d01d      	beq.n	80050fe <I2C_MasterTransmit_TXE+0x6e>
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2b20      	cmp	r3, #32
 80050c6:	d01a      	beq.n	80050fe <I2C_MasterTransmit_TXE+0x6e>
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050ce:	d016      	beq.n	80050fe <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050de:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2211      	movs	r2, #17
 80050e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2220      	movs	r2, #32
 80050f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f7ff ff54 	bl	8004fa4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050fc:	e060      	b.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	685a      	ldr	r2, [r3, #4]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800510c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800511c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2220      	movs	r2, #32
 8005128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b40      	cmp	r3, #64	@ 0x40
 8005136:	d107      	bne.n	8005148 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f7ff ff6f 	bl	8005024 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005146:	e03b      	b.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7ff ff27 	bl	8004fa4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005156:	e033      	b.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005158:	7bfb      	ldrb	r3, [r7, #15]
 800515a:	2b21      	cmp	r3, #33	@ 0x21
 800515c:	d005      	beq.n	800516a <I2C_MasterTransmit_TXE+0xda>
 800515e:	7bbb      	ldrb	r3, [r7, #14]
 8005160:	2b40      	cmp	r3, #64	@ 0x40
 8005162:	d12d      	bne.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005164:	7bfb      	ldrb	r3, [r7, #15]
 8005166:	2b22      	cmp	r3, #34	@ 0x22
 8005168:	d12a      	bne.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	d108      	bne.n	8005186 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005182:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005184:	e01c      	b.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b40      	cmp	r3, #64	@ 0x40
 8005190:	d103      	bne.n	800519a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f88e 	bl	80052b4 <I2C_MemoryTransmit_TXE_BTF>
}
 8005198:	e012      	b.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519e:	781a      	ldrb	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80051be:	e7ff      	b.n	80051c0 <I2C_MasterTransmit_TXE+0x130>
 80051c0:	bf00      	nop
 80051c2:	3710      	adds	r7, #16
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2b21      	cmp	r3, #33	@ 0x21
 80051e0:	d164      	bne.n	80052ac <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d012      	beq.n	8005212 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	781a      	ldrb	r2, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	1c5a      	adds	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005206:	b29b      	uxth	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	b29a      	uxth	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005210:	e04c      	b.n	80052ac <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2b08      	cmp	r3, #8
 8005216:	d01d      	beq.n	8005254 <I2C_MasterTransmit_BTF+0x8c>
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2b20      	cmp	r3, #32
 800521c:	d01a      	beq.n	8005254 <I2C_MasterTransmit_BTF+0x8c>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005224:	d016      	beq.n	8005254 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005234:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2211      	movs	r2, #17
 800523a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f7ff fea9 	bl	8004fa4 <HAL_I2C_MasterTxCpltCallback>
}
 8005252:	e02b      	b.n	80052ac <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005262:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005272:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2220      	movs	r2, #32
 800527e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b40      	cmp	r3, #64	@ 0x40
 800528c:	d107      	bne.n	800529e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f7ff fec4 	bl	8005024 <HAL_I2C_MemTxCpltCallback>
}
 800529c:	e006      	b.n	80052ac <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7ff fe7c 	bl	8004fa4 <HAL_I2C_MasterTxCpltCallback>
}
 80052ac:	bf00      	nop
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052c2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d11d      	bne.n	8005308 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d10b      	bne.n	80052ec <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052e4:	1c9a      	adds	r2, r3, #2
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80052ea:	e077      	b.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	121b      	asrs	r3, r3, #8
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005300:	1c5a      	adds	r2, r3, #1
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005306:	e069      	b.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800530c:	2b01      	cmp	r3, #1
 800530e:	d10b      	bne.n	8005328 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005314:	b2da      	uxtb	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005320:	1c5a      	adds	r2, r3, #1
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005326:	e059      	b.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800532c:	2b02      	cmp	r3, #2
 800532e:	d152      	bne.n	80053d6 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005330:	7bfb      	ldrb	r3, [r7, #15]
 8005332:	2b22      	cmp	r3, #34	@ 0x22
 8005334:	d10d      	bne.n	8005352 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005344:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005350:	e044      	b.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d015      	beq.n	8005388 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800535c:	7bfb      	ldrb	r3, [r7, #15]
 800535e:	2b21      	cmp	r3, #33	@ 0x21
 8005360:	d112      	bne.n	8005388 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005366:	781a      	ldrb	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537c:	b29b      	uxth	r3, r3
 800537e:	3b01      	subs	r3, #1
 8005380:	b29a      	uxth	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005386:	e029      	b.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d124      	bne.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005392:	7bfb      	ldrb	r3, [r7, #15]
 8005394:	2b21      	cmp	r3, #33	@ 0x21
 8005396:	d121      	bne.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80053a6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053b6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2220      	movs	r2, #32
 80053c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7ff fe28 	bl	8005024 <HAL_I2C_MemTxCpltCallback>
}
 80053d4:	e002      	b.n	80053dc <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f7fe ff82 	bl	80042e0 <I2C_Flush_DR>
}
 80053dc:	bf00      	nop
 80053de:	3710      	adds	r7, #16
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b22      	cmp	r3, #34	@ 0x22
 80053f6:	f040 80b9 	bne.w	800556c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053fe:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005404:	b29b      	uxth	r3, r3
 8005406:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b03      	cmp	r3, #3
 800540c:	d921      	bls.n	8005452 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	691a      	ldr	r2, [r3, #16]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542a:	b29b      	uxth	r3, r3
 800542c:	3b01      	subs	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005438:	b29b      	uxth	r3, r3
 800543a:	2b03      	cmp	r3, #3
 800543c:	f040 8096 	bne.w	800556c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	685a      	ldr	r2, [r3, #4]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800544e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005450:	e08c      	b.n	800556c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005456:	2b02      	cmp	r3, #2
 8005458:	d07f      	beq.n	800555a <I2C_MasterReceive_RXNE+0x176>
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	2b01      	cmp	r3, #1
 800545e:	d002      	beq.n	8005466 <I2C_MasterReceive_RXNE+0x82>
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d179      	bne.n	800555a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f001 fb66 	bl	8006b38 <I2C_WaitOnSTOPRequestThroughIT>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d14c      	bne.n	800550c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005480:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	685a      	ldr	r2, [r3, #4]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005490:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2220      	movs	r2, #32
 80054bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b40      	cmp	r3, #64	@ 0x40
 80054ca:	d10a      	bne.n	80054e2 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7ff fdac 	bl	8005038 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80054e0:	e044      	b.n	800556c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d002      	beq.n	80054f6 <I2C_MasterReceive_RXNE+0x112>
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2b20      	cmp	r3, #32
 80054f4:	d103      	bne.n	80054fe <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80054fc:	e002      	b.n	8005504 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2212      	movs	r2, #18
 8005502:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f7ff fd57 	bl	8004fb8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800550a:	e02f      	b.n	800556c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800551a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	691a      	ldr	r2, [r3, #16]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005526:	b2d2      	uxtb	r2, r2
 8005528:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552e:	1c5a      	adds	r2, r3, #1
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005538:	b29b      	uxth	r3, r3
 800553a:	3b01      	subs	r3, #1
 800553c:	b29a      	uxth	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2220      	movs	r2, #32
 8005546:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f7ff fd7a 	bl	800504c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005558:	e008      	b.n	800556c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005568:	605a      	str	r2, [r3, #4]
}
 800556a:	e7ff      	b.n	800556c <I2C_MasterReceive_RXNE+0x188>
 800556c:	bf00      	nop
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005580:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005586:	b29b      	uxth	r3, r3
 8005588:	2b04      	cmp	r3, #4
 800558a:	d11b      	bne.n	80055c4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800559a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	691a      	ldr	r2, [r3, #16]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ae:	1c5a      	adds	r2, r3, #1
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	3b01      	subs	r3, #1
 80055bc:	b29a      	uxth	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80055c2:	e0c8      	b.n	8005756 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	2b03      	cmp	r3, #3
 80055cc:	d129      	bne.n	8005622 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055dc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2b04      	cmp	r3, #4
 80055e2:	d00a      	beq.n	80055fa <I2C_MasterReceive_BTF+0x86>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d007      	beq.n	80055fa <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055f8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005604:	b2d2      	uxtb	r2, r2
 8005606:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560c:	1c5a      	adds	r2, r3, #1
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005616:	b29b      	uxth	r3, r3
 8005618:	3b01      	subs	r3, #1
 800561a:	b29a      	uxth	r2, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005620:	e099      	b.n	8005756 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005626:	b29b      	uxth	r3, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	f040 8081 	bne.w	8005730 <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d002      	beq.n	800563a <I2C_MasterReceive_BTF+0xc6>
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b10      	cmp	r3, #16
 8005638:	d108      	bne.n	800564c <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005648:	601a      	str	r2, [r3, #0]
 800564a:	e019      	b.n	8005680 <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2b04      	cmp	r3, #4
 8005650:	d002      	beq.n	8005658 <I2C_MasterReceive_BTF+0xe4>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2b02      	cmp	r3, #2
 8005656:	d108      	bne.n	800566a <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005666:	601a      	str	r2, [r3, #0]
 8005668:	e00a      	b.n	8005680 <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2b10      	cmp	r3, #16
 800566e:	d007      	beq.n	8005680 <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800567e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	691a      	ldr	r2, [r3, #16]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800568a:	b2d2      	uxtb	r2, r2
 800568c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005692:	1c5a      	adds	r2, r3, #1
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800569c:	b29b      	uxth	r3, r3
 800569e:	3b01      	subs	r3, #1
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	691a      	ldr	r2, [r3, #16]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b8:	1c5a      	adds	r2, r3, #1
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80056da:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2220      	movs	r2, #32
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	2b40      	cmp	r3, #64	@ 0x40
 80056ee:	d10a      	bne.n	8005706 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7ff fc9a 	bl	8005038 <HAL_I2C_MemRxCpltCallback>
}
 8005704:	e027      	b.n	8005756 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2b08      	cmp	r3, #8
 8005712:	d002      	beq.n	800571a <I2C_MasterReceive_BTF+0x1a6>
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2b20      	cmp	r3, #32
 8005718:	d103      	bne.n	8005722 <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2200      	movs	r2, #0
 800571e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005720:	e002      	b.n	8005728 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2212      	movs	r2, #18
 8005726:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7ff fc45 	bl	8004fb8 <HAL_I2C_MasterRxCpltCallback>
}
 800572e:	e012      	b.n	8005756 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	691a      	ldr	r2, [r3, #16]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573a:	b2d2      	uxtb	r2, r2
 800573c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800574c:	b29b      	uxth	r3, r3
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005756:	bf00      	nop
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800575e:	b480      	push	{r7}
 8005760:	b083      	sub	sp, #12
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b40      	cmp	r3, #64	@ 0x40
 8005770:	d117      	bne.n	80057a2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005776:	2b00      	cmp	r3, #0
 8005778:	d109      	bne.n	800578e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577e:	b2db      	uxtb	r3, r3
 8005780:	461a      	mov	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800578a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800578c:	e067      	b.n	800585e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005792:	b2db      	uxtb	r3, r3
 8005794:	f043 0301 	orr.w	r3, r3, #1
 8005798:	b2da      	uxtb	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	611a      	str	r2, [r3, #16]
}
 80057a0:	e05d      	b.n	800585e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057aa:	d133      	bne.n	8005814 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	2b21      	cmp	r3, #33	@ 0x21
 80057b6:	d109      	bne.n	80057cc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	461a      	mov	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80057c8:	611a      	str	r2, [r3, #16]
 80057ca:	e008      	b.n	80057de <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	f043 0301 	orr.w	r3, r3, #1
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d004      	beq.n	80057f0 <I2C_Master_SB+0x92>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d108      	bne.n	8005802 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d032      	beq.n	800585e <I2C_Master_SB+0x100>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d02d      	beq.n	800585e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	685a      	ldr	r2, [r3, #4]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005810:	605a      	str	r2, [r3, #4]
}
 8005812:	e024      	b.n	800585e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005818:	2b00      	cmp	r3, #0
 800581a:	d10e      	bne.n	800583a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005820:	b29b      	uxth	r3, r3
 8005822:	11db      	asrs	r3, r3, #7
 8005824:	b2db      	uxtb	r3, r3
 8005826:	f003 0306 	and.w	r3, r3, #6
 800582a:	b2db      	uxtb	r3, r3
 800582c:	f063 030f 	orn	r3, r3, #15
 8005830:	b2da      	uxtb	r2, r3
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	611a      	str	r2, [r3, #16]
}
 8005838:	e011      	b.n	800585e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800583e:	2b01      	cmp	r3, #1
 8005840:	d10d      	bne.n	800585e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005846:	b29b      	uxth	r3, r3
 8005848:	11db      	asrs	r3, r3, #7
 800584a:	b2db      	uxtb	r3, r3
 800584c:	f003 0306 	and.w	r3, r3, #6
 8005850:	b2db      	uxtb	r3, r3
 8005852:	f063 030e 	orn	r3, r3, #14
 8005856:	b2da      	uxtb	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	611a      	str	r2, [r3, #16]
}
 800585e:	bf00      	nop
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr

0800586a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800586a:	b480      	push	{r7}
 800586c:	b083      	sub	sp, #12
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005876:	b2da      	uxtb	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005882:	2b00      	cmp	r3, #0
 8005884:	d004      	beq.n	8005890 <I2C_Master_ADD10+0x26>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800588a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800588c:	2b00      	cmp	r3, #0
 800588e:	d108      	bne.n	80058a2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00c      	beq.n	80058b2 <I2C_Master_ADD10+0x48>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d007      	beq.n	80058b2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058b0:	605a      	str	r2, [r3, #4]
  }
}
 80058b2:	bf00      	nop
 80058b4:	370c      	adds	r7, #12
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80058be:	b480      	push	{r7}
 80058c0:	b091      	sub	sp, #68	@ 0x44
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058da:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b22      	cmp	r3, #34	@ 0x22
 80058e6:	f040 8169 	bne.w	8005bbc <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10f      	bne.n	8005912 <I2C_Master_ADDR+0x54>
 80058f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80058f6:	2b40      	cmp	r3, #64	@ 0x40
 80058f8:	d10b      	bne.n	8005912 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058fa:	2300      	movs	r3, #0
 80058fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	695b      	ldr	r3, [r3, #20]
 8005904:	633b      	str	r3, [r7, #48]	@ 0x30
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	633b      	str	r3, [r7, #48]	@ 0x30
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	e160      	b.n	8005bd4 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005916:	2b00      	cmp	r3, #0
 8005918:	d11d      	bne.n	8005956 <I2C_Master_ADDR+0x98>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005922:	d118      	bne.n	8005956 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005924:	2300      	movs	r3, #0
 8005926:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	695b      	ldr	r3, [r3, #20]
 800592e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005948:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	651a      	str	r2, [r3, #80]	@ 0x50
 8005954:	e13e      	b.n	8005bd4 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800595a:	b29b      	uxth	r3, r3
 800595c:	2b00      	cmp	r3, #0
 800595e:	d113      	bne.n	8005988 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005960:	2300      	movs	r3, #0
 8005962:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005974:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	e115      	b.n	8005bb4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800598c:	b29b      	uxth	r3, r3
 800598e:	2b01      	cmp	r3, #1
 8005990:	f040 808a 	bne.w	8005aa8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005996:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800599a:	d137      	bne.n	8005a0c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059aa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059ba:	d113      	bne.n	80059e4 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059ca:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059cc:	2300      	movs	r3, #0
 80059ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699b      	ldr	r3, [r3, #24]
 80059de:	627b      	str	r3, [r7, #36]	@ 0x24
 80059e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e2:	e0e7      	b.n	8005bb4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059e4:	2300      	movs	r3, #0
 80059e6:	623b      	str	r3, [r7, #32]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	623b      	str	r3, [r7, #32]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	623b      	str	r3, [r7, #32]
 80059f8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a08:	601a      	str	r2, [r3, #0]
 8005a0a:	e0d3      	b.n	8005bb4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005a0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a0e:	2b08      	cmp	r3, #8
 8005a10:	d02e      	beq.n	8005a70 <I2C_Master_ADDR+0x1b2>
 8005a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a14:	2b20      	cmp	r3, #32
 8005a16:	d02b      	beq.n	8005a70 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a1a:	2b12      	cmp	r3, #18
 8005a1c:	d102      	bne.n	8005a24 <I2C_Master_ADDR+0x166>
 8005a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d125      	bne.n	8005a70 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a26:	2b04      	cmp	r3, #4
 8005a28:	d00e      	beq.n	8005a48 <I2C_Master_ADDR+0x18a>
 8005a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d00b      	beq.n	8005a48 <I2C_Master_ADDR+0x18a>
 8005a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a32:	2b10      	cmp	r3, #16
 8005a34:	d008      	beq.n	8005a48 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a44:	601a      	str	r2, [r3, #0]
 8005a46:	e007      	b.n	8005a58 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005a56:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a58:	2300      	movs	r3, #0
 8005a5a:	61fb      	str	r3, [r7, #28]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	61fb      	str	r3, [r7, #28]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	61fb      	str	r3, [r7, #28]
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	e0a1      	b.n	8005bb4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a7e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a80:	2300      	movs	r3, #0
 8005a82:	61bb      	str	r3, [r7, #24]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	695b      	ldr	r3, [r3, #20]
 8005a8a:	61bb      	str	r3, [r7, #24]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	61bb      	str	r3, [r7, #24]
 8005a94:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	e085      	b.n	8005bb4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d14d      	bne.n	8005b4e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab4:	2b04      	cmp	r3, #4
 8005ab6:	d016      	beq.n	8005ae6 <I2C_Master_ADDR+0x228>
 8005ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d013      	beq.n	8005ae6 <I2C_Master_ADDR+0x228>
 8005abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac0:	2b10      	cmp	r3, #16
 8005ac2:	d010      	beq.n	8005ae6 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ad2:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ae2:	601a      	str	r2, [r3, #0]
 8005ae4:	e007      	b.n	8005af6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005af4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b04:	d117      	bne.n	8005b36 <I2C_Master_ADDR+0x278>
 8005b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b0c:	d00b      	beq.n	8005b26 <I2C_Master_ADDR+0x268>
 8005b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d008      	beq.n	8005b26 <I2C_Master_ADDR+0x268>
 8005b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b16:	2b08      	cmp	r3, #8
 8005b18:	d005      	beq.n	8005b26 <I2C_Master_ADDR+0x268>
 8005b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1c:	2b10      	cmp	r3, #16
 8005b1e:	d002      	beq.n	8005b26 <I2C_Master_ADDR+0x268>
 8005b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b22:	2b20      	cmp	r3, #32
 8005b24:	d107      	bne.n	8005b36 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685a      	ldr	r2, [r3, #4]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b34:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b36:	2300      	movs	r3, #0
 8005b38:	617b      	str	r3, [r7, #20]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	617b      	str	r3, [r7, #20]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	617b      	str	r3, [r7, #20]
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	e032      	b.n	8005bb4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b5c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b6c:	d117      	bne.n	8005b9e <I2C_Master_ADDR+0x2e0>
 8005b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b70:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b74:	d00b      	beq.n	8005b8e <I2C_Master_ADDR+0x2d0>
 8005b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d008      	beq.n	8005b8e <I2C_Master_ADDR+0x2d0>
 8005b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7e:	2b08      	cmp	r3, #8
 8005b80:	d005      	beq.n	8005b8e <I2C_Master_ADDR+0x2d0>
 8005b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b84:	2b10      	cmp	r3, #16
 8005b86:	d002      	beq.n	8005b8e <I2C_Master_ADDR+0x2d0>
 8005b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8a:	2b20      	cmp	r3, #32
 8005b8c:	d107      	bne.n	8005b9e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	685a      	ldr	r2, [r3, #4]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b9c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	613b      	str	r3, [r7, #16]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	613b      	str	r3, [r7, #16]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	613b      	str	r3, [r7, #16]
 8005bb2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005bba:	e00b      	b.n	8005bd4 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	60fb      	str	r3, [r7, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699b      	ldr	r3, [r3, #24]
 8005bce:	60fb      	str	r3, [r7, #12]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
}
 8005bd2:	e7ff      	b.n	8005bd4 <I2C_Master_ADDR+0x316>
 8005bd4:	bf00      	nop
 8005bd6:	3744      	adds	r7, #68	@ 0x44
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d02b      	beq.n	8005c52 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	781a      	ldrb	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d114      	bne.n	8005c52 <I2C_SlaveTransmit_TXE+0x72>
 8005c28:	7bfb      	ldrb	r3, [r7, #15]
 8005c2a:	2b29      	cmp	r3, #41	@ 0x29
 8005c2c:	d111      	bne.n	8005c52 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685a      	ldr	r2, [r3, #4]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c3c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2221      	movs	r2, #33	@ 0x21
 8005c42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2228      	movs	r2, #40	@ 0x28
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f7ff f9bd 	bl	8004fcc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005c52:	bf00      	nop
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d011      	beq.n	8005c90 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	781a      	ldrb	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7c:	1c5a      	adds	r2, r3, #1
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005caa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d02c      	beq.n	8005d10 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	691a      	ldr	r2, [r3, #16]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	b2d2      	uxtb	r2, r2
 8005cc2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d114      	bne.n	8005d10 <I2C_SlaveReceive_RXNE+0x74>
 8005ce6:	7bfb      	ldrb	r3, [r7, #15]
 8005ce8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cea:	d111      	bne.n	8005d10 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	685a      	ldr	r2, [r3, #4]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cfa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2222      	movs	r2, #34	@ 0x22
 8005d00:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2228      	movs	r2, #40	@ 0x28
 8005d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7ff f968 	bl	8004fe0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005d10:	bf00      	nop
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d012      	beq.n	8005d50 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	691a      	ldr	r2, [r3, #16]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d34:	b2d2      	uxtb	r2, r2
 8005d36:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3c:	1c5a      	adds	r2, r3, #1
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005d66:	2300      	movs	r3, #0
 8005d68:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005d76:	2b28      	cmp	r3, #40	@ 0x28
 8005d78:	d125      	bne.n	8005dc6 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	685a      	ldr	r2, [r3, #4]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d88:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	f003 0304 	and.w	r3, r3, #4
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d101      	bne.n	8005d98 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005d94:	2301      	movs	r3, #1
 8005d96:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d103      	bne.n	8005daa <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	81bb      	strh	r3, [r7, #12]
 8005da8:	e002      	b.n	8005db0 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005db8:	89ba      	ldrh	r2, [r7, #12]
 8005dba:	7bfb      	ldrb	r3, [r7, #15]
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7ff f918 	bl	8004ff4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005dc4:	e00e      	b.n	8005de4 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	60bb      	str	r3, [r7, #8]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	695b      	ldr	r3, [r3, #20]
 8005dd0:	60bb      	str	r3, [r7, #8]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	699b      	ldr	r3, [r3, #24]
 8005dd8:	60bb      	str	r3, [r7, #8]
 8005dda:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005de4:	bf00      	nop
 8005de6:	3710      	adds	r7, #16
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dfa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e0a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	60bb      	str	r3, [r7, #8]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	60bb      	str	r3, [r7, #8]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f042 0201 	orr.w	r2, r2, #1
 8005e26:	601a      	str	r2, [r3, #0]
 8005e28:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e38:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e48:	d172      	bne.n	8005f30 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005e4a:	7bfb      	ldrb	r3, [r7, #15]
 8005e4c:	2b22      	cmp	r3, #34	@ 0x22
 8005e4e:	d002      	beq.n	8005e56 <I2C_Slave_STOPF+0x6a>
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e54:	d135      	bne.n	8005ec2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d005      	beq.n	8005e7a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e72:	f043 0204 	orr.w	r2, r3, #4
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e88:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f7fd fe6a 	bl	8003b68 <HAL_DMA_GetState>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d049      	beq.n	8005f2e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e9e:	4a69      	ldr	r2, [pc, #420]	@ (8006044 <I2C_Slave_STOPF+0x258>)
 8005ea0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fd fcb2 	bl	8003810 <HAL_DMA_Abort_IT>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d03d      	beq.n	8005f2e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005ebc:	4610      	mov	r0, r2
 8005ebe:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ec0:	e035      	b.n	8005f2e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	b29a      	uxth	r2, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d005      	beq.n	8005ee6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ede:	f043 0204 	orr.w	r2, r3, #4
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	685a      	ldr	r2, [r3, #4]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ef4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7fd fe34 	bl	8003b68 <HAL_DMA_GetState>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d014      	beq.n	8005f30 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f0a:	4a4e      	ldr	r2, [pc, #312]	@ (8006044 <I2C_Slave_STOPF+0x258>)
 8005f0c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fd fc7c 	bl	8003810 <HAL_DMA_Abort_IT>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d008      	beq.n	8005f30 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005f28:	4610      	mov	r0, r2
 8005f2a:	4798      	blx	r3
 8005f2c:	e000      	b.n	8005f30 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f2e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d03e      	beq.n	8005fb8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	f003 0304 	and.w	r3, r3, #4
 8005f44:	2b04      	cmp	r3, #4
 8005f46:	d112      	bne.n	8005f6e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	691a      	ldr	r2, [r3, #16]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f52:	b2d2      	uxtb	r2, r2
 8005f54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5a:	1c5a      	adds	r2, r3, #1
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f78:	2b40      	cmp	r3, #64	@ 0x40
 8005f7a:	d112      	bne.n	8005fa2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691a      	ldr	r2, [r3, #16]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8e:	1c5a      	adds	r2, r3, #1
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d005      	beq.n	8005fb8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb0:	f043 0204 	orr.w	r2, r3, #4
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d003      	beq.n	8005fc8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 f8b7 	bl	8006134 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005fc6:	e039      	b.n	800603c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005fc8:	7bfb      	ldrb	r3, [r7, #15]
 8005fca:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fcc:	d109      	bne.n	8005fe2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2228      	movs	r2, #40	@ 0x28
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7fe ffff 	bl	8004fe0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	2b28      	cmp	r3, #40	@ 0x28
 8005fec:	d111      	bne.n	8006012 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a15      	ldr	r2, [pc, #84]	@ (8006048 <I2C_Slave_STOPF+0x25c>)
 8005ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7ff f800 	bl	8005010 <HAL_I2C_ListenCpltCallback>
}
 8006010:	e014      	b.n	800603c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006016:	2b22      	cmp	r3, #34	@ 0x22
 8006018:	d002      	beq.n	8006020 <I2C_Slave_STOPF+0x234>
 800601a:	7bfb      	ldrb	r3, [r7, #15]
 800601c:	2b22      	cmp	r3, #34	@ 0x22
 800601e:	d10d      	bne.n	800603c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2220      	movs	r2, #32
 800602a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f7fe ffd2 	bl	8004fe0 <HAL_I2C_SlaveRxCpltCallback>
}
 800603c:	bf00      	nop
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	08006695 	.word	0x08006695
 8006048:	ffff0000 	.word	0xffff0000

0800604c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800605a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006060:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	2b08      	cmp	r3, #8
 8006066:	d002      	beq.n	800606e <I2C_Slave_AF+0x22>
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2b20      	cmp	r3, #32
 800606c:	d129      	bne.n	80060c2 <I2C_Slave_AF+0x76>
 800606e:	7bfb      	ldrb	r3, [r7, #15]
 8006070:	2b28      	cmp	r3, #40	@ 0x28
 8006072:	d126      	bne.n	80060c2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a2e      	ldr	r2, [pc, #184]	@ (8006130 <I2C_Slave_AF+0xe4>)
 8006078:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006088:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006092:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060a2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7fe ffa8 	bl	8005010 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80060c0:	e031      	b.n	8006126 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80060c2:	7bfb      	ldrb	r3, [r7, #15]
 80060c4:	2b21      	cmp	r3, #33	@ 0x21
 80060c6:	d129      	bne.n	800611c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	4a19      	ldr	r2, [pc, #100]	@ (8006130 <I2C_Slave_AF+0xe4>)
 80060cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2221      	movs	r2, #33	@ 0x21
 80060d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2220      	movs	r2, #32
 80060d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80060f2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060fc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800610c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f7fe f8e6 	bl	80042e0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7fe ff59 	bl	8004fcc <HAL_I2C_SlaveTxCpltCallback>
}
 800611a:	e004      	b.n	8006126 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006124:	615a      	str	r2, [r3, #20]
}
 8006126:	bf00      	nop
 8006128:	3710      	adds	r7, #16
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	ffff0000 	.word	0xffff0000

08006134 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006142:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800614a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800614c:	7bbb      	ldrb	r3, [r7, #14]
 800614e:	2b10      	cmp	r3, #16
 8006150:	d002      	beq.n	8006158 <I2C_ITError+0x24>
 8006152:	7bbb      	ldrb	r3, [r7, #14]
 8006154:	2b40      	cmp	r3, #64	@ 0x40
 8006156:	d10a      	bne.n	800616e <I2C_ITError+0x3a>
 8006158:	7bfb      	ldrb	r3, [r7, #15]
 800615a:	2b22      	cmp	r3, #34	@ 0x22
 800615c:	d107      	bne.n	800616e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800616c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800616e:	7bfb      	ldrb	r3, [r7, #15]
 8006170:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006174:	2b28      	cmp	r3, #40	@ 0x28
 8006176:	d107      	bne.n	8006188 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2228      	movs	r2, #40	@ 0x28
 8006182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006186:	e015      	b.n	80061b4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006192:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006196:	d00a      	beq.n	80061ae <I2C_ITError+0x7a>
 8006198:	7bfb      	ldrb	r3, [r7, #15]
 800619a:	2b60      	cmp	r3, #96	@ 0x60
 800619c:	d007      	beq.n	80061ae <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061c2:	d162      	bne.n	800628a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061d2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d020      	beq.n	8006224 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e6:	4a6a      	ldr	r2, [pc, #424]	@ (8006390 <I2C_ITError+0x25c>)
 80061e8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7fd fb0e 	bl	8003810 <HAL_DMA_Abort_IT>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	f000 8089 	beq.w	800630e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 0201 	bic.w	r2, r2, #1
 800620a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2220      	movs	r2, #32
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006218:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800621e:	4610      	mov	r0, r2
 8006220:	4798      	blx	r3
 8006222:	e074      	b.n	800630e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006228:	4a59      	ldr	r2, [pc, #356]	@ (8006390 <I2C_ITError+0x25c>)
 800622a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006230:	4618      	mov	r0, r3
 8006232:	f7fd faed 	bl	8003810 <HAL_DMA_Abort_IT>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d068      	beq.n	800630e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006246:	2b40      	cmp	r3, #64	@ 0x40
 8006248:	d10b      	bne.n	8006262 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	691a      	ldr	r2, [r3, #16]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006254:	b2d2      	uxtb	r2, r2
 8006256:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625c:	1c5a      	adds	r2, r3, #1
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f022 0201 	bic.w	r2, r2, #1
 8006270:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2220      	movs	r2, #32
 8006276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006284:	4610      	mov	r0, r2
 8006286:	4798      	blx	r3
 8006288:	e041      	b.n	800630e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006290:	b2db      	uxtb	r3, r3
 8006292:	2b60      	cmp	r3, #96	@ 0x60
 8006294:	d125      	bne.n	80062e2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2220      	movs	r2, #32
 800629a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ae:	2b40      	cmp	r3, #64	@ 0x40
 80062b0:	d10b      	bne.n	80062ca <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	691a      	ldr	r2, [r3, #16]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062bc:	b2d2      	uxtb	r2, r2
 80062be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0201 	bic.w	r2, r2, #1
 80062d8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fe fec0 	bl	8005060 <HAL_I2C_AbortCpltCallback>
 80062e0:	e015      	b.n	800630e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	695b      	ldr	r3, [r3, #20]
 80062e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ec:	2b40      	cmp	r3, #64	@ 0x40
 80062ee:	d10b      	bne.n	8006308 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	691a      	ldr	r2, [r3, #16]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062fa:	b2d2      	uxtb	r2, r2
 80062fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006302:	1c5a      	adds	r2, r3, #1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f7fe fe9f 	bl	800504c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006312:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10e      	bne.n	800633c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006324:	2b00      	cmp	r3, #0
 8006326:	d109      	bne.n	800633c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800632e:	2b00      	cmp	r3, #0
 8006330:	d104      	bne.n	800633c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006338:	2b00      	cmp	r3, #0
 800633a:	d007      	beq.n	800634c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	685a      	ldr	r2, [r3, #4]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800634a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006352:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006358:	f003 0304 	and.w	r3, r3, #4
 800635c:	2b04      	cmp	r3, #4
 800635e:	d113      	bne.n	8006388 <I2C_ITError+0x254>
 8006360:	7bfb      	ldrb	r3, [r7, #15]
 8006362:	2b28      	cmp	r3, #40	@ 0x28
 8006364:	d110      	bne.n	8006388 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	4a0a      	ldr	r2, [pc, #40]	@ (8006394 <I2C_ITError+0x260>)
 800636a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2220      	movs	r2, #32
 8006376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7fe fe44 	bl	8005010 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006388:	bf00      	nop
 800638a:	3710      	adds	r7, #16
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	08006695 	.word	0x08006695
 8006394:	ffff0000 	.word	0xffff0000

08006398 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b088      	sub	sp, #32
 800639c:	af02      	add	r7, sp, #8
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	4608      	mov	r0, r1
 80063a2:	4611      	mov	r1, r2
 80063a4:	461a      	mov	r2, r3
 80063a6:	4603      	mov	r3, r0
 80063a8:	817b      	strh	r3, [r7, #10]
 80063aa:	460b      	mov	r3, r1
 80063ac:	813b      	strh	r3, [r7, #8]
 80063ae:	4613      	mov	r3, r2
 80063b0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	6a3b      	ldr	r3, [r7, #32]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f000 fa08 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00d      	beq.n	80063f6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063e8:	d103      	bne.n	80063f2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80063f2:	2303      	movs	r3, #3
 80063f4:	e05f      	b.n	80064b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80063f6:	897b      	ldrh	r3, [r7, #10]
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	461a      	mov	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006404:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006408:	6a3a      	ldr	r2, [r7, #32]
 800640a:	492d      	ldr	r1, [pc, #180]	@ (80064c0 <I2C_RequestMemoryWrite+0x128>)
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	f000 fa63 	bl	80068d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d001      	beq.n	800641c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e04c      	b.n	80064b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	617b      	str	r3, [r7, #20]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	617b      	str	r3, [r7, #20]
 8006430:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006434:	6a39      	ldr	r1, [r7, #32]
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 faee 	bl	8006a18 <I2C_WaitOnTXEFlagUntilTimeout>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00d      	beq.n	800645e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006446:	2b04      	cmp	r3, #4
 8006448:	d107      	bne.n	800645a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006458:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e02b      	b.n	80064b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800645e:	88fb      	ldrh	r3, [r7, #6]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d105      	bne.n	8006470 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006464:	893b      	ldrh	r3, [r7, #8]
 8006466:	b2da      	uxtb	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	611a      	str	r2, [r3, #16]
 800646e:	e021      	b.n	80064b4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006470:	893b      	ldrh	r3, [r7, #8]
 8006472:	0a1b      	lsrs	r3, r3, #8
 8006474:	b29b      	uxth	r3, r3
 8006476:	b2da      	uxtb	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800647e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006480:	6a39      	ldr	r1, [r7, #32]
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f000 fac8 	bl	8006a18 <I2C_WaitOnTXEFlagUntilTimeout>
 8006488:	4603      	mov	r3, r0
 800648a:	2b00      	cmp	r3, #0
 800648c:	d00d      	beq.n	80064aa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006492:	2b04      	cmp	r3, #4
 8006494:	d107      	bne.n	80064a6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e005      	b.n	80064b6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064aa:	893b      	ldrh	r3, [r7, #8]
 80064ac:	b2da      	uxtb	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	00010002 	.word	0x00010002

080064c4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b088      	sub	sp, #32
 80064c8:	af02      	add	r7, sp, #8
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	4608      	mov	r0, r1
 80064ce:	4611      	mov	r1, r2
 80064d0:	461a      	mov	r2, r3
 80064d2:	4603      	mov	r3, r0
 80064d4:	817b      	strh	r3, [r7, #10]
 80064d6:	460b      	mov	r3, r1
 80064d8:	813b      	strh	r3, [r7, #8]
 80064da:	4613      	mov	r3, r2
 80064dc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064ec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006500:	9300      	str	r3, [sp, #0]
 8006502:	6a3b      	ldr	r3, [r7, #32]
 8006504:	2200      	movs	r2, #0
 8006506:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f000 f96a 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00d      	beq.n	8006532 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006520:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006524:	d103      	bne.n	800652e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800652c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e0aa      	b.n	8006688 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006532:	897b      	ldrh	r3, [r7, #10]
 8006534:	b2db      	uxtb	r3, r3
 8006536:	461a      	mov	r2, r3
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006540:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006544:	6a3a      	ldr	r2, [r7, #32]
 8006546:	4952      	ldr	r1, [pc, #328]	@ (8006690 <I2C_RequestMemoryRead+0x1cc>)
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 f9c5 	bl	80068d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d001      	beq.n	8006558 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e097      	b.n	8006688 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006558:	2300      	movs	r3, #0
 800655a:	617b      	str	r3, [r7, #20]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	617b      	str	r3, [r7, #20]
 800656c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800656e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006570:	6a39      	ldr	r1, [r7, #32]
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f000 fa50 	bl	8006a18 <I2C_WaitOnTXEFlagUntilTimeout>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00d      	beq.n	800659a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006582:	2b04      	cmp	r3, #4
 8006584:	d107      	bne.n	8006596 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006594:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e076      	b.n	8006688 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800659a:	88fb      	ldrh	r3, [r7, #6]
 800659c:	2b01      	cmp	r3, #1
 800659e:	d105      	bne.n	80065ac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065a0:	893b      	ldrh	r3, [r7, #8]
 80065a2:	b2da      	uxtb	r2, r3
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	611a      	str	r2, [r3, #16]
 80065aa:	e021      	b.n	80065f0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065ac:	893b      	ldrh	r3, [r7, #8]
 80065ae:	0a1b      	lsrs	r3, r3, #8
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065bc:	6a39      	ldr	r1, [r7, #32]
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f000 fa2a 	bl	8006a18 <I2C_WaitOnTXEFlagUntilTimeout>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00d      	beq.n	80065e6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ce:	2b04      	cmp	r3, #4
 80065d0:	d107      	bne.n	80065e2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e050      	b.n	8006688 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065e6:	893b      	ldrh	r3, [r7, #8]
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065f2:	6a39      	ldr	r1, [r7, #32]
 80065f4:	68f8      	ldr	r0, [r7, #12]
 80065f6:	f000 fa0f 	bl	8006a18 <I2C_WaitOnTXEFlagUntilTimeout>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d00d      	beq.n	800661c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006604:	2b04      	cmp	r3, #4
 8006606:	d107      	bne.n	8006618 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006616:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e035      	b.n	8006688 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800662a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800662c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	6a3b      	ldr	r3, [r7, #32]
 8006632:	2200      	movs	r2, #0
 8006634:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 f8d3 	bl	80067e4 <I2C_WaitOnFlagUntilTimeout>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00d      	beq.n	8006660 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800664e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006652:	d103      	bne.n	800665c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800665a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e013      	b.n	8006688 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006660:	897b      	ldrh	r3, [r7, #10]
 8006662:	b2db      	uxtb	r3, r3
 8006664:	f043 0301 	orr.w	r3, r3, #1
 8006668:	b2da      	uxtb	r2, r3
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006672:	6a3a      	ldr	r2, [r7, #32]
 8006674:	4906      	ldr	r1, [pc, #24]	@ (8006690 <I2C_RequestMemoryRead+0x1cc>)
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f000 f92e 	bl	80068d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d001      	beq.n	8006686 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e000      	b.n	8006688 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	00010002 	.word	0x00010002

08006694 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800669c:	2300      	movs	r3, #0
 800669e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066ac:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80066ae:	4b4b      	ldr	r3, [pc, #300]	@ (80067dc <I2C_DMAAbort+0x148>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	08db      	lsrs	r3, r3, #3
 80066b4:	4a4a      	ldr	r2, [pc, #296]	@ (80067e0 <I2C_DMAAbort+0x14c>)
 80066b6:	fba2 2303 	umull	r2, r3, r2, r3
 80066ba:	0a1a      	lsrs	r2, r3, #8
 80066bc:	4613      	mov	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	00da      	lsls	r2, r3, #3
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d106      	bne.n	80066dc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d2:	f043 0220 	orr.w	r2, r3, #32
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80066da:	e00a      	b.n	80066f2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	3b01      	subs	r3, #1
 80066e0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066f0:	d0ea      	beq.n	80066c8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066fe:	2200      	movs	r2, #0
 8006700:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670e:	2200      	movs	r2, #0
 8006710:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006720:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	2200      	movs	r2, #0
 8006726:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800672c:	2b00      	cmp	r3, #0
 800672e:	d003      	beq.n	8006738 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006734:	2200      	movs	r2, #0
 8006736:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673c:	2b00      	cmp	r3, #0
 800673e:	d003      	beq.n	8006748 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006744:	2200      	movs	r2, #0
 8006746:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 0201 	bic.w	r2, r2, #1
 8006756:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800675e:	b2db      	uxtb	r3, r3
 8006760:	2b60      	cmp	r3, #96	@ 0x60
 8006762:	d10e      	bne.n	8006782 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	2220      	movs	r2, #32
 8006768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	2200      	movs	r2, #0
 8006770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	2200      	movs	r2, #0
 8006778:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800677a:	6978      	ldr	r0, [r7, #20]
 800677c:	f7fe fc70 	bl	8005060 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006780:	e027      	b.n	80067d2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006782:	7cfb      	ldrb	r3, [r7, #19]
 8006784:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006788:	2b28      	cmp	r3, #40	@ 0x28
 800678a:	d117      	bne.n	80067bc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f042 0201 	orr.w	r2, r2, #1
 800679a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80067aa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	2200      	movs	r2, #0
 80067b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	2228      	movs	r2, #40	@ 0x28
 80067b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80067ba:	e007      	b.n	80067cc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	2220      	movs	r2, #32
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80067cc:	6978      	ldr	r0, [r7, #20]
 80067ce:	f7fe fc3d 	bl	800504c <HAL_I2C_ErrorCallback>
}
 80067d2:	bf00      	nop
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000014 	.word	0x20000014
 80067e0:	14f8b589 	.word	0x14f8b589

080067e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	603b      	str	r3, [r7, #0]
 80067f0:	4613      	mov	r3, r2
 80067f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067f4:	e048      	b.n	8006888 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fc:	d044      	beq.n	8006888 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067fe:	f7fc f9e9 	bl	8002bd4 <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	429a      	cmp	r2, r3
 800680c:	d302      	bcc.n	8006814 <I2C_WaitOnFlagUntilTimeout+0x30>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d139      	bne.n	8006888 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	0c1b      	lsrs	r3, r3, #16
 8006818:	b2db      	uxtb	r3, r3
 800681a:	2b01      	cmp	r3, #1
 800681c:	d10d      	bne.n	800683a <I2C_WaitOnFlagUntilTimeout+0x56>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	43da      	mvns	r2, r3
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	4013      	ands	r3, r2
 800682a:	b29b      	uxth	r3, r3
 800682c:	2b00      	cmp	r3, #0
 800682e:	bf0c      	ite	eq
 8006830:	2301      	moveq	r3, #1
 8006832:	2300      	movne	r3, #0
 8006834:	b2db      	uxtb	r3, r3
 8006836:	461a      	mov	r2, r3
 8006838:	e00c      	b.n	8006854 <I2C_WaitOnFlagUntilTimeout+0x70>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	699b      	ldr	r3, [r3, #24]
 8006840:	43da      	mvns	r2, r3
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	4013      	ands	r3, r2
 8006846:	b29b      	uxth	r3, r3
 8006848:	2b00      	cmp	r3, #0
 800684a:	bf0c      	ite	eq
 800684c:	2301      	moveq	r3, #1
 800684e:	2300      	movne	r3, #0
 8006850:	b2db      	uxtb	r3, r3
 8006852:	461a      	mov	r2, r3
 8006854:	79fb      	ldrb	r3, [r7, #7]
 8006856:	429a      	cmp	r2, r3
 8006858:	d116      	bne.n	8006888 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2220      	movs	r2, #32
 8006864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006874:	f043 0220 	orr.w	r2, r3, #32
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e023      	b.n	80068d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	0c1b      	lsrs	r3, r3, #16
 800688c:	b2db      	uxtb	r3, r3
 800688e:	2b01      	cmp	r3, #1
 8006890:	d10d      	bne.n	80068ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	43da      	mvns	r2, r3
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	4013      	ands	r3, r2
 800689e:	b29b      	uxth	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	bf0c      	ite	eq
 80068a4:	2301      	moveq	r3, #1
 80068a6:	2300      	movne	r3, #0
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	461a      	mov	r2, r3
 80068ac:	e00c      	b.n	80068c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	699b      	ldr	r3, [r3, #24]
 80068b4:	43da      	mvns	r2, r3
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	4013      	ands	r3, r2
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	2b00      	cmp	r3, #0
 80068be:	bf0c      	ite	eq
 80068c0:	2301      	moveq	r3, #1
 80068c2:	2300      	movne	r3, #0
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	461a      	mov	r2, r3
 80068c8:	79fb      	ldrb	r3, [r7, #7]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d093      	beq.n	80067f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068ce:	2300      	movs	r3, #0
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]
 80068e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068e6:	e071      	b.n	80069cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	695b      	ldr	r3, [r3, #20]
 80068ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068f6:	d123      	bne.n	8006940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006906:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006910:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692c:	f043 0204 	orr.w	r2, r3, #4
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e067      	b.n	8006a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006946:	d041      	beq.n	80069cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006948:	f7fc f944 	bl	8002bd4 <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	429a      	cmp	r2, r3
 8006956:	d302      	bcc.n	800695e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d136      	bne.n	80069cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	0c1b      	lsrs	r3, r3, #16
 8006962:	b2db      	uxtb	r3, r3
 8006964:	2b01      	cmp	r3, #1
 8006966:	d10c      	bne.n	8006982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	43da      	mvns	r2, r3
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	4013      	ands	r3, r2
 8006974:	b29b      	uxth	r3, r3
 8006976:	2b00      	cmp	r3, #0
 8006978:	bf14      	ite	ne
 800697a:	2301      	movne	r3, #1
 800697c:	2300      	moveq	r3, #0
 800697e:	b2db      	uxtb	r3, r3
 8006980:	e00b      	b.n	800699a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	43da      	mvns	r2, r3
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	4013      	ands	r3, r2
 800698e:	b29b      	uxth	r3, r3
 8006990:	2b00      	cmp	r3, #0
 8006992:	bf14      	ite	ne
 8006994:	2301      	movne	r3, #1
 8006996:	2300      	moveq	r3, #0
 8006998:	b2db      	uxtb	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d016      	beq.n	80069cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2220      	movs	r2, #32
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b8:	f043 0220 	orr.w	r2, r3, #32
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e021      	b.n	8006a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	0c1b      	lsrs	r3, r3, #16
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d10c      	bne.n	80069f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	695b      	ldr	r3, [r3, #20]
 80069dc:	43da      	mvns	r2, r3
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	4013      	ands	r3, r2
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	bf14      	ite	ne
 80069e8:	2301      	movne	r3, #1
 80069ea:	2300      	moveq	r3, #0
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	e00b      	b.n	8006a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	43da      	mvns	r2, r3
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	4013      	ands	r3, r2
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	bf14      	ite	ne
 8006a02:	2301      	movne	r3, #1
 8006a04:	2300      	moveq	r3, #0
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f47f af6d 	bne.w	80068e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3710      	adds	r7, #16
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a24:	e034      	b.n	8006a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f000 f915 	bl	8006c56 <I2C_IsAcknowledgeFailed>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d001      	beq.n	8006a36 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e034      	b.n	8006aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a3c:	d028      	beq.n	8006a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a3e:	f7fc f8c9 	bl	8002bd4 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	68ba      	ldr	r2, [r7, #8]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d302      	bcc.n	8006a54 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d11d      	bne.n	8006a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	695b      	ldr	r3, [r3, #20]
 8006a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a5e:	2b80      	cmp	r3, #128	@ 0x80
 8006a60:	d016      	beq.n	8006a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7c:	f043 0220 	orr.w	r2, r3, #32
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e007      	b.n	8006aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	695b      	ldr	r3, [r3, #20]
 8006a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a9a:	2b80      	cmp	r3, #128	@ 0x80
 8006a9c:	d1c3      	bne.n	8006a26 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}

08006aa8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006ab4:	e034      	b.n	8006b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 f8cd 	bl	8006c56 <I2C_IsAcknowledgeFailed>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d001      	beq.n	8006ac6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e034      	b.n	8006b30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006acc:	d028      	beq.n	8006b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ace:	f7fc f881 	bl	8002bd4 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d302      	bcc.n	8006ae4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d11d      	bne.n	8006b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	f003 0304 	and.w	r3, r3, #4
 8006aee:	2b04      	cmp	r3, #4
 8006af0:	d016      	beq.n	8006b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2200      	movs	r2, #0
 8006af6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0c:	f043 0220 	orr.w	r2, r3, #32
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e007      	b.n	8006b30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b04      	cmp	r3, #4
 8006b2c:	d1c3      	bne.n	8006ab6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006b44:	4b13      	ldr	r3, [pc, #76]	@ (8006b94 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	08db      	lsrs	r3, r3, #3
 8006b4a:	4a13      	ldr	r2, [pc, #76]	@ (8006b98 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b50:	0a1a      	lsrs	r2, r3, #8
 8006b52:	4613      	mov	r3, r2
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	4413      	add	r3, r2
 8006b58:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d107      	bne.n	8006b76 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6a:	f043 0220 	orr.w	r2, r3, #32
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	e008      	b.n	8006b88 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b84:	d0e9      	beq.n	8006b5a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3714      	adds	r7, #20
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	20000014 	.word	0x20000014
 8006b98:	14f8b589 	.word	0x14f8b589

08006b9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ba8:	e049      	b.n	8006c3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	695b      	ldr	r3, [r3, #20]
 8006bb0:	f003 0310 	and.w	r3, r3, #16
 8006bb4:	2b10      	cmp	r3, #16
 8006bb6:	d119      	bne.n	8006bec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f06f 0210 	mvn.w	r2, #16
 8006bc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e030      	b.n	8006c4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bec:	f7fb fff2 	bl	8002bd4 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	68ba      	ldr	r2, [r7, #8]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d302      	bcc.n	8006c02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d11d      	bne.n	8006c3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c0c:	2b40      	cmp	r3, #64	@ 0x40
 8006c0e:	d016      	beq.n	8006c3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2220      	movs	r2, #32
 8006c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2a:	f043 0220 	orr.w	r2, r3, #32
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e007      	b.n	8006c4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	695b      	ldr	r3, [r3, #20]
 8006c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c48:	2b40      	cmp	r3, #64	@ 0x40
 8006c4a:	d1ae      	bne.n	8006baa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b083      	sub	sp, #12
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c6c:	d11b      	bne.n	8006ca6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006c76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2220      	movs	r2, #32
 8006c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c92:	f043 0204 	orr.w	r2, r3, #4
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e000      	b.n	8006ca8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006cc4:	d103      	bne.n	8006cce <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006ccc:	e007      	b.n	8006cde <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006cd6:	d102      	bne.n	8006cde <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2208      	movs	r2, #8
 8006cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006cde:	bf00      	nop
 8006ce0:	370c      	adds	r7, #12
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr

08006cea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006cea:	b580      	push	{r7, lr}
 8006cec:	b086      	sub	sp, #24
 8006cee:	af02      	add	r7, sp, #8
 8006cf0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e101      	b.n	8006f00 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d106      	bne.n	8006d1c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f007 fb98 	bl	800e44c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2203      	movs	r2, #3
 8006d20:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d2a:	d102      	bne.n	8006d32 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4618      	mov	r0, r3
 8006d38:	f003 ffe5 	bl	800ad06 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6818      	ldr	r0, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	7c1a      	ldrb	r2, [r3, #16]
 8006d44:	f88d 2000 	strb.w	r2, [sp]
 8006d48:	3304      	adds	r3, #4
 8006d4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006d4c:	f003 fec4 	bl	800aad8 <USB_CoreInit>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d005      	beq.n	8006d62 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2202      	movs	r2, #2
 8006d5a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e0ce      	b.n	8006f00 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2100      	movs	r1, #0
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f003 ffdd 	bl	800ad28 <USB_SetCurrentMode>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d005      	beq.n	8006d80 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2202      	movs	r2, #2
 8006d78:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	e0bf      	b.n	8006f00 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d80:	2300      	movs	r3, #0
 8006d82:	73fb      	strb	r3, [r7, #15]
 8006d84:	e04a      	b.n	8006e1c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006d86:	7bfa      	ldrb	r2, [r7, #15]
 8006d88:	6879      	ldr	r1, [r7, #4]
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	00db      	lsls	r3, r3, #3
 8006d8e:	4413      	add	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	440b      	add	r3, r1
 8006d94:	3315      	adds	r3, #21
 8006d96:	2201      	movs	r2, #1
 8006d98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006d9a:	7bfa      	ldrb	r2, [r7, #15]
 8006d9c:	6879      	ldr	r1, [r7, #4]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	00db      	lsls	r3, r3, #3
 8006da2:	4413      	add	r3, r2
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	440b      	add	r3, r1
 8006da8:	3314      	adds	r3, #20
 8006daa:	7bfa      	ldrb	r2, [r7, #15]
 8006dac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006dae:	7bfa      	ldrb	r2, [r7, #15]
 8006db0:	7bfb      	ldrb	r3, [r7, #15]
 8006db2:	b298      	uxth	r0, r3
 8006db4:	6879      	ldr	r1, [r7, #4]
 8006db6:	4613      	mov	r3, r2
 8006db8:	00db      	lsls	r3, r3, #3
 8006dba:	4413      	add	r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	440b      	add	r3, r1
 8006dc0:	332e      	adds	r3, #46	@ 0x2e
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006dc6:	7bfa      	ldrb	r2, [r7, #15]
 8006dc8:	6879      	ldr	r1, [r7, #4]
 8006dca:	4613      	mov	r3, r2
 8006dcc:	00db      	lsls	r3, r3, #3
 8006dce:	4413      	add	r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	440b      	add	r3, r1
 8006dd4:	3318      	adds	r3, #24
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006dda:	7bfa      	ldrb	r2, [r7, #15]
 8006ddc:	6879      	ldr	r1, [r7, #4]
 8006dde:	4613      	mov	r3, r2
 8006de0:	00db      	lsls	r3, r3, #3
 8006de2:	4413      	add	r3, r2
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	440b      	add	r3, r1
 8006de8:	331c      	adds	r3, #28
 8006dea:	2200      	movs	r2, #0
 8006dec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006dee:	7bfa      	ldrb	r2, [r7, #15]
 8006df0:	6879      	ldr	r1, [r7, #4]
 8006df2:	4613      	mov	r3, r2
 8006df4:	00db      	lsls	r3, r3, #3
 8006df6:	4413      	add	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	440b      	add	r3, r1
 8006dfc:	3320      	adds	r3, #32
 8006dfe:	2200      	movs	r2, #0
 8006e00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006e02:	7bfa      	ldrb	r2, [r7, #15]
 8006e04:	6879      	ldr	r1, [r7, #4]
 8006e06:	4613      	mov	r3, r2
 8006e08:	00db      	lsls	r3, r3, #3
 8006e0a:	4413      	add	r3, r2
 8006e0c:	009b      	lsls	r3, r3, #2
 8006e0e:	440b      	add	r3, r1
 8006e10:	3324      	adds	r3, #36	@ 0x24
 8006e12:	2200      	movs	r2, #0
 8006e14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e16:	7bfb      	ldrb	r3, [r7, #15]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	73fb      	strb	r3, [r7, #15]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	791b      	ldrb	r3, [r3, #4]
 8006e20:	7bfa      	ldrb	r2, [r7, #15]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d3af      	bcc.n	8006d86 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e26:	2300      	movs	r3, #0
 8006e28:	73fb      	strb	r3, [r7, #15]
 8006e2a:	e044      	b.n	8006eb6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006e2c:	7bfa      	ldrb	r2, [r7, #15]
 8006e2e:	6879      	ldr	r1, [r7, #4]
 8006e30:	4613      	mov	r3, r2
 8006e32:	00db      	lsls	r3, r3, #3
 8006e34:	4413      	add	r3, r2
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	440b      	add	r3, r1
 8006e3a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006e3e:	2200      	movs	r2, #0
 8006e40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006e42:	7bfa      	ldrb	r2, [r7, #15]
 8006e44:	6879      	ldr	r1, [r7, #4]
 8006e46:	4613      	mov	r3, r2
 8006e48:	00db      	lsls	r3, r3, #3
 8006e4a:	4413      	add	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	440b      	add	r3, r1
 8006e50:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006e54:	7bfa      	ldrb	r2, [r7, #15]
 8006e56:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006e58:	7bfa      	ldrb	r2, [r7, #15]
 8006e5a:	6879      	ldr	r1, [r7, #4]
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	00db      	lsls	r3, r3, #3
 8006e60:	4413      	add	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	440b      	add	r3, r1
 8006e66:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006e6e:	7bfa      	ldrb	r2, [r7, #15]
 8006e70:	6879      	ldr	r1, [r7, #4]
 8006e72:	4613      	mov	r3, r2
 8006e74:	00db      	lsls	r3, r3, #3
 8006e76:	4413      	add	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	440b      	add	r3, r1
 8006e7c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006e80:	2200      	movs	r2, #0
 8006e82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006e84:	7bfa      	ldrb	r2, [r7, #15]
 8006e86:	6879      	ldr	r1, [r7, #4]
 8006e88:	4613      	mov	r3, r2
 8006e8a:	00db      	lsls	r3, r3, #3
 8006e8c:	4413      	add	r3, r2
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	440b      	add	r3, r1
 8006e92:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006e96:	2200      	movs	r2, #0
 8006e98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006e9a:	7bfa      	ldrb	r2, [r7, #15]
 8006e9c:	6879      	ldr	r1, [r7, #4]
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	00db      	lsls	r3, r3, #3
 8006ea2:	4413      	add	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	440b      	add	r3, r1
 8006ea8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006eac:	2200      	movs	r2, #0
 8006eae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006eb0:	7bfb      	ldrb	r3, [r7, #15]
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	73fb      	strb	r3, [r7, #15]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	791b      	ldrb	r3, [r3, #4]
 8006eba:	7bfa      	ldrb	r2, [r7, #15]
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	d3b5      	bcc.n	8006e2c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6818      	ldr	r0, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	7c1a      	ldrb	r2, [r3, #16]
 8006ec8:	f88d 2000 	strb.w	r2, [sp]
 8006ecc:	3304      	adds	r3, #4
 8006ece:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ed0:	f003 ff76 	bl	800adc0 <USB_DevInit>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d005      	beq.n	8006ee6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2202      	movs	r2, #2
 8006ede:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e00c      	b.n	8006f00 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f004 ffc0 	bl	800be7e <USB_DevDisconnect>

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d101      	bne.n	8006f24 <HAL_PCD_Start+0x1c>
 8006f20:	2302      	movs	r3, #2
 8006f22:	e022      	b.n	8006f6a <HAL_PCD_Start+0x62>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d009      	beq.n	8006f4c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d105      	bne.n	8006f4c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f003 fec7 	bl	800ace4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f004 ff6e 	bl	800be3c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006f72:	b590      	push	{r4, r7, lr}
 8006f74:	b08d      	sub	sp, #52	@ 0x34
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f005 f82c 	bl	800bfe6 <USB_GetMode>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f040 848c 	bne.w	80078ae <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f004 ff90 	bl	800bec0 <USB_ReadInterrupts>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	f000 8482 	beq.w	80078ac <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	0a1b      	lsrs	r3, r3, #8
 8006fb2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f004 ff7d 	bl	800bec0 <USB_ReadInterrupts>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	f003 0302 	and.w	r3, r3, #2
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d107      	bne.n	8006fe0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	695a      	ldr	r2, [r3, #20]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f002 0202 	and.w	r2, r2, #2
 8006fde:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f004 ff6b 	bl	800bec0 <USB_ReadInterrupts>
 8006fea:	4603      	mov	r3, r0
 8006fec:	f003 0310 	and.w	r3, r3, #16
 8006ff0:	2b10      	cmp	r3, #16
 8006ff2:	d161      	bne.n	80070b8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	699a      	ldr	r2, [r3, #24]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f022 0210 	bic.w	r2, r2, #16
 8007002:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007004:	6a3b      	ldr	r3, [r7, #32]
 8007006:	6a1b      	ldr	r3, [r3, #32]
 8007008:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800700a:	69bb      	ldr	r3, [r7, #24]
 800700c:	f003 020f 	and.w	r2, r3, #15
 8007010:	4613      	mov	r3, r2
 8007012:	00db      	lsls	r3, r3, #3
 8007014:	4413      	add	r3, r2
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	4413      	add	r3, r2
 8007020:	3304      	adds	r3, #4
 8007022:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	0c5b      	lsrs	r3, r3, #17
 8007028:	f003 030f 	and.w	r3, r3, #15
 800702c:	2b02      	cmp	r3, #2
 800702e:	d124      	bne.n	800707a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007030:	69ba      	ldr	r2, [r7, #24]
 8007032:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8007036:	4013      	ands	r3, r2
 8007038:	2b00      	cmp	r3, #0
 800703a:	d035      	beq.n	80070a8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	091b      	lsrs	r3, r3, #4
 8007044:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007046:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800704a:	b29b      	uxth	r3, r3
 800704c:	461a      	mov	r2, r3
 800704e:	6a38      	ldr	r0, [r7, #32]
 8007050:	f004 fda2 	bl	800bb98 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	68da      	ldr	r2, [r3, #12]
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	091b      	lsrs	r3, r3, #4
 800705c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007060:	441a      	add	r2, r3
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	695a      	ldr	r2, [r3, #20]
 800706a:	69bb      	ldr	r3, [r7, #24]
 800706c:	091b      	lsrs	r3, r3, #4
 800706e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007072:	441a      	add	r2, r3
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	615a      	str	r2, [r3, #20]
 8007078:	e016      	b.n	80070a8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	0c5b      	lsrs	r3, r3, #17
 800707e:	f003 030f 	and.w	r3, r3, #15
 8007082:	2b06      	cmp	r3, #6
 8007084:	d110      	bne.n	80070a8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800708c:	2208      	movs	r2, #8
 800708e:	4619      	mov	r1, r3
 8007090:	6a38      	ldr	r0, [r7, #32]
 8007092:	f004 fd81 	bl	800bb98 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	695a      	ldr	r2, [r3, #20]
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	091b      	lsrs	r3, r3, #4
 800709e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80070a2:	441a      	add	r2, r3
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	699a      	ldr	r2, [r3, #24]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f042 0210 	orr.w	r2, r2, #16
 80070b6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4618      	mov	r0, r3
 80070be:	f004 feff 	bl	800bec0 <USB_ReadInterrupts>
 80070c2:	4603      	mov	r3, r0
 80070c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80070c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80070cc:	f040 80a7 	bne.w	800721e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80070d0:	2300      	movs	r3, #0
 80070d2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4618      	mov	r0, r3
 80070da:	f004 ff04 	bl	800bee6 <USB_ReadDevAllOutEpInterrupt>
 80070de:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80070e0:	e099      	b.n	8007216 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80070e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e4:	f003 0301 	and.w	r3, r3, #1
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f000 808e 	beq.w	800720a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070f4:	b2d2      	uxtb	r2, r2
 80070f6:	4611      	mov	r1, r2
 80070f8:	4618      	mov	r0, r3
 80070fa:	f004 ff28 	bl	800bf4e <USB_ReadDevOutEPInterrupt>
 80070fe:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f003 0301 	and.w	r3, r3, #1
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00c      	beq.n	8007124 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800710a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	4413      	add	r3, r2
 8007112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007116:	461a      	mov	r2, r3
 8007118:	2301      	movs	r3, #1
 800711a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800711c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 fea4 	bl	8007e6c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	f003 0308 	and.w	r3, r3, #8
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00c      	beq.n	8007148 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	015a      	lsls	r2, r3, #5
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	4413      	add	r3, r2
 8007136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800713a:	461a      	mov	r2, r3
 800713c:	2308      	movs	r3, #8
 800713e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007140:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 ff7a 	bl	800803c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	f003 0310 	and.w	r3, r3, #16
 800714e:	2b00      	cmp	r3, #0
 8007150:	d008      	beq.n	8007164 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	015a      	lsls	r2, r3, #5
 8007156:	69fb      	ldr	r3, [r7, #28]
 8007158:	4413      	add	r3, r2
 800715a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800715e:	461a      	mov	r2, r3
 8007160:	2310      	movs	r3, #16
 8007162:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	f003 0302 	and.w	r3, r3, #2
 800716a:	2b00      	cmp	r3, #0
 800716c:	d030      	beq.n	80071d0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800716e:	6a3b      	ldr	r3, [r7, #32]
 8007170:	695b      	ldr	r3, [r3, #20]
 8007172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007176:	2b80      	cmp	r3, #128	@ 0x80
 8007178:	d109      	bne.n	800718e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	69fa      	ldr	r2, [r7, #28]
 8007184:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007188:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800718c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800718e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007190:	4613      	mov	r3, r2
 8007192:	00db      	lsls	r3, r3, #3
 8007194:	4413      	add	r3, r2
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	4413      	add	r3, r2
 80071a0:	3304      	adds	r3, #4
 80071a2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	78db      	ldrb	r3, [r3, #3]
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d108      	bne.n	80071be <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	2200      	movs	r2, #0
 80071b0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80071b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	4619      	mov	r1, r3
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f007 fa43 	bl	800e644 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	015a      	lsls	r2, r3, #5
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	4413      	add	r3, r2
 80071c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ca:	461a      	mov	r2, r3
 80071cc:	2302      	movs	r3, #2
 80071ce:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	f003 0320 	and.w	r3, r3, #32
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d008      	beq.n	80071ec <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80071da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071dc:	015a      	lsls	r2, r3, #5
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	4413      	add	r3, r2
 80071e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071e6:	461a      	mov	r2, r3
 80071e8:	2320      	movs	r3, #32
 80071ea:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d009      	beq.n	800720a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80071f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f8:	015a      	lsls	r2, r3, #5
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	4413      	add	r3, r2
 80071fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007202:	461a      	mov	r2, r3
 8007204:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007208:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800720a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720c:	3301      	adds	r3, #1
 800720e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8007210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007212:	085b      	lsrs	r3, r3, #1
 8007214:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8007216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007218:	2b00      	cmp	r3, #0
 800721a:	f47f af62 	bne.w	80070e2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4618      	mov	r0, r3
 8007224:	f004 fe4c 	bl	800bec0 <USB_ReadInterrupts>
 8007228:	4603      	mov	r3, r0
 800722a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800722e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007232:	f040 80db 	bne.w	80073ec <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4618      	mov	r0, r3
 800723c:	f004 fe6d 	bl	800bf1a <USB_ReadDevAllInEpInterrupt>
 8007240:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8007246:	e0cd      	b.n	80073e4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800724a:	f003 0301 	and.w	r3, r3, #1
 800724e:	2b00      	cmp	r3, #0
 8007250:	f000 80c2 	beq.w	80073d8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800725a:	b2d2      	uxtb	r2, r2
 800725c:	4611      	mov	r1, r2
 800725e:	4618      	mov	r0, r3
 8007260:	f004 fe93 	bl	800bf8a <USB_ReadDevInEPInterrupt>
 8007264:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	f003 0301 	and.w	r3, r3, #1
 800726c:	2b00      	cmp	r3, #0
 800726e:	d057      	beq.n	8007320 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007272:	f003 030f 	and.w	r3, r3, #15
 8007276:	2201      	movs	r2, #1
 8007278:	fa02 f303 	lsl.w	r3, r2, r3
 800727c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007284:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	43db      	mvns	r3, r3
 800728a:	69f9      	ldr	r1, [r7, #28]
 800728c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007290:	4013      	ands	r3, r2
 8007292:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8007294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007296:	015a      	lsls	r2, r3, #5
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	4413      	add	r3, r2
 800729c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072a0:	461a      	mov	r2, r3
 80072a2:	2301      	movs	r3, #1
 80072a4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	799b      	ldrb	r3, [r3, #6]
 80072aa:	2b01      	cmp	r3, #1
 80072ac:	d132      	bne.n	8007314 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80072ae:	6879      	ldr	r1, [r7, #4]
 80072b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072b2:	4613      	mov	r3, r2
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	4413      	add	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	440b      	add	r3, r1
 80072bc:	3320      	adds	r3, #32
 80072be:	6819      	ldr	r1, [r3, #0]
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072c4:	4613      	mov	r3, r2
 80072c6:	00db      	lsls	r3, r3, #3
 80072c8:	4413      	add	r3, r2
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	4403      	add	r3, r0
 80072ce:	331c      	adds	r3, #28
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4419      	add	r1, r3
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072d8:	4613      	mov	r3, r2
 80072da:	00db      	lsls	r3, r3, #3
 80072dc:	4413      	add	r3, r2
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	4403      	add	r3, r0
 80072e2:	3320      	adds	r3, #32
 80072e4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80072e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d113      	bne.n	8007314 <HAL_PCD_IRQHandler+0x3a2>
 80072ec:	6879      	ldr	r1, [r7, #4]
 80072ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072f0:	4613      	mov	r3, r2
 80072f2:	00db      	lsls	r3, r3, #3
 80072f4:	4413      	add	r3, r2
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	440b      	add	r3, r1
 80072fa:	3324      	adds	r3, #36	@ 0x24
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d108      	bne.n	8007314 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6818      	ldr	r0, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800730c:	461a      	mov	r2, r3
 800730e:	2101      	movs	r1, #1
 8007310:	f004 fe9a 	bl	800c048 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007316:	b2db      	uxtb	r3, r3
 8007318:	4619      	mov	r1, r3
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f007 f917 	bl	800e54e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	f003 0308 	and.w	r3, r3, #8
 8007326:	2b00      	cmp	r3, #0
 8007328:	d008      	beq.n	800733c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800732a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800732c:	015a      	lsls	r2, r3, #5
 800732e:	69fb      	ldr	r3, [r7, #28]
 8007330:	4413      	add	r3, r2
 8007332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007336:	461a      	mov	r2, r3
 8007338:	2308      	movs	r3, #8
 800733a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800733c:	693b      	ldr	r3, [r7, #16]
 800733e:	f003 0310 	and.w	r3, r3, #16
 8007342:	2b00      	cmp	r3, #0
 8007344:	d008      	beq.n	8007358 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	015a      	lsls	r2, r3, #5
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	4413      	add	r3, r2
 800734e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007352:	461a      	mov	r2, r3
 8007354:	2310      	movs	r3, #16
 8007356:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800735e:	2b00      	cmp	r3, #0
 8007360:	d008      	beq.n	8007374 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007364:	015a      	lsls	r2, r3, #5
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	4413      	add	r3, r2
 800736a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800736e:	461a      	mov	r2, r3
 8007370:	2340      	movs	r3, #64	@ 0x40
 8007372:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	f003 0302 	and.w	r3, r3, #2
 800737a:	2b00      	cmp	r3, #0
 800737c:	d023      	beq.n	80073c6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800737e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007380:	6a38      	ldr	r0, [r7, #32]
 8007382:	f003 fe81 	bl	800b088 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007388:	4613      	mov	r3, r2
 800738a:	00db      	lsls	r3, r3, #3
 800738c:	4413      	add	r3, r2
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	3310      	adds	r3, #16
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	4413      	add	r3, r2
 8007396:	3304      	adds	r3, #4
 8007398:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	78db      	ldrb	r3, [r3, #3]
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d108      	bne.n	80073b4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	2200      	movs	r2, #0
 80073a6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80073a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	4619      	mov	r1, r3
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f007 f95a 	bl	800e668 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80073b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b6:	015a      	lsls	r2, r3, #5
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073c0:	461a      	mov	r2, r3
 80073c2:	2302      	movs	r3, #2
 80073c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80073d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 fcbd 	bl	8007d52 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80073d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073da:	3301      	adds	r3, #1
 80073dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80073de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e0:	085b      	lsrs	r3, r3, #1
 80073e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80073e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	f47f af2e 	bne.w	8007248 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4618      	mov	r0, r3
 80073f2:	f004 fd65 	bl	800bec0 <USB_ReadInterrupts>
 80073f6:	4603      	mov	r3, r0
 80073f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007400:	d122      	bne.n	8007448 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	69fa      	ldr	r2, [r7, #28]
 800740c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007410:	f023 0301 	bic.w	r3, r3, #1
 8007414:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800741c:	2b01      	cmp	r3, #1
 800741e:	d108      	bne.n	8007432 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007428:	2100      	movs	r1, #0
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f000 fea4 	bl	8008178 <HAL_PCDEx_LPM_Callback>
 8007430:	e002      	b.n	8007438 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f007 f8f8 	bl	800e628 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	695a      	ldr	r2, [r3, #20]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007446:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4618      	mov	r0, r3
 800744e:	f004 fd37 	bl	800bec0 <USB_ReadInterrupts>
 8007452:	4603      	mov	r3, r0
 8007454:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007458:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800745c:	d112      	bne.n	8007484 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800745e:	69fb      	ldr	r3, [r7, #28]
 8007460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b01      	cmp	r3, #1
 800746c:	d102      	bne.n	8007474 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800746e:	6878      	ldr	r0, [r7, #4]
 8007470:	f007 f8b4 	bl	800e5dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	695a      	ldr	r2, [r3, #20]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007482:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4618      	mov	r0, r3
 800748a:	f004 fd19 	bl	800bec0 <USB_ReadInterrupts>
 800748e:	4603      	mov	r3, r0
 8007490:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007498:	f040 80b7 	bne.w	800760a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	69fa      	ldr	r2, [r7, #28]
 80074a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074aa:	f023 0301 	bic.w	r3, r3, #1
 80074ae:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2110      	movs	r1, #16
 80074b6:	4618      	mov	r0, r3
 80074b8:	f003 fde6 	bl	800b088 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074bc:	2300      	movs	r3, #0
 80074be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074c0:	e046      	b.n	8007550 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80074c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074c4:	015a      	lsls	r2, r3, #5
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	4413      	add	r3, r2
 80074ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ce:	461a      	mov	r2, r3
 80074d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80074d4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	015a      	lsls	r2, r3, #5
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	4413      	add	r3, r2
 80074de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074e6:	0151      	lsls	r1, r2, #5
 80074e8:	69fa      	ldr	r2, [r7, #28]
 80074ea:	440a      	add	r2, r1
 80074ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074f0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80074f4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80074f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f8:	015a      	lsls	r2, r3, #5
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	4413      	add	r3, r2
 80074fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007502:	461a      	mov	r2, r3
 8007504:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007508:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800750a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800750c:	015a      	lsls	r2, r3, #5
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	4413      	add	r3, r2
 8007512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800751a:	0151      	lsls	r1, r2, #5
 800751c:	69fa      	ldr	r2, [r7, #28]
 800751e:	440a      	add	r2, r1
 8007520:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007524:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007528:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800752a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752c:	015a      	lsls	r2, r3, #5
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	4413      	add	r3, r2
 8007532:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800753a:	0151      	lsls	r1, r2, #5
 800753c:	69fa      	ldr	r2, [r7, #28]
 800753e:	440a      	add	r2, r1
 8007540:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007544:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007548:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800754a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754c:	3301      	adds	r3, #1
 800754e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	791b      	ldrb	r3, [r3, #4]
 8007554:	461a      	mov	r2, r3
 8007556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007558:	4293      	cmp	r3, r2
 800755a:	d3b2      	bcc.n	80074c2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800755c:	69fb      	ldr	r3, [r7, #28]
 800755e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	69fa      	ldr	r2, [r7, #28]
 8007566:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800756a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800756e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	7bdb      	ldrb	r3, [r3, #15]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d016      	beq.n	80075a6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800757e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007582:	69fa      	ldr	r2, [r7, #28]
 8007584:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007588:	f043 030b 	orr.w	r3, r3, #11
 800758c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007598:	69fa      	ldr	r2, [r7, #28]
 800759a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800759e:	f043 030b 	orr.w	r3, r3, #11
 80075a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80075a4:	e015      	b.n	80075d2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	69fa      	ldr	r2, [r7, #28]
 80075b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80075b8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80075bc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	69fa      	ldr	r2, [r7, #28]
 80075c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075cc:	f043 030b 	orr.w	r3, r3, #11
 80075d0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	69fa      	ldr	r2, [r7, #28]
 80075dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075e0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80075e4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6818      	ldr	r0, [r3, #0]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80075f4:	461a      	mov	r2, r3
 80075f6:	f004 fd27 	bl	800c048 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	695a      	ldr	r2, [r3, #20]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8007608:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4618      	mov	r0, r3
 8007610:	f004 fc56 	bl	800bec0 <USB_ReadInterrupts>
 8007614:	4603      	mov	r3, r0
 8007616:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800761a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800761e:	d123      	bne.n	8007668 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4618      	mov	r0, r3
 8007626:	f004 fcec 	bl	800c002 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4618      	mov	r0, r3
 8007630:	f003 fda3 	bl	800b17a <USB_GetDevSpeed>
 8007634:	4603      	mov	r3, r0
 8007636:	461a      	mov	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681c      	ldr	r4, [r3, #0]
 8007640:	f001 fa08 	bl	8008a54 <HAL_RCC_GetHCLKFreq>
 8007644:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800764a:	461a      	mov	r2, r3
 800764c:	4620      	mov	r0, r4
 800764e:	f003 faa7 	bl	800aba0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f006 ffa3 	bl	800e59e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	695a      	ldr	r2, [r3, #20]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8007666:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4618      	mov	r0, r3
 800766e:	f004 fc27 	bl	800bec0 <USB_ReadInterrupts>
 8007672:	4603      	mov	r3, r0
 8007674:	f003 0308 	and.w	r3, r3, #8
 8007678:	2b08      	cmp	r3, #8
 800767a:	d10a      	bne.n	8007692 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f006 ff80 	bl	800e582 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	695a      	ldr	r2, [r3, #20]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f002 0208 	and.w	r2, r2, #8
 8007690:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4618      	mov	r0, r3
 8007698:	f004 fc12 	bl	800bec0 <USB_ReadInterrupts>
 800769c:	4603      	mov	r3, r0
 800769e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076a2:	2b80      	cmp	r3, #128	@ 0x80
 80076a4:	d123      	bne.n	80076ee <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80076a6:	6a3b      	ldr	r3, [r7, #32]
 80076a8:	699b      	ldr	r3, [r3, #24]
 80076aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80076ae:	6a3b      	ldr	r3, [r7, #32]
 80076b0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80076b2:	2301      	movs	r3, #1
 80076b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80076b6:	e014      	b.n	80076e2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80076b8:	6879      	ldr	r1, [r7, #4]
 80076ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076bc:	4613      	mov	r3, r2
 80076be:	00db      	lsls	r3, r3, #3
 80076c0:	4413      	add	r3, r2
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	440b      	add	r3, r1
 80076c6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	d105      	bne.n	80076dc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80076d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	4619      	mov	r1, r3
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fb0a 	bl	8007cf0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80076dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076de:	3301      	adds	r3, #1
 80076e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	791b      	ldrb	r3, [r3, #4]
 80076e6:	461a      	mov	r2, r3
 80076e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d3e4      	bcc.n	80076b8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4618      	mov	r0, r3
 80076f4:	f004 fbe4 	bl	800bec0 <USB_ReadInterrupts>
 80076f8:	4603      	mov	r3, r0
 80076fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007702:	d13c      	bne.n	800777e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007704:	2301      	movs	r3, #1
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
 8007708:	e02b      	b.n	8007762 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800770a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770c:	015a      	lsls	r2, r3, #5
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	4413      	add	r3, r2
 8007712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800771a:	6879      	ldr	r1, [r7, #4]
 800771c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800771e:	4613      	mov	r3, r2
 8007720:	00db      	lsls	r3, r3, #3
 8007722:	4413      	add	r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	440b      	add	r3, r1
 8007728:	3318      	adds	r3, #24
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d115      	bne.n	800775c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007730:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007732:	2b00      	cmp	r3, #0
 8007734:	da12      	bge.n	800775c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007736:	6879      	ldr	r1, [r7, #4]
 8007738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800773a:	4613      	mov	r3, r2
 800773c:	00db      	lsls	r3, r3, #3
 800773e:	4413      	add	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	440b      	add	r3, r1
 8007744:	3317      	adds	r3, #23
 8007746:	2201      	movs	r2, #1
 8007748:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	b2db      	uxtb	r3, r3
 800774e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007752:	b2db      	uxtb	r3, r3
 8007754:	4619      	mov	r1, r3
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 faca 	bl	8007cf0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800775c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800775e:	3301      	adds	r3, #1
 8007760:	627b      	str	r3, [r7, #36]	@ 0x24
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	791b      	ldrb	r3, [r3, #4]
 8007766:	461a      	mov	r2, r3
 8007768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776a:	4293      	cmp	r3, r2
 800776c:	d3cd      	bcc.n	800770a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	695a      	ldr	r2, [r3, #20]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800777c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4618      	mov	r0, r3
 8007784:	f004 fb9c 	bl	800bec0 <USB_ReadInterrupts>
 8007788:	4603      	mov	r3, r0
 800778a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800778e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007792:	d156      	bne.n	8007842 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007794:	2301      	movs	r3, #1
 8007796:	627b      	str	r3, [r7, #36]	@ 0x24
 8007798:	e045      	b.n	8007826 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800779a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800779c:	015a      	lsls	r2, r3, #5
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	4413      	add	r3, r2
 80077a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80077aa:	6879      	ldr	r1, [r7, #4]
 80077ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077ae:	4613      	mov	r3, r2
 80077b0:	00db      	lsls	r3, r3, #3
 80077b2:	4413      	add	r3, r2
 80077b4:	009b      	lsls	r3, r3, #2
 80077b6:	440b      	add	r3, r1
 80077b8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80077bc:	781b      	ldrb	r3, [r3, #0]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d12e      	bne.n	8007820 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80077c2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	da2b      	bge.n	8007820 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80077d4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80077d8:	429a      	cmp	r2, r3
 80077da:	d121      	bne.n	8007820 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80077dc:	6879      	ldr	r1, [r7, #4]
 80077de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077e0:	4613      	mov	r3, r2
 80077e2:	00db      	lsls	r3, r3, #3
 80077e4:	4413      	add	r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	440b      	add	r3, r1
 80077ea:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80077ee:	2201      	movs	r2, #1
 80077f0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80077f2:	6a3b      	ldr	r3, [r7, #32]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80077fe:	6a3b      	ldr	r3, [r7, #32]
 8007800:	695b      	ldr	r3, [r3, #20]
 8007802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007806:	2b00      	cmp	r3, #0
 8007808:	d10a      	bne.n	8007820 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	69fa      	ldr	r2, [r7, #28]
 8007814:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007818:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800781c:	6053      	str	r3, [r2, #4]
            break;
 800781e:	e008      	b.n	8007832 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007822:	3301      	adds	r3, #1
 8007824:	627b      	str	r3, [r7, #36]	@ 0x24
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	791b      	ldrb	r3, [r3, #4]
 800782a:	461a      	mov	r2, r3
 800782c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800782e:	4293      	cmp	r3, r2
 8007830:	d3b3      	bcc.n	800779a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	695a      	ldr	r2, [r3, #20]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8007840:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4618      	mov	r0, r3
 8007848:	f004 fb3a 	bl	800bec0 <USB_ReadInterrupts>
 800784c:	4603      	mov	r3, r0
 800784e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007856:	d10a      	bne.n	800786e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f006 ff17 	bl	800e68c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	695a      	ldr	r2, [r3, #20]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800786c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4618      	mov	r0, r3
 8007874:	f004 fb24 	bl	800bec0 <USB_ReadInterrupts>
 8007878:	4603      	mov	r3, r0
 800787a:	f003 0304 	and.w	r3, r3, #4
 800787e:	2b04      	cmp	r3, #4
 8007880:	d115      	bne.n	80078ae <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b00      	cmp	r3, #0
 8007892:	d002      	beq.n	800789a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f006 ff07 	bl	800e6a8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	6859      	ldr	r1, [r3, #4]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	69ba      	ldr	r2, [r7, #24]
 80078a6:	430a      	orrs	r2, r1
 80078a8:	605a      	str	r2, [r3, #4]
 80078aa:	e000      	b.n	80078ae <HAL_PCD_IRQHandler+0x93c>
      return;
 80078ac:	bf00      	nop
    }
  }
}
 80078ae:	3734      	adds	r7, #52	@ 0x34
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd90      	pop	{r4, r7, pc}

080078b4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	460b      	mov	r3, r1
 80078be:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d101      	bne.n	80078ce <HAL_PCD_SetAddress+0x1a>
 80078ca:	2302      	movs	r3, #2
 80078cc:	e012      	b.n	80078f4 <HAL_PCD_SetAddress+0x40>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2201      	movs	r2, #1
 80078d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	78fa      	ldrb	r2, [r7, #3]
 80078da:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	78fa      	ldrb	r2, [r7, #3]
 80078e2:	4611      	mov	r1, r2
 80078e4:	4618      	mov	r0, r3
 80078e6:	f004 fa83 	bl	800bdf0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3708      	adds	r7, #8
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	4608      	mov	r0, r1
 8007906:	4611      	mov	r1, r2
 8007908:	461a      	mov	r2, r3
 800790a:	4603      	mov	r3, r0
 800790c:	70fb      	strb	r3, [r7, #3]
 800790e:	460b      	mov	r3, r1
 8007910:	803b      	strh	r3, [r7, #0]
 8007912:	4613      	mov	r3, r2
 8007914:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007916:	2300      	movs	r3, #0
 8007918:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800791a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800791e:	2b00      	cmp	r3, #0
 8007920:	da0f      	bge.n	8007942 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007922:	78fb      	ldrb	r3, [r7, #3]
 8007924:	f003 020f 	and.w	r2, r3, #15
 8007928:	4613      	mov	r3, r2
 800792a:	00db      	lsls	r3, r3, #3
 800792c:	4413      	add	r3, r2
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	3310      	adds	r3, #16
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	4413      	add	r3, r2
 8007936:	3304      	adds	r3, #4
 8007938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2201      	movs	r2, #1
 800793e:	705a      	strb	r2, [r3, #1]
 8007940:	e00f      	b.n	8007962 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007942:	78fb      	ldrb	r3, [r7, #3]
 8007944:	f003 020f 	and.w	r2, r3, #15
 8007948:	4613      	mov	r3, r2
 800794a:	00db      	lsls	r3, r3, #3
 800794c:	4413      	add	r3, r2
 800794e:	009b      	lsls	r3, r3, #2
 8007950:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	4413      	add	r3, r2
 8007958:	3304      	adds	r3, #4
 800795a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2200      	movs	r2, #0
 8007960:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007962:	78fb      	ldrb	r3, [r7, #3]
 8007964:	f003 030f 	and.w	r3, r3, #15
 8007968:	b2da      	uxtb	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800796e:	883b      	ldrh	r3, [r7, #0]
 8007970:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	78ba      	ldrb	r2, [r7, #2]
 800797c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	785b      	ldrb	r3, [r3, #1]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d004      	beq.n	8007990 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	461a      	mov	r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007990:	78bb      	ldrb	r3, [r7, #2]
 8007992:	2b02      	cmp	r3, #2
 8007994:	d102      	bne.n	800799c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d101      	bne.n	80079aa <HAL_PCD_EP_Open+0xae>
 80079a6:	2302      	movs	r3, #2
 80079a8:	e00e      	b.n	80079c8 <HAL_PCD_EP_Open+0xcc>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	68f9      	ldr	r1, [r7, #12]
 80079b8:	4618      	mov	r0, r3
 80079ba:	f003 fc03 	bl	800b1c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80079c6:	7afb      	ldrb	r3, [r7, #11]
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	460b      	mov	r3, r1
 80079da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80079dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	da0f      	bge.n	8007a04 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079e4:	78fb      	ldrb	r3, [r7, #3]
 80079e6:	f003 020f 	and.w	r2, r3, #15
 80079ea:	4613      	mov	r3, r2
 80079ec:	00db      	lsls	r3, r3, #3
 80079ee:	4413      	add	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	3310      	adds	r3, #16
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	4413      	add	r3, r2
 80079f8:	3304      	adds	r3, #4
 80079fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2201      	movs	r2, #1
 8007a00:	705a      	strb	r2, [r3, #1]
 8007a02:	e00f      	b.n	8007a24 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a04:	78fb      	ldrb	r3, [r7, #3]
 8007a06:	f003 020f 	and.w	r2, r3, #15
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	00db      	lsls	r3, r3, #3
 8007a0e:	4413      	add	r3, r2
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	4413      	add	r3, r2
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2200      	movs	r2, #0
 8007a22:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a24:	78fb      	ldrb	r3, [r7, #3]
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	b2da      	uxtb	r2, r3
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d101      	bne.n	8007a3e <HAL_PCD_EP_Close+0x6e>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	e00e      	b.n	8007a5c <HAL_PCD_EP_Close+0x8c>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2201      	movs	r2, #1
 8007a42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68f9      	ldr	r1, [r7, #12]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f003 fc41 	bl	800b2d4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3710      	adds	r7, #16
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b086      	sub	sp, #24
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	607a      	str	r2, [r7, #4]
 8007a6e:	603b      	str	r3, [r7, #0]
 8007a70:	460b      	mov	r3, r1
 8007a72:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a74:	7afb      	ldrb	r3, [r7, #11]
 8007a76:	f003 020f 	and.w	r2, r3, #15
 8007a7a:	4613      	mov	r3, r2
 8007a7c:	00db      	lsls	r3, r3, #3
 8007a7e:	4413      	add	r3, r2
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	4413      	add	r3, r2
 8007a8a:	3304      	adds	r3, #4
 8007a8c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007aa6:	7afb      	ldrb	r3, [r7, #11]
 8007aa8:	f003 030f 	and.w	r3, r3, #15
 8007aac:	b2da      	uxtb	r2, r3
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	799b      	ldrb	r3, [r3, #6]
 8007ab6:	2b01      	cmp	r3, #1
 8007ab8:	d102      	bne.n	8007ac0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6818      	ldr	r0, [r3, #0]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	799b      	ldrb	r3, [r3, #6]
 8007ac8:	461a      	mov	r2, r3
 8007aca:	6979      	ldr	r1, [r7, #20]
 8007acc:	f003 fcde 	bl	800b48c <USB_EPStartXfer>

  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3718      	adds	r7, #24
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b083      	sub	sp, #12
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007ae6:	78fb      	ldrb	r3, [r7, #3]
 8007ae8:	f003 020f 	and.w	r2, r3, #15
 8007aec:	6879      	ldr	r1, [r7, #4]
 8007aee:	4613      	mov	r3, r2
 8007af0:	00db      	lsls	r3, r3, #3
 8007af2:	4413      	add	r3, r2
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	440b      	add	r3, r1
 8007af8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007afc:	681b      	ldr	r3, [r3, #0]
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	370c      	adds	r7, #12
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr

08007b0a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b086      	sub	sp, #24
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	60f8      	str	r0, [r7, #12]
 8007b12:	607a      	str	r2, [r7, #4]
 8007b14:	603b      	str	r3, [r7, #0]
 8007b16:	460b      	mov	r3, r1
 8007b18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b1a:	7afb      	ldrb	r3, [r7, #11]
 8007b1c:	f003 020f 	and.w	r2, r3, #15
 8007b20:	4613      	mov	r3, r2
 8007b22:	00db      	lsls	r3, r3, #3
 8007b24:	4413      	add	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	3310      	adds	r3, #16
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	3304      	adds	r3, #4
 8007b30:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	683a      	ldr	r2, [r7, #0]
 8007b3c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	2200      	movs	r2, #0
 8007b42:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	2201      	movs	r2, #1
 8007b48:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b4a:	7afb      	ldrb	r3, [r7, #11]
 8007b4c:	f003 030f 	and.w	r3, r3, #15
 8007b50:	b2da      	uxtb	r2, r3
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	799b      	ldrb	r3, [r3, #6]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d102      	bne.n	8007b64 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6818      	ldr	r0, [r3, #0]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	799b      	ldrb	r3, [r3, #6]
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	6979      	ldr	r1, [r7, #20]
 8007b70:	f003 fc8c 	bl	800b48c <USB_EPStartXfer>

  return HAL_OK;
 8007b74:	2300      	movs	r3, #0
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3718      	adds	r7, #24
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b084      	sub	sp, #16
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
 8007b86:	460b      	mov	r3, r1
 8007b88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007b8a:	78fb      	ldrb	r3, [r7, #3]
 8007b8c:	f003 030f 	and.w	r3, r3, #15
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	7912      	ldrb	r2, [r2, #4]
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d901      	bls.n	8007b9c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e04f      	b.n	8007c3c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	da0f      	bge.n	8007bc4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ba4:	78fb      	ldrb	r3, [r7, #3]
 8007ba6:	f003 020f 	and.w	r2, r3, #15
 8007baa:	4613      	mov	r3, r2
 8007bac:	00db      	lsls	r3, r3, #3
 8007bae:	4413      	add	r3, r2
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	3310      	adds	r3, #16
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	3304      	adds	r3, #4
 8007bba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	705a      	strb	r2, [r3, #1]
 8007bc2:	e00d      	b.n	8007be0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007bc4:	78fa      	ldrb	r2, [r7, #3]
 8007bc6:	4613      	mov	r3, r2
 8007bc8:	00db      	lsls	r3, r3, #3
 8007bca:	4413      	add	r3, r2
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	4413      	add	r3, r2
 8007bd6:	3304      	adds	r3, #4
 8007bd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2201      	movs	r2, #1
 8007be4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007be6:	78fb      	ldrb	r3, [r7, #3]
 8007be8:	f003 030f 	and.w	r3, r3, #15
 8007bec:	b2da      	uxtb	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d101      	bne.n	8007c00 <HAL_PCD_EP_SetStall+0x82>
 8007bfc:	2302      	movs	r3, #2
 8007bfe:	e01d      	b.n	8007c3c <HAL_PCD_EP_SetStall+0xbe>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68f9      	ldr	r1, [r7, #12]
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f004 f81a 	bl	800bc48 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007c14:	78fb      	ldrb	r3, [r7, #3]
 8007c16:	f003 030f 	and.w	r3, r3, #15
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d109      	bne.n	8007c32 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6818      	ldr	r0, [r3, #0]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	7999      	ldrb	r1, [r3, #6]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	f004 fa0b 	bl	800c048 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007c50:	78fb      	ldrb	r3, [r7, #3]
 8007c52:	f003 030f 	and.w	r3, r3, #15
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	7912      	ldrb	r2, [r2, #4]
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d901      	bls.n	8007c62 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e042      	b.n	8007ce8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007c62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	da0f      	bge.n	8007c8a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c6a:	78fb      	ldrb	r3, [r7, #3]
 8007c6c:	f003 020f 	and.w	r2, r3, #15
 8007c70:	4613      	mov	r3, r2
 8007c72:	00db      	lsls	r3, r3, #3
 8007c74:	4413      	add	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	3310      	adds	r3, #16
 8007c7a:	687a      	ldr	r2, [r7, #4]
 8007c7c:	4413      	add	r3, r2
 8007c7e:	3304      	adds	r3, #4
 8007c80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2201      	movs	r2, #1
 8007c86:	705a      	strb	r2, [r3, #1]
 8007c88:	e00f      	b.n	8007caa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007c8a:	78fb      	ldrb	r3, [r7, #3]
 8007c8c:	f003 020f 	and.w	r2, r3, #15
 8007c90:	4613      	mov	r3, r2
 8007c92:	00db      	lsls	r3, r3, #3
 8007c94:	4413      	add	r3, r2
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	4413      	add	r3, r2
 8007ca0:	3304      	adds	r3, #4
 8007ca2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007cb0:	78fb      	ldrb	r3, [r7, #3]
 8007cb2:	f003 030f 	and.w	r3, r3, #15
 8007cb6:	b2da      	uxtb	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d101      	bne.n	8007cca <HAL_PCD_EP_ClrStall+0x86>
 8007cc6:	2302      	movs	r3, #2
 8007cc8:	e00e      	b.n	8007ce8 <HAL_PCD_EP_ClrStall+0xa4>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2201      	movs	r2, #1
 8007cce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68f9      	ldr	r1, [r7, #12]
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f004 f823 	bl	800bd24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}

08007cf0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007cfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	da0c      	bge.n	8007d1e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d04:	78fb      	ldrb	r3, [r7, #3]
 8007d06:	f003 020f 	and.w	r2, r3, #15
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	00db      	lsls	r3, r3, #3
 8007d0e:	4413      	add	r3, r2
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	3310      	adds	r3, #16
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	4413      	add	r3, r2
 8007d18:	3304      	adds	r3, #4
 8007d1a:	60fb      	str	r3, [r7, #12]
 8007d1c:	e00c      	b.n	8007d38 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d1e:	78fb      	ldrb	r3, [r7, #3]
 8007d20:	f003 020f 	and.w	r2, r3, #15
 8007d24:	4613      	mov	r3, r2
 8007d26:	00db      	lsls	r3, r3, #3
 8007d28:	4413      	add	r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	4413      	add	r3, r2
 8007d34:	3304      	adds	r3, #4
 8007d36:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68f9      	ldr	r1, [r7, #12]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f003 fe42 	bl	800b9c8 <USB_EPStopXfer>
 8007d44:	4603      	mov	r3, r0
 8007d46:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007d48:	7afb      	ldrb	r3, [r7, #11]
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3710      	adds	r7, #16
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b08a      	sub	sp, #40	@ 0x28
 8007d56:	af02      	add	r7, sp, #8
 8007d58:	6078      	str	r0, [r7, #4]
 8007d5a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	4613      	mov	r3, r2
 8007d6a:	00db      	lsls	r3, r3, #3
 8007d6c:	4413      	add	r3, r2
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	3310      	adds	r3, #16
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	4413      	add	r3, r2
 8007d76:	3304      	adds	r3, #4
 8007d78:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	695a      	ldr	r2, [r3, #20]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d901      	bls.n	8007d8a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e06b      	b.n	8007e62 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	691a      	ldr	r2, [r3, #16]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	695b      	ldr	r3, [r3, #20]
 8007d92:	1ad3      	subs	r3, r2, r3
 8007d94:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	69fa      	ldr	r2, [r7, #28]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d902      	bls.n	8007da6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007da6:	69fb      	ldr	r3, [r7, #28]
 8007da8:	3303      	adds	r3, #3
 8007daa:	089b      	lsrs	r3, r3, #2
 8007dac:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007dae:	e02a      	b.n	8007e06 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	691a      	ldr	r2, [r3, #16]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	69fa      	ldr	r2, [r7, #28]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d902      	bls.n	8007dcc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007dcc:	69fb      	ldr	r3, [r7, #28]
 8007dce:	3303      	adds	r3, #3
 8007dd0:	089b      	lsrs	r3, r3, #2
 8007dd2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	68d9      	ldr	r1, [r3, #12]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007de4:	9300      	str	r3, [sp, #0]
 8007de6:	4603      	mov	r3, r0
 8007de8:	6978      	ldr	r0, [r7, #20]
 8007dea:	f003 fe97 	bl	800bb1c <USB_WritePacket>

    ep->xfer_buff  += len;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	68da      	ldr	r2, [r3, #12]
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	441a      	add	r2, r3
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	695a      	ldr	r2, [r3, #20]
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	441a      	add	r2, r3
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	015a      	lsls	r2, r3, #5
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	4413      	add	r3, r2
 8007e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e12:	699b      	ldr	r3, [r3, #24]
 8007e14:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007e16:	69ba      	ldr	r2, [r7, #24]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d809      	bhi.n	8007e30 <PCD_WriteEmptyTxFifo+0xde>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	695a      	ldr	r2, [r3, #20]
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d203      	bcs.n	8007e30 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d1bf      	bne.n	8007db0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	691a      	ldr	r2, [r3, #16]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	695b      	ldr	r3, [r3, #20]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d811      	bhi.n	8007e60 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	f003 030f 	and.w	r3, r3, #15
 8007e42:	2201      	movs	r2, #1
 8007e44:	fa02 f303 	lsl.w	r3, r2, r3
 8007e48:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	43db      	mvns	r3, r3
 8007e56:	6939      	ldr	r1, [r7, #16]
 8007e58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3720      	adds	r7, #32
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}
	...

08007e6c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b088      	sub	sp, #32
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
 8007e74:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007e80:	69fb      	ldr	r3, [r7, #28]
 8007e82:	333c      	adds	r3, #60	@ 0x3c
 8007e84:	3304      	adds	r3, #4
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	015a      	lsls	r2, r3, #5
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	4413      	add	r3, r2
 8007e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	799b      	ldrb	r3, [r3, #6]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d17b      	bne.n	8007f9a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	f003 0308 	and.w	r3, r3, #8
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d015      	beq.n	8007ed8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	4a61      	ldr	r2, [pc, #388]	@ (8008034 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	f240 80b9 	bls.w	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 80b3 	beq.w	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	015a      	lsls	r2, r3, #5
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	4413      	add	r3, r2
 8007eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ece:	461a      	mov	r2, r3
 8007ed0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ed4:	6093      	str	r3, [r2, #8]
 8007ed6:	e0a7      	b.n	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	f003 0320 	and.w	r3, r3, #32
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d009      	beq.n	8007ef6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	015a      	lsls	r2, r3, #5
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	4413      	add	r3, r2
 8007eea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eee:	461a      	mov	r2, r3
 8007ef0:	2320      	movs	r3, #32
 8007ef2:	6093      	str	r3, [r2, #8]
 8007ef4:	e098      	b.n	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f040 8093 	bne.w	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	4a4b      	ldr	r2, [pc, #300]	@ (8008034 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d90f      	bls.n	8007f2a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00a      	beq.n	8007f2a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f20:	461a      	mov	r2, r3
 8007f22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f26:	6093      	str	r3, [r2, #8]
 8007f28:	e07e      	b.n	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007f2a:	683a      	ldr	r2, [r7, #0]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	00db      	lsls	r3, r3, #3
 8007f30:	4413      	add	r3, r2
 8007f32:	009b      	lsls	r3, r3, #2
 8007f34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007f38:	687a      	ldr	r2, [r7, #4]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	3304      	adds	r3, #4
 8007f3e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6a1a      	ldr	r2, [r3, #32]
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	0159      	lsls	r1, r3, #5
 8007f48:	69bb      	ldr	r3, [r7, #24]
 8007f4a:	440b      	add	r3, r1
 8007f4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f56:	1ad2      	subs	r2, r2, r3
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d114      	bne.n	8007f8c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d109      	bne.n	8007f7e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6818      	ldr	r0, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007f74:	461a      	mov	r2, r3
 8007f76:	2101      	movs	r1, #1
 8007f78:	f004 f866 	bl	800c048 <USB_EP0_OutStart>
 8007f7c:	e006      	b.n	8007f8c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	68da      	ldr	r2, [r3, #12]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	695b      	ldr	r3, [r3, #20]
 8007f86:	441a      	add	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	4619      	mov	r1, r3
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f006 fac0 	bl	800e518 <HAL_PCD_DataOutStageCallback>
 8007f98:	e046      	b.n	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	4a26      	ldr	r2, [pc, #152]	@ (8008038 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d124      	bne.n	8007fec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00a      	beq.n	8007fc2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	015a      	lsls	r2, r3, #5
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	4413      	add	r3, r2
 8007fb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fb8:	461a      	mov	r2, r3
 8007fba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fbe:	6093      	str	r3, [r2, #8]
 8007fc0:	e032      	b.n	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	f003 0320 	and.w	r3, r3, #32
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d008      	beq.n	8007fde <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	015a      	lsls	r2, r3, #5
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd8:	461a      	mov	r2, r3
 8007fda:	2320      	movs	r3, #32
 8007fdc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f006 fa97 	bl	800e518 <HAL_PCD_DataOutStageCallback>
 8007fea:	e01d      	b.n	8008028 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d114      	bne.n	800801c <PCD_EP_OutXfrComplete_int+0x1b0>
 8007ff2:	6879      	ldr	r1, [r7, #4]
 8007ff4:	683a      	ldr	r2, [r7, #0]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	00db      	lsls	r3, r3, #3
 8007ffa:	4413      	add	r3, r2
 8007ffc:	009b      	lsls	r3, r3, #2
 8007ffe:	440b      	add	r3, r1
 8008000:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d108      	bne.n	800801c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6818      	ldr	r0, [r3, #0]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008014:	461a      	mov	r2, r3
 8008016:	2100      	movs	r1, #0
 8008018:	f004 f816 	bl	800c048 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	b2db      	uxtb	r3, r3
 8008020:	4619      	mov	r1, r3
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f006 fa78 	bl	800e518 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008028:	2300      	movs	r3, #0
}
 800802a:	4618      	mov	r0, r3
 800802c:	3720      	adds	r7, #32
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	4f54300a 	.word	0x4f54300a
 8008038:	4f54310a 	.word	0x4f54310a

0800803c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	333c      	adds	r3, #60	@ 0x3c
 8008054:	3304      	adds	r3, #4
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	4a15      	ldr	r2, [pc, #84]	@ (80080c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d90e      	bls.n	8008090 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008078:	2b00      	cmp	r3, #0
 800807a:	d009      	beq.n	8008090 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	015a      	lsls	r2, r3, #5
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	4413      	add	r3, r2
 8008084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008088:	461a      	mov	r2, r3
 800808a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800808e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f006 fa2f 	bl	800e4f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	4a0a      	ldr	r2, [pc, #40]	@ (80080c4 <PCD_EP_OutSetupPacket_int+0x88>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d90c      	bls.n	80080b8 <PCD_EP_OutSetupPacket_int+0x7c>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	799b      	ldrb	r3, [r3, #6]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d108      	bne.n	80080b8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80080b0:	461a      	mov	r2, r3
 80080b2:	2101      	movs	r1, #1
 80080b4:	f003 ffc8 	bl	800c048 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3718      	adds	r7, #24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	4f54300a 	.word	0x4f54300a

080080c8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b085      	sub	sp, #20
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	460b      	mov	r3, r1
 80080d2:	70fb      	strb	r3, [r7, #3]
 80080d4:	4613      	mov	r3, r2
 80080d6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080de:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d107      	bne.n	80080f6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80080e6:	883b      	ldrh	r3, [r7, #0]
 80080e8:	0419      	lsls	r1, r3, #16
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80080f4:	e028      	b.n	8008148 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fc:	0c1b      	lsrs	r3, r3, #16
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	4413      	add	r3, r2
 8008102:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008104:	2300      	movs	r3, #0
 8008106:	73fb      	strb	r3, [r7, #15]
 8008108:	e00d      	b.n	8008126 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	7bfb      	ldrb	r3, [r7, #15]
 8008110:	3340      	adds	r3, #64	@ 0x40
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	4413      	add	r3, r2
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	0c1b      	lsrs	r3, r3, #16
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	4413      	add	r3, r2
 800811e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008120:	7bfb      	ldrb	r3, [r7, #15]
 8008122:	3301      	adds	r3, #1
 8008124:	73fb      	strb	r3, [r7, #15]
 8008126:	7bfa      	ldrb	r2, [r7, #15]
 8008128:	78fb      	ldrb	r3, [r7, #3]
 800812a:	3b01      	subs	r3, #1
 800812c:	429a      	cmp	r2, r3
 800812e:	d3ec      	bcc.n	800810a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008130:	883b      	ldrh	r3, [r7, #0]
 8008132:	0418      	lsls	r0, r3, #16
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6819      	ldr	r1, [r3, #0]
 8008138:	78fb      	ldrb	r3, [r7, #3]
 800813a:	3b01      	subs	r3, #1
 800813c:	68ba      	ldr	r2, [r7, #8]
 800813e:	4302      	orrs	r2, r0
 8008140:	3340      	adds	r3, #64	@ 0x40
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	440b      	add	r3, r1
 8008146:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8008156:	b480      	push	{r7}
 8008158:	b083      	sub	sp, #12
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
 800815e:	460b      	mov	r3, r1
 8008160:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	887a      	ldrh	r2, [r7, #2]
 8008168:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr

08008178 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	460b      	mov	r3, r1
 8008182:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8008184:	bf00      	nop
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b086      	sub	sp, #24
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d101      	bne.n	80081a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	e267      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 0301 	and.w	r3, r3, #1
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d075      	beq.n	800829a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80081ae:	4b88      	ldr	r3, [pc, #544]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f003 030c 	and.w	r3, r3, #12
 80081b6:	2b04      	cmp	r3, #4
 80081b8:	d00c      	beq.n	80081d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081ba:	4b85      	ldr	r3, [pc, #532]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80081c2:	2b08      	cmp	r3, #8
 80081c4:	d112      	bne.n	80081ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081c6:	4b82      	ldr	r3, [pc, #520]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80081d2:	d10b      	bne.n	80081ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081d4:	4b7e      	ldr	r3, [pc, #504]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d05b      	beq.n	8008298 <HAL_RCC_OscConfig+0x108>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d157      	bne.n	8008298 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80081e8:	2301      	movs	r3, #1
 80081ea:	e242      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081f4:	d106      	bne.n	8008204 <HAL_RCC_OscConfig+0x74>
 80081f6:	4b76      	ldr	r3, [pc, #472]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a75      	ldr	r2, [pc, #468]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80081fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008200:	6013      	str	r3, [r2, #0]
 8008202:	e01d      	b.n	8008240 <HAL_RCC_OscConfig+0xb0>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800820c:	d10c      	bne.n	8008228 <HAL_RCC_OscConfig+0x98>
 800820e:	4b70      	ldr	r3, [pc, #448]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a6f      	ldr	r2, [pc, #444]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 8008214:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008218:	6013      	str	r3, [r2, #0]
 800821a:	4b6d      	ldr	r3, [pc, #436]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a6c      	ldr	r2, [pc, #432]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 8008220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008224:	6013      	str	r3, [r2, #0]
 8008226:	e00b      	b.n	8008240 <HAL_RCC_OscConfig+0xb0>
 8008228:	4b69      	ldr	r3, [pc, #420]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a68      	ldr	r2, [pc, #416]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 800822e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008232:	6013      	str	r3, [r2, #0]
 8008234:	4b66      	ldr	r3, [pc, #408]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a65      	ldr	r2, [pc, #404]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 800823a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800823e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d013      	beq.n	8008270 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008248:	f7fa fcc4 	bl	8002bd4 <HAL_GetTick>
 800824c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800824e:	e008      	b.n	8008262 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008250:	f7fa fcc0 	bl	8002bd4 <HAL_GetTick>
 8008254:	4602      	mov	r2, r0
 8008256:	693b      	ldr	r3, [r7, #16]
 8008258:	1ad3      	subs	r3, r2, r3
 800825a:	2b64      	cmp	r3, #100	@ 0x64
 800825c:	d901      	bls.n	8008262 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	e207      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008262:	4b5b      	ldr	r3, [pc, #364]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800826a:	2b00      	cmp	r3, #0
 800826c:	d0f0      	beq.n	8008250 <HAL_RCC_OscConfig+0xc0>
 800826e:	e014      	b.n	800829a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008270:	f7fa fcb0 	bl	8002bd4 <HAL_GetTick>
 8008274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008276:	e008      	b.n	800828a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008278:	f7fa fcac 	bl	8002bd4 <HAL_GetTick>
 800827c:	4602      	mov	r2, r0
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	1ad3      	subs	r3, r2, r3
 8008282:	2b64      	cmp	r3, #100	@ 0x64
 8008284:	d901      	bls.n	800828a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	e1f3      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800828a:	4b51      	ldr	r3, [pc, #324]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008292:	2b00      	cmp	r3, #0
 8008294:	d1f0      	bne.n	8008278 <HAL_RCC_OscConfig+0xe8>
 8008296:	e000      	b.n	800829a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 0302 	and.w	r3, r3, #2
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d063      	beq.n	800836e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80082a6:	4b4a      	ldr	r3, [pc, #296]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	f003 030c 	and.w	r3, r3, #12
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00b      	beq.n	80082ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082b2:	4b47      	ldr	r3, [pc, #284]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80082ba:	2b08      	cmp	r3, #8
 80082bc:	d11c      	bne.n	80082f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082be:	4b44      	ldr	r3, [pc, #272]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d116      	bne.n	80082f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082ca:	4b41      	ldr	r3, [pc, #260]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0302 	and.w	r3, r3, #2
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d005      	beq.n	80082e2 <HAL_RCC_OscConfig+0x152>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d001      	beq.n	80082e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e1c7      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082e2:	4b3b      	ldr	r3, [pc, #236]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	00db      	lsls	r3, r3, #3
 80082f0:	4937      	ldr	r1, [pc, #220]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80082f2:	4313      	orrs	r3, r2
 80082f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082f6:	e03a      	b.n	800836e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d020      	beq.n	8008342 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008300:	4b34      	ldr	r3, [pc, #208]	@ (80083d4 <HAL_RCC_OscConfig+0x244>)
 8008302:	2201      	movs	r2, #1
 8008304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008306:	f7fa fc65 	bl	8002bd4 <HAL_GetTick>
 800830a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800830c:	e008      	b.n	8008320 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800830e:	f7fa fc61 	bl	8002bd4 <HAL_GetTick>
 8008312:	4602      	mov	r2, r0
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	1ad3      	subs	r3, r2, r3
 8008318:	2b02      	cmp	r3, #2
 800831a:	d901      	bls.n	8008320 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800831c:	2303      	movs	r3, #3
 800831e:	e1a8      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008320:	4b2b      	ldr	r3, [pc, #172]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 0302 	and.w	r3, r3, #2
 8008328:	2b00      	cmp	r3, #0
 800832a:	d0f0      	beq.n	800830e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800832c:	4b28      	ldr	r3, [pc, #160]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	691b      	ldr	r3, [r3, #16]
 8008338:	00db      	lsls	r3, r3, #3
 800833a:	4925      	ldr	r1, [pc, #148]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 800833c:	4313      	orrs	r3, r2
 800833e:	600b      	str	r3, [r1, #0]
 8008340:	e015      	b.n	800836e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008342:	4b24      	ldr	r3, [pc, #144]	@ (80083d4 <HAL_RCC_OscConfig+0x244>)
 8008344:	2200      	movs	r2, #0
 8008346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008348:	f7fa fc44 	bl	8002bd4 <HAL_GetTick>
 800834c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800834e:	e008      	b.n	8008362 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008350:	f7fa fc40 	bl	8002bd4 <HAL_GetTick>
 8008354:	4602      	mov	r2, r0
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	1ad3      	subs	r3, r2, r3
 800835a:	2b02      	cmp	r3, #2
 800835c:	d901      	bls.n	8008362 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800835e:	2303      	movs	r3, #3
 8008360:	e187      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008362:	4b1b      	ldr	r3, [pc, #108]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f003 0302 	and.w	r3, r3, #2
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1f0      	bne.n	8008350 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f003 0308 	and.w	r3, r3, #8
 8008376:	2b00      	cmp	r3, #0
 8008378:	d036      	beq.n	80083e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	695b      	ldr	r3, [r3, #20]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d016      	beq.n	80083b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008382:	4b15      	ldr	r3, [pc, #84]	@ (80083d8 <HAL_RCC_OscConfig+0x248>)
 8008384:	2201      	movs	r2, #1
 8008386:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008388:	f7fa fc24 	bl	8002bd4 <HAL_GetTick>
 800838c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800838e:	e008      	b.n	80083a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008390:	f7fa fc20 	bl	8002bd4 <HAL_GetTick>
 8008394:	4602      	mov	r2, r0
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	1ad3      	subs	r3, r2, r3
 800839a:	2b02      	cmp	r3, #2
 800839c:	d901      	bls.n	80083a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800839e:	2303      	movs	r3, #3
 80083a0:	e167      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083a2:	4b0b      	ldr	r3, [pc, #44]	@ (80083d0 <HAL_RCC_OscConfig+0x240>)
 80083a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083a6:	f003 0302 	and.w	r3, r3, #2
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d0f0      	beq.n	8008390 <HAL_RCC_OscConfig+0x200>
 80083ae:	e01b      	b.n	80083e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083b0:	4b09      	ldr	r3, [pc, #36]	@ (80083d8 <HAL_RCC_OscConfig+0x248>)
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083b6:	f7fa fc0d 	bl	8002bd4 <HAL_GetTick>
 80083ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083bc:	e00e      	b.n	80083dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083be:	f7fa fc09 	bl	8002bd4 <HAL_GetTick>
 80083c2:	4602      	mov	r2, r0
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	2b02      	cmp	r3, #2
 80083ca:	d907      	bls.n	80083dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80083cc:	2303      	movs	r3, #3
 80083ce:	e150      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
 80083d0:	40023800 	.word	0x40023800
 80083d4:	42470000 	.word	0x42470000
 80083d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083dc:	4b88      	ldr	r3, [pc, #544]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80083de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083e0:	f003 0302 	and.w	r3, r3, #2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1ea      	bne.n	80083be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0304 	and.w	r3, r3, #4
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f000 8097 	beq.w	8008524 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80083f6:	2300      	movs	r3, #0
 80083f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80083fa:	4b81      	ldr	r3, [pc, #516]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80083fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008402:	2b00      	cmp	r3, #0
 8008404:	d10f      	bne.n	8008426 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008406:	2300      	movs	r3, #0
 8008408:	60bb      	str	r3, [r7, #8]
 800840a:	4b7d      	ldr	r3, [pc, #500]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 800840c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800840e:	4a7c      	ldr	r2, [pc, #496]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008410:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008414:	6413      	str	r3, [r2, #64]	@ 0x40
 8008416:	4b7a      	ldr	r3, [pc, #488]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800841e:	60bb      	str	r3, [r7, #8]
 8008420:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008422:	2301      	movs	r3, #1
 8008424:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008426:	4b77      	ldr	r3, [pc, #476]	@ (8008604 <HAL_RCC_OscConfig+0x474>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800842e:	2b00      	cmp	r3, #0
 8008430:	d118      	bne.n	8008464 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008432:	4b74      	ldr	r3, [pc, #464]	@ (8008604 <HAL_RCC_OscConfig+0x474>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a73      	ldr	r2, [pc, #460]	@ (8008604 <HAL_RCC_OscConfig+0x474>)
 8008438:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800843c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800843e:	f7fa fbc9 	bl	8002bd4 <HAL_GetTick>
 8008442:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008444:	e008      	b.n	8008458 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008446:	f7fa fbc5 	bl	8002bd4 <HAL_GetTick>
 800844a:	4602      	mov	r2, r0
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	2b02      	cmp	r3, #2
 8008452:	d901      	bls.n	8008458 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008454:	2303      	movs	r3, #3
 8008456:	e10c      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008458:	4b6a      	ldr	r3, [pc, #424]	@ (8008604 <HAL_RCC_OscConfig+0x474>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008460:	2b00      	cmp	r3, #0
 8008462:	d0f0      	beq.n	8008446 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	2b01      	cmp	r3, #1
 800846a:	d106      	bne.n	800847a <HAL_RCC_OscConfig+0x2ea>
 800846c:	4b64      	ldr	r3, [pc, #400]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 800846e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008470:	4a63      	ldr	r2, [pc, #396]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008472:	f043 0301 	orr.w	r3, r3, #1
 8008476:	6713      	str	r3, [r2, #112]	@ 0x70
 8008478:	e01c      	b.n	80084b4 <HAL_RCC_OscConfig+0x324>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	2b05      	cmp	r3, #5
 8008480:	d10c      	bne.n	800849c <HAL_RCC_OscConfig+0x30c>
 8008482:	4b5f      	ldr	r3, [pc, #380]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008486:	4a5e      	ldr	r2, [pc, #376]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008488:	f043 0304 	orr.w	r3, r3, #4
 800848c:	6713      	str	r3, [r2, #112]	@ 0x70
 800848e:	4b5c      	ldr	r3, [pc, #368]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008492:	4a5b      	ldr	r2, [pc, #364]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008494:	f043 0301 	orr.w	r3, r3, #1
 8008498:	6713      	str	r3, [r2, #112]	@ 0x70
 800849a:	e00b      	b.n	80084b4 <HAL_RCC_OscConfig+0x324>
 800849c:	4b58      	ldr	r3, [pc, #352]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 800849e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084a0:	4a57      	ldr	r2, [pc, #348]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80084a2:	f023 0301 	bic.w	r3, r3, #1
 80084a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80084a8:	4b55      	ldr	r3, [pc, #340]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80084aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084ac:	4a54      	ldr	r2, [pc, #336]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80084ae:	f023 0304 	bic.w	r3, r3, #4
 80084b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d015      	beq.n	80084e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084bc:	f7fa fb8a 	bl	8002bd4 <HAL_GetTick>
 80084c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084c2:	e00a      	b.n	80084da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084c4:	f7fa fb86 	bl	8002bd4 <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d901      	bls.n	80084da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80084d6:	2303      	movs	r3, #3
 80084d8:	e0cb      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084da:	4b49      	ldr	r3, [pc, #292]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80084dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084de:	f003 0302 	and.w	r3, r3, #2
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d0ee      	beq.n	80084c4 <HAL_RCC_OscConfig+0x334>
 80084e6:	e014      	b.n	8008512 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084e8:	f7fa fb74 	bl	8002bd4 <HAL_GetTick>
 80084ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084ee:	e00a      	b.n	8008506 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084f0:	f7fa fb70 	bl	8002bd4 <HAL_GetTick>
 80084f4:	4602      	mov	r2, r0
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	1ad3      	subs	r3, r2, r3
 80084fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084fe:	4293      	cmp	r3, r2
 8008500:	d901      	bls.n	8008506 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008502:	2303      	movs	r3, #3
 8008504:	e0b5      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008506:	4b3e      	ldr	r3, [pc, #248]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800850a:	f003 0302 	and.w	r3, r3, #2
 800850e:	2b00      	cmp	r3, #0
 8008510:	d1ee      	bne.n	80084f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008512:	7dfb      	ldrb	r3, [r7, #23]
 8008514:	2b01      	cmp	r3, #1
 8008516:	d105      	bne.n	8008524 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008518:	4b39      	ldr	r3, [pc, #228]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 800851a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800851c:	4a38      	ldr	r2, [pc, #224]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 800851e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008522:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 80a1 	beq.w	8008670 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800852e:	4b34      	ldr	r3, [pc, #208]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	f003 030c 	and.w	r3, r3, #12
 8008536:	2b08      	cmp	r3, #8
 8008538:	d05c      	beq.n	80085f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	699b      	ldr	r3, [r3, #24]
 800853e:	2b02      	cmp	r3, #2
 8008540:	d141      	bne.n	80085c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008542:	4b31      	ldr	r3, [pc, #196]	@ (8008608 <HAL_RCC_OscConfig+0x478>)
 8008544:	2200      	movs	r2, #0
 8008546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008548:	f7fa fb44 	bl	8002bd4 <HAL_GetTick>
 800854c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800854e:	e008      	b.n	8008562 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008550:	f7fa fb40 	bl	8002bd4 <HAL_GetTick>
 8008554:	4602      	mov	r2, r0
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	2b02      	cmp	r3, #2
 800855c:	d901      	bls.n	8008562 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e087      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008562:	4b27      	ldr	r3, [pc, #156]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1f0      	bne.n	8008550 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	69da      	ldr	r2, [r3, #28]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6a1b      	ldr	r3, [r3, #32]
 8008576:	431a      	orrs	r2, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800857c:	019b      	lsls	r3, r3, #6
 800857e:	431a      	orrs	r2, r3
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008584:	085b      	lsrs	r3, r3, #1
 8008586:	3b01      	subs	r3, #1
 8008588:	041b      	lsls	r3, r3, #16
 800858a:	431a      	orrs	r2, r3
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008590:	061b      	lsls	r3, r3, #24
 8008592:	491b      	ldr	r1, [pc, #108]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 8008594:	4313      	orrs	r3, r2
 8008596:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008598:	4b1b      	ldr	r3, [pc, #108]	@ (8008608 <HAL_RCC_OscConfig+0x478>)
 800859a:	2201      	movs	r2, #1
 800859c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800859e:	f7fa fb19 	bl	8002bd4 <HAL_GetTick>
 80085a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085a4:	e008      	b.n	80085b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085a6:	f7fa fb15 	bl	8002bd4 <HAL_GetTick>
 80085aa:	4602      	mov	r2, r0
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	2b02      	cmp	r3, #2
 80085b2:	d901      	bls.n	80085b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80085b4:	2303      	movs	r3, #3
 80085b6:	e05c      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80085b8:	4b11      	ldr	r3, [pc, #68]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d0f0      	beq.n	80085a6 <HAL_RCC_OscConfig+0x416>
 80085c4:	e054      	b.n	8008670 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085c6:	4b10      	ldr	r3, [pc, #64]	@ (8008608 <HAL_RCC_OscConfig+0x478>)
 80085c8:	2200      	movs	r2, #0
 80085ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085cc:	f7fa fb02 	bl	8002bd4 <HAL_GetTick>
 80085d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085d2:	e008      	b.n	80085e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085d4:	f7fa fafe 	bl	8002bd4 <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	2b02      	cmp	r3, #2
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e045      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085e6:	4b06      	ldr	r3, [pc, #24]	@ (8008600 <HAL_RCC_OscConfig+0x470>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d1f0      	bne.n	80085d4 <HAL_RCC_OscConfig+0x444>
 80085f2:	e03d      	b.n	8008670 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	699b      	ldr	r3, [r3, #24]
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d107      	bne.n	800860c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	e038      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
 8008600:	40023800 	.word	0x40023800
 8008604:	40007000 	.word	0x40007000
 8008608:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800860c:	4b1b      	ldr	r3, [pc, #108]	@ (800867c <HAL_RCC_OscConfig+0x4ec>)
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	699b      	ldr	r3, [r3, #24]
 8008616:	2b01      	cmp	r3, #1
 8008618:	d028      	beq.n	800866c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008624:	429a      	cmp	r2, r3
 8008626:	d121      	bne.n	800866c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008632:	429a      	cmp	r2, r3
 8008634:	d11a      	bne.n	800866c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800863c:	4013      	ands	r3, r2
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008642:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008644:	4293      	cmp	r3, r2
 8008646:	d111      	bne.n	800866c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008652:	085b      	lsrs	r3, r3, #1
 8008654:	3b01      	subs	r3, #1
 8008656:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008658:	429a      	cmp	r2, r3
 800865a:	d107      	bne.n	800866c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008666:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008668:	429a      	cmp	r2, r3
 800866a:	d001      	beq.n	8008670 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	e000      	b.n	8008672 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008670:	2300      	movs	r3, #0
}
 8008672:	4618      	mov	r0, r3
 8008674:	3718      	adds	r7, #24
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	40023800 	.word	0x40023800

08008680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d101      	bne.n	8008694 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008690:	2301      	movs	r3, #1
 8008692:	e0cc      	b.n	800882e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008694:	4b68      	ldr	r3, [pc, #416]	@ (8008838 <HAL_RCC_ClockConfig+0x1b8>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f003 0307 	and.w	r3, r3, #7
 800869c:	683a      	ldr	r2, [r7, #0]
 800869e:	429a      	cmp	r2, r3
 80086a0:	d90c      	bls.n	80086bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086a2:	4b65      	ldr	r3, [pc, #404]	@ (8008838 <HAL_RCC_ClockConfig+0x1b8>)
 80086a4:	683a      	ldr	r2, [r7, #0]
 80086a6:	b2d2      	uxtb	r2, r2
 80086a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80086aa:	4b63      	ldr	r3, [pc, #396]	@ (8008838 <HAL_RCC_ClockConfig+0x1b8>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f003 0307 	and.w	r3, r3, #7
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	429a      	cmp	r2, r3
 80086b6:	d001      	beq.n	80086bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e0b8      	b.n	800882e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f003 0302 	and.w	r3, r3, #2
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d020      	beq.n	800870a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f003 0304 	and.w	r3, r3, #4
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d005      	beq.n	80086e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80086d4:	4b59      	ldr	r3, [pc, #356]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	4a58      	ldr	r2, [pc, #352]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80086da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80086de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0308 	and.w	r3, r3, #8
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d005      	beq.n	80086f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80086ec:	4b53      	ldr	r3, [pc, #332]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	4a52      	ldr	r2, [pc, #328]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80086f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80086f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086f8:	4b50      	ldr	r3, [pc, #320]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80086fa:	689b      	ldr	r3, [r3, #8]
 80086fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	494d      	ldr	r1, [pc, #308]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 8008706:	4313      	orrs	r3, r2
 8008708:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f003 0301 	and.w	r3, r3, #1
 8008712:	2b00      	cmp	r3, #0
 8008714:	d044      	beq.n	80087a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	2b01      	cmp	r3, #1
 800871c:	d107      	bne.n	800872e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800871e:	4b47      	ldr	r3, [pc, #284]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008726:	2b00      	cmp	r3, #0
 8008728:	d119      	bne.n	800875e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e07f      	b.n	800882e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	2b02      	cmp	r3, #2
 8008734:	d003      	beq.n	800873e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800873a:	2b03      	cmp	r3, #3
 800873c:	d107      	bne.n	800874e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800873e:	4b3f      	ldr	r3, [pc, #252]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008746:	2b00      	cmp	r3, #0
 8008748:	d109      	bne.n	800875e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	e06f      	b.n	800882e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800874e:	4b3b      	ldr	r3, [pc, #236]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f003 0302 	and.w	r3, r3, #2
 8008756:	2b00      	cmp	r3, #0
 8008758:	d101      	bne.n	800875e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800875a:	2301      	movs	r3, #1
 800875c:	e067      	b.n	800882e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800875e:	4b37      	ldr	r3, [pc, #220]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 8008760:	689b      	ldr	r3, [r3, #8]
 8008762:	f023 0203 	bic.w	r2, r3, #3
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	4934      	ldr	r1, [pc, #208]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 800876c:	4313      	orrs	r3, r2
 800876e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008770:	f7fa fa30 	bl	8002bd4 <HAL_GetTick>
 8008774:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008776:	e00a      	b.n	800878e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008778:	f7fa fa2c 	bl	8002bd4 <HAL_GetTick>
 800877c:	4602      	mov	r2, r0
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	1ad3      	subs	r3, r2, r3
 8008782:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008786:	4293      	cmp	r3, r2
 8008788:	d901      	bls.n	800878e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e04f      	b.n	800882e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800878e:	4b2b      	ldr	r3, [pc, #172]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	f003 020c 	and.w	r2, r3, #12
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	429a      	cmp	r2, r3
 800879e:	d1eb      	bne.n	8008778 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80087a0:	4b25      	ldr	r3, [pc, #148]	@ (8008838 <HAL_RCC_ClockConfig+0x1b8>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f003 0307 	and.w	r3, r3, #7
 80087a8:	683a      	ldr	r2, [r7, #0]
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d20c      	bcs.n	80087c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087ae:	4b22      	ldr	r3, [pc, #136]	@ (8008838 <HAL_RCC_ClockConfig+0x1b8>)
 80087b0:	683a      	ldr	r2, [r7, #0]
 80087b2:	b2d2      	uxtb	r2, r2
 80087b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087b6:	4b20      	ldr	r3, [pc, #128]	@ (8008838 <HAL_RCC_ClockConfig+0x1b8>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 0307 	and.w	r3, r3, #7
 80087be:	683a      	ldr	r2, [r7, #0]
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d001      	beq.n	80087c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	e032      	b.n	800882e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d008      	beq.n	80087e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80087d4:	4b19      	ldr	r3, [pc, #100]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	4916      	ldr	r1, [pc, #88]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80087e2:	4313      	orrs	r3, r2
 80087e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0308 	and.w	r3, r3, #8
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d009      	beq.n	8008806 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80087f2:	4b12      	ldr	r3, [pc, #72]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 80087f4:	689b      	ldr	r3, [r3, #8]
 80087f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	691b      	ldr	r3, [r3, #16]
 80087fe:	00db      	lsls	r3, r3, #3
 8008800:	490e      	ldr	r1, [pc, #56]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 8008802:	4313      	orrs	r3, r2
 8008804:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008806:	f000 f821 	bl	800884c <HAL_RCC_GetSysClockFreq>
 800880a:	4602      	mov	r2, r0
 800880c:	4b0b      	ldr	r3, [pc, #44]	@ (800883c <HAL_RCC_ClockConfig+0x1bc>)
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	091b      	lsrs	r3, r3, #4
 8008812:	f003 030f 	and.w	r3, r3, #15
 8008816:	490a      	ldr	r1, [pc, #40]	@ (8008840 <HAL_RCC_ClockConfig+0x1c0>)
 8008818:	5ccb      	ldrb	r3, [r1, r3]
 800881a:	fa22 f303 	lsr.w	r3, r2, r3
 800881e:	4a09      	ldr	r2, [pc, #36]	@ (8008844 <HAL_RCC_ClockConfig+0x1c4>)
 8008820:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008822:	4b09      	ldr	r3, [pc, #36]	@ (8008848 <HAL_RCC_ClockConfig+0x1c8>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4618      	mov	r0, r3
 8008828:	f7fa f990 	bl	8002b4c <HAL_InitTick>

  return HAL_OK;
 800882c:	2300      	movs	r3, #0
}
 800882e:	4618      	mov	r0, r3
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	40023c00 	.word	0x40023c00
 800883c:	40023800 	.word	0x40023800
 8008840:	08011d34 	.word	0x08011d34
 8008844:	20000014 	.word	0x20000014
 8008848:	20000018 	.word	0x20000018

0800884c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800884c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008850:	b094      	sub	sp, #80	@ 0x50
 8008852:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008854:	2300      	movs	r3, #0
 8008856:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8008858:	2300      	movs	r3, #0
 800885a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800885c:	2300      	movs	r3, #0
 800885e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008860:	2300      	movs	r3, #0
 8008862:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008864:	4b79      	ldr	r3, [pc, #484]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	f003 030c 	and.w	r3, r3, #12
 800886c:	2b08      	cmp	r3, #8
 800886e:	d00d      	beq.n	800888c <HAL_RCC_GetSysClockFreq+0x40>
 8008870:	2b08      	cmp	r3, #8
 8008872:	f200 80e1 	bhi.w	8008a38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008876:	2b00      	cmp	r3, #0
 8008878:	d002      	beq.n	8008880 <HAL_RCC_GetSysClockFreq+0x34>
 800887a:	2b04      	cmp	r3, #4
 800887c:	d003      	beq.n	8008886 <HAL_RCC_GetSysClockFreq+0x3a>
 800887e:	e0db      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008880:	4b73      	ldr	r3, [pc, #460]	@ (8008a50 <HAL_RCC_GetSysClockFreq+0x204>)
 8008882:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008884:	e0db      	b.n	8008a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008886:	4b72      	ldr	r3, [pc, #456]	@ (8008a50 <HAL_RCC_GetSysClockFreq+0x204>)
 8008888:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800888a:	e0d8      	b.n	8008a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800888c:	4b6f      	ldr	r3, [pc, #444]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x200>)
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008894:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008896:	4b6d      	ldr	r3, [pc, #436]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d063      	beq.n	800896a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80088a2:	4b6a      	ldr	r3, [pc, #424]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x200>)
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	099b      	lsrs	r3, r3, #6
 80088a8:	2200      	movs	r2, #0
 80088aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80088ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80088ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80088b6:	2300      	movs	r3, #0
 80088b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80088be:	4622      	mov	r2, r4
 80088c0:	462b      	mov	r3, r5
 80088c2:	f04f 0000 	mov.w	r0, #0
 80088c6:	f04f 0100 	mov.w	r1, #0
 80088ca:	0159      	lsls	r1, r3, #5
 80088cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80088d0:	0150      	lsls	r0, r2, #5
 80088d2:	4602      	mov	r2, r0
 80088d4:	460b      	mov	r3, r1
 80088d6:	4621      	mov	r1, r4
 80088d8:	1a51      	subs	r1, r2, r1
 80088da:	6139      	str	r1, [r7, #16]
 80088dc:	4629      	mov	r1, r5
 80088de:	eb63 0301 	sbc.w	r3, r3, r1
 80088e2:	617b      	str	r3, [r7, #20]
 80088e4:	f04f 0200 	mov.w	r2, #0
 80088e8:	f04f 0300 	mov.w	r3, #0
 80088ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80088f0:	4659      	mov	r1, fp
 80088f2:	018b      	lsls	r3, r1, #6
 80088f4:	4651      	mov	r1, sl
 80088f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80088fa:	4651      	mov	r1, sl
 80088fc:	018a      	lsls	r2, r1, #6
 80088fe:	4651      	mov	r1, sl
 8008900:	ebb2 0801 	subs.w	r8, r2, r1
 8008904:	4659      	mov	r1, fp
 8008906:	eb63 0901 	sbc.w	r9, r3, r1
 800890a:	f04f 0200 	mov.w	r2, #0
 800890e:	f04f 0300 	mov.w	r3, #0
 8008912:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008916:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800891a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800891e:	4690      	mov	r8, r2
 8008920:	4699      	mov	r9, r3
 8008922:	4623      	mov	r3, r4
 8008924:	eb18 0303 	adds.w	r3, r8, r3
 8008928:	60bb      	str	r3, [r7, #8]
 800892a:	462b      	mov	r3, r5
 800892c:	eb49 0303 	adc.w	r3, r9, r3
 8008930:	60fb      	str	r3, [r7, #12]
 8008932:	f04f 0200 	mov.w	r2, #0
 8008936:	f04f 0300 	mov.w	r3, #0
 800893a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800893e:	4629      	mov	r1, r5
 8008940:	028b      	lsls	r3, r1, #10
 8008942:	4621      	mov	r1, r4
 8008944:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008948:	4621      	mov	r1, r4
 800894a:	028a      	lsls	r2, r1, #10
 800894c:	4610      	mov	r0, r2
 800894e:	4619      	mov	r1, r3
 8008950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008952:	2200      	movs	r2, #0
 8008954:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008956:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008958:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800895c:	f7f8 f94c 	bl	8000bf8 <__aeabi_uldivmod>
 8008960:	4602      	mov	r2, r0
 8008962:	460b      	mov	r3, r1
 8008964:	4613      	mov	r3, r2
 8008966:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008968:	e058      	b.n	8008a1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800896a:	4b38      	ldr	r3, [pc, #224]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x200>)
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	099b      	lsrs	r3, r3, #6
 8008970:	2200      	movs	r2, #0
 8008972:	4618      	mov	r0, r3
 8008974:	4611      	mov	r1, r2
 8008976:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800897a:	623b      	str	r3, [r7, #32]
 800897c:	2300      	movs	r3, #0
 800897e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008980:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008984:	4642      	mov	r2, r8
 8008986:	464b      	mov	r3, r9
 8008988:	f04f 0000 	mov.w	r0, #0
 800898c:	f04f 0100 	mov.w	r1, #0
 8008990:	0159      	lsls	r1, r3, #5
 8008992:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008996:	0150      	lsls	r0, r2, #5
 8008998:	4602      	mov	r2, r0
 800899a:	460b      	mov	r3, r1
 800899c:	4641      	mov	r1, r8
 800899e:	ebb2 0a01 	subs.w	sl, r2, r1
 80089a2:	4649      	mov	r1, r9
 80089a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80089a8:	f04f 0200 	mov.w	r2, #0
 80089ac:	f04f 0300 	mov.w	r3, #0
 80089b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80089b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80089b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80089bc:	ebb2 040a 	subs.w	r4, r2, sl
 80089c0:	eb63 050b 	sbc.w	r5, r3, fp
 80089c4:	f04f 0200 	mov.w	r2, #0
 80089c8:	f04f 0300 	mov.w	r3, #0
 80089cc:	00eb      	lsls	r3, r5, #3
 80089ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80089d2:	00e2      	lsls	r2, r4, #3
 80089d4:	4614      	mov	r4, r2
 80089d6:	461d      	mov	r5, r3
 80089d8:	4643      	mov	r3, r8
 80089da:	18e3      	adds	r3, r4, r3
 80089dc:	603b      	str	r3, [r7, #0]
 80089de:	464b      	mov	r3, r9
 80089e0:	eb45 0303 	adc.w	r3, r5, r3
 80089e4:	607b      	str	r3, [r7, #4]
 80089e6:	f04f 0200 	mov.w	r2, #0
 80089ea:	f04f 0300 	mov.w	r3, #0
 80089ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80089f2:	4629      	mov	r1, r5
 80089f4:	028b      	lsls	r3, r1, #10
 80089f6:	4621      	mov	r1, r4
 80089f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80089fc:	4621      	mov	r1, r4
 80089fe:	028a      	lsls	r2, r1, #10
 8008a00:	4610      	mov	r0, r2
 8008a02:	4619      	mov	r1, r3
 8008a04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a06:	2200      	movs	r2, #0
 8008a08:	61bb      	str	r3, [r7, #24]
 8008a0a:	61fa      	str	r2, [r7, #28]
 8008a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008a10:	f7f8 f8f2 	bl	8000bf8 <__aeabi_uldivmod>
 8008a14:	4602      	mov	r2, r0
 8008a16:	460b      	mov	r3, r1
 8008a18:	4613      	mov	r3, r2
 8008a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	0c1b      	lsrs	r3, r3, #16
 8008a22:	f003 0303 	and.w	r3, r3, #3
 8008a26:	3301      	adds	r3, #1
 8008a28:	005b      	lsls	r3, r3, #1
 8008a2a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008a2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a34:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008a36:	e002      	b.n	8008a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008a38:	4b05      	ldr	r3, [pc, #20]	@ (8008a50 <HAL_RCC_GetSysClockFreq+0x204>)
 8008a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008a3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008a3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3750      	adds	r7, #80	@ 0x50
 8008a44:	46bd      	mov	sp, r7
 8008a46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a4a:	bf00      	nop
 8008a4c:	40023800 	.word	0x40023800
 8008a50:	00f42400 	.word	0x00f42400

08008a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a54:	b480      	push	{r7}
 8008a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a58:	4b03      	ldr	r3, [pc, #12]	@ (8008a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
 8008a66:	bf00      	nop
 8008a68:	20000014 	.word	0x20000014

08008a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008a70:	f7ff fff0 	bl	8008a54 <HAL_RCC_GetHCLKFreq>
 8008a74:	4602      	mov	r2, r0
 8008a76:	4b05      	ldr	r3, [pc, #20]	@ (8008a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	0a9b      	lsrs	r3, r3, #10
 8008a7c:	f003 0307 	and.w	r3, r3, #7
 8008a80:	4903      	ldr	r1, [pc, #12]	@ (8008a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a82:	5ccb      	ldrb	r3, [r1, r3]
 8008a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	bd80      	pop	{r7, pc}
 8008a8c:	40023800 	.word	0x40023800
 8008a90:	08011d44 	.word	0x08011d44

08008a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008a98:	f7ff ffdc 	bl	8008a54 <HAL_RCC_GetHCLKFreq>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	4b05      	ldr	r3, [pc, #20]	@ (8008ab4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	0b5b      	lsrs	r3, r3, #13
 8008aa4:	f003 0307 	and.w	r3, r3, #7
 8008aa8:	4903      	ldr	r1, [pc, #12]	@ (8008ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008aaa:	5ccb      	ldrb	r3, [r1, r3]
 8008aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	bd80      	pop	{r7, pc}
 8008ab4:	40023800 	.word	0x40023800
 8008ab8:	08011d44 	.word	0x08011d44

08008abc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d101      	bne.n	8008ace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	e041      	b.n	8008b52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d106      	bne.n	8008ae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f7f9 fdbc 	bl	8002660 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681a      	ldr	r2, [r3, #0]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	3304      	adds	r3, #4
 8008af8:	4619      	mov	r1, r3
 8008afa:	4610      	mov	r0, r2
 8008afc:	f000 fc3c 	bl	8009378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2201      	movs	r2, #1
 8008b44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3708      	adds	r7, #8
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
	...

08008b5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b085      	sub	sp, #20
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d001      	beq.n	8008b74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e044      	b.n	8008bfe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2202      	movs	r2, #2
 8008b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68da      	ldr	r2, [r3, #12]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f042 0201 	orr.w	r2, r2, #1
 8008b8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a1e      	ldr	r2, [pc, #120]	@ (8008c0c <HAL_TIM_Base_Start_IT+0xb0>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d018      	beq.n	8008bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b9e:	d013      	beq.n	8008bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a1a      	ldr	r2, [pc, #104]	@ (8008c10 <HAL_TIM_Base_Start_IT+0xb4>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d00e      	beq.n	8008bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a19      	ldr	r2, [pc, #100]	@ (8008c14 <HAL_TIM_Base_Start_IT+0xb8>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d009      	beq.n	8008bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a17      	ldr	r2, [pc, #92]	@ (8008c18 <HAL_TIM_Base_Start_IT+0xbc>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d004      	beq.n	8008bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a16      	ldr	r2, [pc, #88]	@ (8008c1c <HAL_TIM_Base_Start_IT+0xc0>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d111      	bne.n	8008bec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	689b      	ldr	r3, [r3, #8]
 8008bce:	f003 0307 	and.w	r3, r3, #7
 8008bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2b06      	cmp	r3, #6
 8008bd8:	d010      	beq.n	8008bfc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f042 0201 	orr.w	r2, r2, #1
 8008be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bea:	e007      	b.n	8008bfc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681a      	ldr	r2, [r3, #0]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f042 0201 	orr.w	r2, r2, #1
 8008bfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3714      	adds	r7, #20
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr
 8008c0a:	bf00      	nop
 8008c0c:	40010000 	.word	0x40010000
 8008c10:	40000400 	.word	0x40000400
 8008c14:	40000800 	.word	0x40000800
 8008c18:	40000c00 	.word	0x40000c00
 8008c1c:	40014000 	.word	0x40014000

08008c20 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d101      	bne.n	8008c32 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e041      	b.n	8008cb6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d106      	bne.n	8008c4c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 f839 	bl	8008cbe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2202      	movs	r2, #2
 8008c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	3304      	adds	r3, #4
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	4610      	mov	r0, r2
 8008c60:	f000 fb8a 	bl	8009378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2201      	movs	r2, #1
 8008c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3708      	adds	r7, #8
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b083      	sub	sp, #12
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008cc6:	bf00      	nop
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr
	...

08008cd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d109      	bne.n	8008cf8 <HAL_TIM_PWM_Start+0x24>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	bf14      	ite	ne
 8008cf0:	2301      	movne	r3, #1
 8008cf2:	2300      	moveq	r3, #0
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	e022      	b.n	8008d3e <HAL_TIM_PWM_Start+0x6a>
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	2b04      	cmp	r3, #4
 8008cfc:	d109      	bne.n	8008d12 <HAL_TIM_PWM_Start+0x3e>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	bf14      	ite	ne
 8008d0a:	2301      	movne	r3, #1
 8008d0c:	2300      	moveq	r3, #0
 8008d0e:	b2db      	uxtb	r3, r3
 8008d10:	e015      	b.n	8008d3e <HAL_TIM_PWM_Start+0x6a>
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	2b08      	cmp	r3, #8
 8008d16:	d109      	bne.n	8008d2c <HAL_TIM_PWM_Start+0x58>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d1e:	b2db      	uxtb	r3, r3
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	bf14      	ite	ne
 8008d24:	2301      	movne	r3, #1
 8008d26:	2300      	moveq	r3, #0
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	e008      	b.n	8008d3e <HAL_TIM_PWM_Start+0x6a>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	bf14      	ite	ne
 8008d38:	2301      	movne	r3, #1
 8008d3a:	2300      	moveq	r3, #0
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d001      	beq.n	8008d46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e068      	b.n	8008e18 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d104      	bne.n	8008d56 <HAL_TIM_PWM_Start+0x82>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2202      	movs	r2, #2
 8008d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d54:	e013      	b.n	8008d7e <HAL_TIM_PWM_Start+0xaa>
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	2b04      	cmp	r3, #4
 8008d5a:	d104      	bne.n	8008d66 <HAL_TIM_PWM_Start+0x92>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2202      	movs	r2, #2
 8008d60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d64:	e00b      	b.n	8008d7e <HAL_TIM_PWM_Start+0xaa>
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	2b08      	cmp	r3, #8
 8008d6a:	d104      	bne.n	8008d76 <HAL_TIM_PWM_Start+0xa2>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2202      	movs	r2, #2
 8008d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d74:	e003      	b.n	8008d7e <HAL_TIM_PWM_Start+0xaa>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2202      	movs	r2, #2
 8008d7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2201      	movs	r2, #1
 8008d84:	6839      	ldr	r1, [r7, #0]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f000 fda8 	bl	80098dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a23      	ldr	r2, [pc, #140]	@ (8008e20 <HAL_TIM_PWM_Start+0x14c>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d107      	bne.n	8008da6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008da4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a1d      	ldr	r2, [pc, #116]	@ (8008e20 <HAL_TIM_PWM_Start+0x14c>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d018      	beq.n	8008de2 <HAL_TIM_PWM_Start+0x10e>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008db8:	d013      	beq.n	8008de2 <HAL_TIM_PWM_Start+0x10e>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a19      	ldr	r2, [pc, #100]	@ (8008e24 <HAL_TIM_PWM_Start+0x150>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d00e      	beq.n	8008de2 <HAL_TIM_PWM_Start+0x10e>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a17      	ldr	r2, [pc, #92]	@ (8008e28 <HAL_TIM_PWM_Start+0x154>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d009      	beq.n	8008de2 <HAL_TIM_PWM_Start+0x10e>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a16      	ldr	r2, [pc, #88]	@ (8008e2c <HAL_TIM_PWM_Start+0x158>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d004      	beq.n	8008de2 <HAL_TIM_PWM_Start+0x10e>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a14      	ldr	r2, [pc, #80]	@ (8008e30 <HAL_TIM_PWM_Start+0x15c>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d111      	bne.n	8008e06 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	f003 0307 	and.w	r3, r3, #7
 8008dec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2b06      	cmp	r3, #6
 8008df2:	d010      	beq.n	8008e16 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f042 0201 	orr.w	r2, r2, #1
 8008e02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e04:	e007      	b.n	8008e16 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f042 0201 	orr.w	r2, r2, #1
 8008e14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e16:	2300      	movs	r3, #0
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3710      	adds	r7, #16
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	40010000 	.word	0x40010000
 8008e24:	40000400 	.word	0x40000400
 8008e28:	40000800 	.word	0x40000800
 8008e2c:	40000c00 	.word	0x40000c00
 8008e30:	40014000 	.word	0x40014000

08008e34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	f003 0302 	and.w	r3, r3, #2
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d020      	beq.n	8008e98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f003 0302 	and.w	r3, r3, #2
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d01b      	beq.n	8008e98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f06f 0202 	mvn.w	r2, #2
 8008e68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	699b      	ldr	r3, [r3, #24]
 8008e76:	f003 0303 	and.w	r3, r3, #3
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d003      	beq.n	8008e86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 fa5b 	bl	800933a <HAL_TIM_IC_CaptureCallback>
 8008e84:	e005      	b.n	8008e92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fa4d 	bl	8009326 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 fa5e 	bl	800934e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2200      	movs	r2, #0
 8008e96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f003 0304 	and.w	r3, r3, #4
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d020      	beq.n	8008ee4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f003 0304 	and.w	r3, r3, #4
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d01b      	beq.n	8008ee4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f06f 0204 	mvn.w	r2, #4
 8008eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2202      	movs	r2, #2
 8008eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	699b      	ldr	r3, [r3, #24]
 8008ec2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d003      	beq.n	8008ed2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 fa35 	bl	800933a <HAL_TIM_IC_CaptureCallback>
 8008ed0:	e005      	b.n	8008ede <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 fa27 	bl	8009326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f000 fa38 	bl	800934e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	f003 0308 	and.w	r3, r3, #8
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d020      	beq.n	8008f30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	f003 0308 	and.w	r3, r3, #8
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d01b      	beq.n	8008f30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f06f 0208 	mvn.w	r2, #8
 8008f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2204      	movs	r2, #4
 8008f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	f003 0303 	and.w	r3, r3, #3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d003      	beq.n	8008f1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 fa0f 	bl	800933a <HAL_TIM_IC_CaptureCallback>
 8008f1c:	e005      	b.n	8008f2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f000 fa01 	bl	8009326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fa12 	bl	800934e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	f003 0310 	and.w	r3, r3, #16
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d020      	beq.n	8008f7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f003 0310 	and.w	r3, r3, #16
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d01b      	beq.n	8008f7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f06f 0210 	mvn.w	r2, #16
 8008f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2208      	movs	r2, #8
 8008f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	69db      	ldr	r3, [r3, #28]
 8008f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d003      	beq.n	8008f6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 f9e9 	bl	800933a <HAL_TIM_IC_CaptureCallback>
 8008f68:	e005      	b.n	8008f76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f9db 	bl	8009326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f9ec 	bl	800934e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	f003 0301 	and.w	r3, r3, #1
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d00c      	beq.n	8008fa0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f003 0301 	and.w	r3, r3, #1
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d007      	beq.n	8008fa0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f06f 0201 	mvn.w	r2, #1
 8008f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f7f7 ffa4 	bl	8000ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d00c      	beq.n	8008fc4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d007      	beq.n	8008fc4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 fd2a 	bl	8009a18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00c      	beq.n	8008fe8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d007      	beq.n	8008fe8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 f9bd 	bl	8009362 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	f003 0320 	and.w	r3, r3, #32
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00c      	beq.n	800900c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f003 0320 	and.w	r3, r3, #32
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d007      	beq.n	800900c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f06f 0220 	mvn.w	r2, #32
 8009004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f000 fcfc 	bl	8009a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800900c:	bf00      	nop
 800900e:	3710      	adds	r7, #16
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b086      	sub	sp, #24
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009020:	2300      	movs	r3, #0
 8009022:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800902a:	2b01      	cmp	r3, #1
 800902c:	d101      	bne.n	8009032 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800902e:	2302      	movs	r3, #2
 8009030:	e0ae      	b.n	8009190 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2201      	movs	r2, #1
 8009036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2b0c      	cmp	r3, #12
 800903e:	f200 809f 	bhi.w	8009180 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009042:	a201      	add	r2, pc, #4	@ (adr r2, 8009048 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009048:	0800907d 	.word	0x0800907d
 800904c:	08009181 	.word	0x08009181
 8009050:	08009181 	.word	0x08009181
 8009054:	08009181 	.word	0x08009181
 8009058:	080090bd 	.word	0x080090bd
 800905c:	08009181 	.word	0x08009181
 8009060:	08009181 	.word	0x08009181
 8009064:	08009181 	.word	0x08009181
 8009068:	080090ff 	.word	0x080090ff
 800906c:	08009181 	.word	0x08009181
 8009070:	08009181 	.word	0x08009181
 8009074:	08009181 	.word	0x08009181
 8009078:	0800913f 	.word	0x0800913f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	68b9      	ldr	r1, [r7, #8]
 8009082:	4618      	mov	r0, r3
 8009084:	f000 fa04 	bl	8009490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	699a      	ldr	r2, [r3, #24]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f042 0208 	orr.w	r2, r2, #8
 8009096:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	699a      	ldr	r2, [r3, #24]
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f022 0204 	bic.w	r2, r2, #4
 80090a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	6999      	ldr	r1, [r3, #24]
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	691a      	ldr	r2, [r3, #16]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	430a      	orrs	r2, r1
 80090b8:	619a      	str	r2, [r3, #24]
      break;
 80090ba:	e064      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68b9      	ldr	r1, [r7, #8]
 80090c2:	4618      	mov	r0, r3
 80090c4:	f000 fa4a 	bl	800955c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	699a      	ldr	r2, [r3, #24]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80090d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	699a      	ldr	r2, [r3, #24]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	6999      	ldr	r1, [r3, #24]
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	021a      	lsls	r2, r3, #8
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	430a      	orrs	r2, r1
 80090fa:	619a      	str	r2, [r3, #24]
      break;
 80090fc:	e043      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	68b9      	ldr	r1, [r7, #8]
 8009104:	4618      	mov	r0, r3
 8009106:	f000 fa95 	bl	8009634 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	69da      	ldr	r2, [r3, #28]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f042 0208 	orr.w	r2, r2, #8
 8009118:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	69da      	ldr	r2, [r3, #28]
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f022 0204 	bic.w	r2, r2, #4
 8009128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	69d9      	ldr	r1, [r3, #28]
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	691a      	ldr	r2, [r3, #16]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	430a      	orrs	r2, r1
 800913a:	61da      	str	r2, [r3, #28]
      break;
 800913c:	e023      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	68b9      	ldr	r1, [r7, #8]
 8009144:	4618      	mov	r0, r3
 8009146:	f000 fadf 	bl	8009708 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	69da      	ldr	r2, [r3, #28]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009158:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	69da      	ldr	r2, [r3, #28]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009168:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	69d9      	ldr	r1, [r3, #28]
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	021a      	lsls	r2, r3, #8
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	430a      	orrs	r2, r1
 800917c:	61da      	str	r2, [r3, #28]
      break;
 800917e:	e002      	b.n	8009186 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009180:	2301      	movs	r3, #1
 8009182:	75fb      	strb	r3, [r7, #23]
      break;
 8009184:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800918e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3718      	adds	r7, #24
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091a2:	2300      	movs	r3, #0
 80091a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d101      	bne.n	80091b4 <HAL_TIM_ConfigClockSource+0x1c>
 80091b0:	2302      	movs	r3, #2
 80091b2:	e0b4      	b.n	800931e <HAL_TIM_ConfigClockSource+0x186>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2202      	movs	r2, #2
 80091c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80091d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80091da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091ec:	d03e      	beq.n	800926c <HAL_TIM_ConfigClockSource+0xd4>
 80091ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091f2:	f200 8087 	bhi.w	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 80091f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091fa:	f000 8086 	beq.w	800930a <HAL_TIM_ConfigClockSource+0x172>
 80091fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009202:	d87f      	bhi.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 8009204:	2b70      	cmp	r3, #112	@ 0x70
 8009206:	d01a      	beq.n	800923e <HAL_TIM_ConfigClockSource+0xa6>
 8009208:	2b70      	cmp	r3, #112	@ 0x70
 800920a:	d87b      	bhi.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 800920c:	2b60      	cmp	r3, #96	@ 0x60
 800920e:	d050      	beq.n	80092b2 <HAL_TIM_ConfigClockSource+0x11a>
 8009210:	2b60      	cmp	r3, #96	@ 0x60
 8009212:	d877      	bhi.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 8009214:	2b50      	cmp	r3, #80	@ 0x50
 8009216:	d03c      	beq.n	8009292 <HAL_TIM_ConfigClockSource+0xfa>
 8009218:	2b50      	cmp	r3, #80	@ 0x50
 800921a:	d873      	bhi.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 800921c:	2b40      	cmp	r3, #64	@ 0x40
 800921e:	d058      	beq.n	80092d2 <HAL_TIM_ConfigClockSource+0x13a>
 8009220:	2b40      	cmp	r3, #64	@ 0x40
 8009222:	d86f      	bhi.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 8009224:	2b30      	cmp	r3, #48	@ 0x30
 8009226:	d064      	beq.n	80092f2 <HAL_TIM_ConfigClockSource+0x15a>
 8009228:	2b30      	cmp	r3, #48	@ 0x30
 800922a:	d86b      	bhi.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 800922c:	2b20      	cmp	r3, #32
 800922e:	d060      	beq.n	80092f2 <HAL_TIM_ConfigClockSource+0x15a>
 8009230:	2b20      	cmp	r3, #32
 8009232:	d867      	bhi.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
 8009234:	2b00      	cmp	r3, #0
 8009236:	d05c      	beq.n	80092f2 <HAL_TIM_ConfigClockSource+0x15a>
 8009238:	2b10      	cmp	r3, #16
 800923a:	d05a      	beq.n	80092f2 <HAL_TIM_ConfigClockSource+0x15a>
 800923c:	e062      	b.n	8009304 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800924e:	f000 fb25 	bl	800989c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009260:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	68ba      	ldr	r2, [r7, #8]
 8009268:	609a      	str	r2, [r3, #8]
      break;
 800926a:	e04f      	b.n	800930c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800927c:	f000 fb0e 	bl	800989c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	689a      	ldr	r2, [r3, #8]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800928e:	609a      	str	r2, [r3, #8]
      break;
 8009290:	e03c      	b.n	800930c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800929e:	461a      	mov	r2, r3
 80092a0:	f000 fa82 	bl	80097a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	2150      	movs	r1, #80	@ 0x50
 80092aa:	4618      	mov	r0, r3
 80092ac:	f000 fadb 	bl	8009866 <TIM_ITRx_SetConfig>
      break;
 80092b0:	e02c      	b.n	800930c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80092be:	461a      	mov	r2, r3
 80092c0:	f000 faa1 	bl	8009806 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2160      	movs	r1, #96	@ 0x60
 80092ca:	4618      	mov	r0, r3
 80092cc:	f000 facb 	bl	8009866 <TIM_ITRx_SetConfig>
      break;
 80092d0:	e01c      	b.n	800930c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092de:	461a      	mov	r2, r3
 80092e0:	f000 fa62 	bl	80097a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2140      	movs	r1, #64	@ 0x40
 80092ea:	4618      	mov	r0, r3
 80092ec:	f000 fabb 	bl	8009866 <TIM_ITRx_SetConfig>
      break;
 80092f0:	e00c      	b.n	800930c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681a      	ldr	r2, [r3, #0]
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4619      	mov	r1, r3
 80092fc:	4610      	mov	r0, r2
 80092fe:	f000 fab2 	bl	8009866 <TIM_ITRx_SetConfig>
      break;
 8009302:	e003      	b.n	800930c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	73fb      	strb	r3, [r7, #15]
      break;
 8009308:	e000      	b.n	800930c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800930a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800931c:	7bfb      	ldrb	r3, [r7, #15]
}
 800931e:	4618      	mov	r0, r3
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009326:	b480      	push	{r7}
 8009328:	b083      	sub	sp, #12
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800932e:	bf00      	nop
 8009330:	370c      	adds	r7, #12
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800933a:	b480      	push	{r7}
 800933c:	b083      	sub	sp, #12
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009342:	bf00      	nop
 8009344:	370c      	adds	r7, #12
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr

0800934e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800934e:	b480      	push	{r7}
 8009350:	b083      	sub	sp, #12
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009356:	bf00      	nop
 8009358:	370c      	adds	r7, #12
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr

08009362 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009362:	b480      	push	{r7}
 8009364:	b083      	sub	sp, #12
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800936a:	bf00      	nop
 800936c:	370c      	adds	r7, #12
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr
	...

08009378 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	4a3a      	ldr	r2, [pc, #232]	@ (8009474 <TIM_Base_SetConfig+0xfc>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d00f      	beq.n	80093b0 <TIM_Base_SetConfig+0x38>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009396:	d00b      	beq.n	80093b0 <TIM_Base_SetConfig+0x38>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	4a37      	ldr	r2, [pc, #220]	@ (8009478 <TIM_Base_SetConfig+0x100>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d007      	beq.n	80093b0 <TIM_Base_SetConfig+0x38>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	4a36      	ldr	r2, [pc, #216]	@ (800947c <TIM_Base_SetConfig+0x104>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d003      	beq.n	80093b0 <TIM_Base_SetConfig+0x38>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a35      	ldr	r2, [pc, #212]	@ (8009480 <TIM_Base_SetConfig+0x108>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d108      	bne.n	80093c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	4313      	orrs	r3, r2
 80093c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a2b      	ldr	r2, [pc, #172]	@ (8009474 <TIM_Base_SetConfig+0xfc>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d01b      	beq.n	8009402 <TIM_Base_SetConfig+0x8a>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093d0:	d017      	beq.n	8009402 <TIM_Base_SetConfig+0x8a>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a28      	ldr	r2, [pc, #160]	@ (8009478 <TIM_Base_SetConfig+0x100>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d013      	beq.n	8009402 <TIM_Base_SetConfig+0x8a>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a27      	ldr	r2, [pc, #156]	@ (800947c <TIM_Base_SetConfig+0x104>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d00f      	beq.n	8009402 <TIM_Base_SetConfig+0x8a>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	4a26      	ldr	r2, [pc, #152]	@ (8009480 <TIM_Base_SetConfig+0x108>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d00b      	beq.n	8009402 <TIM_Base_SetConfig+0x8a>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a25      	ldr	r2, [pc, #148]	@ (8009484 <TIM_Base_SetConfig+0x10c>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d007      	beq.n	8009402 <TIM_Base_SetConfig+0x8a>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a24      	ldr	r2, [pc, #144]	@ (8009488 <TIM_Base_SetConfig+0x110>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d003      	beq.n	8009402 <TIM_Base_SetConfig+0x8a>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a23      	ldr	r2, [pc, #140]	@ (800948c <TIM_Base_SetConfig+0x114>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d108      	bne.n	8009414 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	68db      	ldr	r3, [r3, #12]
 800940e:	68fa      	ldr	r2, [r7, #12]
 8009410:	4313      	orrs	r3, r2
 8009412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	695b      	ldr	r3, [r3, #20]
 800941e:	4313      	orrs	r3, r2
 8009420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	689a      	ldr	r2, [r3, #8]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a0e      	ldr	r2, [pc, #56]	@ (8009474 <TIM_Base_SetConfig+0xfc>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d103      	bne.n	8009448 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	691a      	ldr	r2, [r3, #16]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2201      	movs	r2, #1
 800944c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	691b      	ldr	r3, [r3, #16]
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b01      	cmp	r3, #1
 8009458:	d105      	bne.n	8009466 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	691b      	ldr	r3, [r3, #16]
 800945e:	f023 0201 	bic.w	r2, r3, #1
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	611a      	str	r2, [r3, #16]
  }
}
 8009466:	bf00      	nop
 8009468:	3714      	adds	r7, #20
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr
 8009472:	bf00      	nop
 8009474:	40010000 	.word	0x40010000
 8009478:	40000400 	.word	0x40000400
 800947c:	40000800 	.word	0x40000800
 8009480:	40000c00 	.word	0x40000c00
 8009484:	40014000 	.word	0x40014000
 8009488:	40014400 	.word	0x40014400
 800948c:	40014800 	.word	0x40014800

08009490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009490:	b480      	push	{r7}
 8009492:	b087      	sub	sp, #28
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
 8009498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a1b      	ldr	r3, [r3, #32]
 800949e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a1b      	ldr	r3, [r3, #32]
 80094a4:	f023 0201 	bic.w	r2, r3, #1
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	699b      	ldr	r3, [r3, #24]
 80094b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f023 0303 	bic.w	r3, r3, #3
 80094c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	68fa      	ldr	r2, [r7, #12]
 80094ce:	4313      	orrs	r3, r2
 80094d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	f023 0302 	bic.w	r3, r3, #2
 80094d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	697a      	ldr	r2, [r7, #20]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a1c      	ldr	r2, [pc, #112]	@ (8009558 <TIM_OC1_SetConfig+0xc8>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d10c      	bne.n	8009506 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	f023 0308 	bic.w	r3, r3, #8
 80094f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	68db      	ldr	r3, [r3, #12]
 80094f8:	697a      	ldr	r2, [r7, #20]
 80094fa:	4313      	orrs	r3, r2
 80094fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	f023 0304 	bic.w	r3, r3, #4
 8009504:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4a13      	ldr	r2, [pc, #76]	@ (8009558 <TIM_OC1_SetConfig+0xc8>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d111      	bne.n	8009532 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800951c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	695b      	ldr	r3, [r3, #20]
 8009522:	693a      	ldr	r2, [r7, #16]
 8009524:	4313      	orrs	r3, r2
 8009526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	699b      	ldr	r3, [r3, #24]
 800952c:	693a      	ldr	r2, [r7, #16]
 800952e:	4313      	orrs	r3, r2
 8009530:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	693a      	ldr	r2, [r7, #16]
 8009536:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	685a      	ldr	r2, [r3, #4]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	697a      	ldr	r2, [r7, #20]
 800954a:	621a      	str	r2, [r3, #32]
}
 800954c:	bf00      	nop
 800954e:	371c      	adds	r7, #28
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr
 8009558:	40010000 	.word	0x40010000

0800955c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800955c:	b480      	push	{r7}
 800955e:	b087      	sub	sp, #28
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a1b      	ldr	r3, [r3, #32]
 800956a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6a1b      	ldr	r3, [r3, #32]
 8009570:	f023 0210 	bic.w	r2, r3, #16
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800958a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009592:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	021b      	lsls	r3, r3, #8
 800959a:	68fa      	ldr	r2, [r7, #12]
 800959c:	4313      	orrs	r3, r2
 800959e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	f023 0320 	bic.w	r3, r3, #32
 80095a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	689b      	ldr	r3, [r3, #8]
 80095ac:	011b      	lsls	r3, r3, #4
 80095ae:	697a      	ldr	r2, [r7, #20]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a1e      	ldr	r2, [pc, #120]	@ (8009630 <TIM_OC2_SetConfig+0xd4>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d10d      	bne.n	80095d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	68db      	ldr	r3, [r3, #12]
 80095c8:	011b      	lsls	r3, r3, #4
 80095ca:	697a      	ldr	r2, [r7, #20]
 80095cc:	4313      	orrs	r3, r2
 80095ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	4a15      	ldr	r2, [pc, #84]	@ (8009630 <TIM_OC2_SetConfig+0xd4>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d113      	bne.n	8009608 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80095ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	695b      	ldr	r3, [r3, #20]
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	693a      	ldr	r2, [r7, #16]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	699b      	ldr	r3, [r3, #24]
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	693a      	ldr	r2, [r7, #16]
 8009604:	4313      	orrs	r3, r2
 8009606:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	693a      	ldr	r2, [r7, #16]
 800960c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	685a      	ldr	r2, [r3, #4]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	697a      	ldr	r2, [r7, #20]
 8009620:	621a      	str	r2, [r3, #32]
}
 8009622:	bf00      	nop
 8009624:	371c      	adds	r7, #28
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr
 800962e:	bf00      	nop
 8009630:	40010000 	.word	0x40010000

08009634 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009634:	b480      	push	{r7}
 8009636:	b087      	sub	sp, #28
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a1b      	ldr	r3, [r3, #32]
 8009642:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6a1b      	ldr	r3, [r3, #32]
 8009648:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	69db      	ldr	r3, [r3, #28]
 800965a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	f023 0303 	bic.w	r3, r3, #3
 800966a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	4313      	orrs	r3, r2
 8009674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800967c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	689b      	ldr	r3, [r3, #8]
 8009682:	021b      	lsls	r3, r3, #8
 8009684:	697a      	ldr	r2, [r7, #20]
 8009686:	4313      	orrs	r3, r2
 8009688:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	4a1d      	ldr	r2, [pc, #116]	@ (8009704 <TIM_OC3_SetConfig+0xd0>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d10d      	bne.n	80096ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009698:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	021b      	lsls	r3, r3, #8
 80096a0:	697a      	ldr	r2, [r7, #20]
 80096a2:	4313      	orrs	r3, r2
 80096a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	4a14      	ldr	r2, [pc, #80]	@ (8009704 <TIM_OC3_SetConfig+0xd0>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d113      	bne.n	80096de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80096bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80096c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	695b      	ldr	r3, [r3, #20]
 80096ca:	011b      	lsls	r3, r3, #4
 80096cc:	693a      	ldr	r2, [r7, #16]
 80096ce:	4313      	orrs	r3, r2
 80096d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	699b      	ldr	r3, [r3, #24]
 80096d6:	011b      	lsls	r3, r3, #4
 80096d8:	693a      	ldr	r2, [r7, #16]
 80096da:	4313      	orrs	r3, r2
 80096dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	693a      	ldr	r2, [r7, #16]
 80096e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	68fa      	ldr	r2, [r7, #12]
 80096e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	685a      	ldr	r2, [r3, #4]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	697a      	ldr	r2, [r7, #20]
 80096f6:	621a      	str	r2, [r3, #32]
}
 80096f8:	bf00      	nop
 80096fa:	371c      	adds	r7, #28
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr
 8009704:	40010000 	.word	0x40010000

08009708 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009708:	b480      	push	{r7}
 800970a:	b087      	sub	sp, #28
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	6a1b      	ldr	r3, [r3, #32]
 8009716:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6a1b      	ldr	r3, [r3, #32]
 800971c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	685b      	ldr	r3, [r3, #4]
 8009728:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	69db      	ldr	r3, [r3, #28]
 800972e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009736:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800973e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	021b      	lsls	r3, r3, #8
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	4313      	orrs	r3, r2
 800974a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009752:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	031b      	lsls	r3, r3, #12
 800975a:	693a      	ldr	r2, [r7, #16]
 800975c:	4313      	orrs	r3, r2
 800975e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a10      	ldr	r2, [pc, #64]	@ (80097a4 <TIM_OC4_SetConfig+0x9c>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d109      	bne.n	800977c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800976e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	695b      	ldr	r3, [r3, #20]
 8009774:	019b      	lsls	r3, r3, #6
 8009776:	697a      	ldr	r2, [r7, #20]
 8009778:	4313      	orrs	r3, r2
 800977a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	697a      	ldr	r2, [r7, #20]
 8009780:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	685a      	ldr	r2, [r3, #4]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	693a      	ldr	r2, [r7, #16]
 8009794:	621a      	str	r2, [r3, #32]
}
 8009796:	bf00      	nop
 8009798:	371c      	adds	r7, #28
 800979a:	46bd      	mov	sp, r7
 800979c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a0:	4770      	bx	lr
 80097a2:	bf00      	nop
 80097a4:	40010000 	.word	0x40010000

080097a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b087      	sub	sp, #28
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	6a1b      	ldr	r3, [r3, #32]
 80097b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	6a1b      	ldr	r3, [r3, #32]
 80097be:	f023 0201 	bic.w	r2, r3, #1
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	699b      	ldr	r3, [r3, #24]
 80097ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80097cc:	693b      	ldr	r3, [r7, #16]
 80097ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80097d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	011b      	lsls	r3, r3, #4
 80097d8:	693a      	ldr	r2, [r7, #16]
 80097da:	4313      	orrs	r3, r2
 80097dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	f023 030a 	bic.w	r3, r3, #10
 80097e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80097e6:	697a      	ldr	r2, [r7, #20]
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	693a      	ldr	r2, [r7, #16]
 80097f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	697a      	ldr	r2, [r7, #20]
 80097f8:	621a      	str	r2, [r3, #32]
}
 80097fa:	bf00      	nop
 80097fc:	371c      	adds	r7, #28
 80097fe:	46bd      	mov	sp, r7
 8009800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009804:	4770      	bx	lr

08009806 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009806:	b480      	push	{r7}
 8009808:	b087      	sub	sp, #28
 800980a:	af00      	add	r7, sp, #0
 800980c:	60f8      	str	r0, [r7, #12]
 800980e:	60b9      	str	r1, [r7, #8]
 8009810:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6a1b      	ldr	r3, [r3, #32]
 800981c:	f023 0210 	bic.w	r2, r3, #16
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009830:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	031b      	lsls	r3, r3, #12
 8009836:	693a      	ldr	r2, [r7, #16]
 8009838:	4313      	orrs	r3, r2
 800983a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009842:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	011b      	lsls	r3, r3, #4
 8009848:	697a      	ldr	r2, [r7, #20]
 800984a:	4313      	orrs	r3, r2
 800984c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	693a      	ldr	r2, [r7, #16]
 8009852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	697a      	ldr	r2, [r7, #20]
 8009858:	621a      	str	r2, [r3, #32]
}
 800985a:	bf00      	nop
 800985c:	371c      	adds	r7, #28
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr

08009866 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009866:	b480      	push	{r7}
 8009868:	b085      	sub	sp, #20
 800986a:	af00      	add	r7, sp, #0
 800986c:	6078      	str	r0, [r7, #4]
 800986e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	689b      	ldr	r3, [r3, #8]
 8009874:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800987c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800987e:	683a      	ldr	r2, [r7, #0]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	4313      	orrs	r3, r2
 8009884:	f043 0307 	orr.w	r3, r3, #7
 8009888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	68fa      	ldr	r2, [r7, #12]
 800988e:	609a      	str	r2, [r3, #8]
}
 8009890:	bf00      	nop
 8009892:	3714      	adds	r7, #20
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr

0800989c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800989c:	b480      	push	{r7}
 800989e:	b087      	sub	sp, #28
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	60f8      	str	r0, [r7, #12]
 80098a4:	60b9      	str	r1, [r7, #8]
 80098a6:	607a      	str	r2, [r7, #4]
 80098a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80098b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	021a      	lsls	r2, r3, #8
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	431a      	orrs	r2, r3
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	697a      	ldr	r2, [r7, #20]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	697a      	ldr	r2, [r7, #20]
 80098ce:	609a      	str	r2, [r3, #8]
}
 80098d0:	bf00      	nop
 80098d2:	371c      	adds	r7, #28
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098dc:	b480      	push	{r7}
 80098de:	b087      	sub	sp, #28
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	60f8      	str	r0, [r7, #12]
 80098e4:	60b9      	str	r1, [r7, #8]
 80098e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	f003 031f 	and.w	r3, r3, #31
 80098ee:	2201      	movs	r2, #1
 80098f0:	fa02 f303 	lsl.w	r3, r2, r3
 80098f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	6a1a      	ldr	r2, [r3, #32]
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	43db      	mvns	r3, r3
 80098fe:	401a      	ands	r2, r3
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6a1a      	ldr	r2, [r3, #32]
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	f003 031f 	and.w	r3, r3, #31
 800990e:	6879      	ldr	r1, [r7, #4]
 8009910:	fa01 f303 	lsl.w	r3, r1, r3
 8009914:	431a      	orrs	r2, r3
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	621a      	str	r2, [r3, #32]
}
 800991a:	bf00      	nop
 800991c:	371c      	adds	r7, #28
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
	...

08009928 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009938:	2b01      	cmp	r3, #1
 800993a:	d101      	bne.n	8009940 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800993c:	2302      	movs	r3, #2
 800993e:	e050      	b.n	80099e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2201      	movs	r2, #1
 8009944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2202      	movs	r2, #2
 800994c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009966:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	68fa      	ldr	r2, [r7, #12]
 800996e:	4313      	orrs	r3, r2
 8009970:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	68fa      	ldr	r2, [r7, #12]
 8009978:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a1c      	ldr	r2, [pc, #112]	@ (80099f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d018      	beq.n	80099b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800998c:	d013      	beq.n	80099b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	4a18      	ldr	r2, [pc, #96]	@ (80099f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d00e      	beq.n	80099b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a16      	ldr	r2, [pc, #88]	@ (80099f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d009      	beq.n	80099b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a15      	ldr	r2, [pc, #84]	@ (80099fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d004      	beq.n	80099b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a13      	ldr	r2, [pc, #76]	@ (8009a00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d10c      	bne.n	80099d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	68ba      	ldr	r2, [r7, #8]
 80099c4:	4313      	orrs	r3, r2
 80099c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	68ba      	ldr	r2, [r7, #8]
 80099ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2200      	movs	r2, #0
 80099dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3714      	adds	r7, #20
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	40010000 	.word	0x40010000
 80099f4:	40000400 	.word	0x40000400
 80099f8:	40000800 	.word	0x40000800
 80099fc:	40000c00 	.word	0x40000c00
 8009a00:	40014000 	.word	0x40014000

08009a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b083      	sub	sp, #12
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009a0c:	bf00      	nop
 8009a0e:	370c      	adds	r7, #12
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b083      	sub	sp, #12
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a20:	bf00      	nop
 8009a22:	370c      	adds	r7, #12
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr

08009a2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b082      	sub	sp, #8
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d101      	bne.n	8009a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	e042      	b.n	8009ac4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a44:	b2db      	uxtb	r3, r3
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d106      	bne.n	8009a58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f7f8 feb6 	bl	80027c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2224      	movs	r2, #36	@ 0x24
 8009a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68da      	ldr	r2, [r3, #12]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009a6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 fdbd 	bl	800a5f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	691a      	ldr	r2, [r3, #16]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	695a      	ldr	r2, [r3, #20]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68da      	ldr	r2, [r3, #12]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009aa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2220      	movs	r2, #32
 8009ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2220      	movs	r2, #32
 8009ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b08a      	sub	sp, #40	@ 0x28
 8009ad0:	af02      	add	r7, sp, #8
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	603b      	str	r3, [r7, #0]
 8009ad8:	4613      	mov	r3, r2
 8009ada:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009adc:	2300      	movs	r3, #0
 8009ade:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ae6:	b2db      	uxtb	r3, r3
 8009ae8:	2b20      	cmp	r3, #32
 8009aea:	d175      	bne.n	8009bd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d002      	beq.n	8009af8 <HAL_UART_Transmit+0x2c>
 8009af2:	88fb      	ldrh	r3, [r7, #6]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d101      	bne.n	8009afc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009af8:	2301      	movs	r3, #1
 8009afa:	e06e      	b.n	8009bda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2200      	movs	r2, #0
 8009b00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2221      	movs	r2, #33	@ 0x21
 8009b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009b0a:	f7f9 f863 	bl	8002bd4 <HAL_GetTick>
 8009b0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	88fa      	ldrh	r2, [r7, #6]
 8009b14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	88fa      	ldrh	r2, [r7, #6]
 8009b1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	689b      	ldr	r3, [r3, #8]
 8009b20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b24:	d108      	bne.n	8009b38 <HAL_UART_Transmit+0x6c>
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	691b      	ldr	r3, [r3, #16]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d104      	bne.n	8009b38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	61bb      	str	r3, [r7, #24]
 8009b36:	e003      	b.n	8009b40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009b40:	e02e      	b.n	8009ba0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	2180      	movs	r1, #128	@ 0x80
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f000 fb1f 	bl	800a190 <UART_WaitOnFlagUntilTimeout>
 8009b52:	4603      	mov	r3, r0
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d005      	beq.n	8009b64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2220      	movs	r2, #32
 8009b5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009b60:	2303      	movs	r3, #3
 8009b62:	e03a      	b.n	8009bda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d10b      	bne.n	8009b82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b6a:	69bb      	ldr	r3, [r7, #24]
 8009b6c:	881b      	ldrh	r3, [r3, #0]
 8009b6e:	461a      	mov	r2, r3
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009b7a:	69bb      	ldr	r3, [r7, #24]
 8009b7c:	3302      	adds	r3, #2
 8009b7e:	61bb      	str	r3, [r7, #24]
 8009b80:	e007      	b.n	8009b92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	781a      	ldrb	r2, [r3, #0]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	3301      	adds	r3, #1
 8009b90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	3b01      	subs	r3, #1
 8009b9a:	b29a      	uxth	r2, r3
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d1cb      	bne.n	8009b42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	9300      	str	r3, [sp, #0]
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	2140      	movs	r1, #64	@ 0x40
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f000 faeb 	bl	800a190 <UART_WaitOnFlagUntilTimeout>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d005      	beq.n	8009bcc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2220      	movs	r2, #32
 8009bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	e006      	b.n	8009bda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2220      	movs	r2, #32
 8009bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	e000      	b.n	8009bda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009bd8:	2302      	movs	r3, #2
  }
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3720      	adds	r7, #32
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b084      	sub	sp, #16
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	60f8      	str	r0, [r7, #12]
 8009bea:	60b9      	str	r1, [r7, #8]
 8009bec:	4613      	mov	r3, r2
 8009bee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b20      	cmp	r3, #32
 8009bfa:	d112      	bne.n	8009c22 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d002      	beq.n	8009c08 <HAL_UART_Receive_IT+0x26>
 8009c02:	88fb      	ldrh	r3, [r7, #6]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d101      	bne.n	8009c0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	e00b      	b.n	8009c24 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009c12:	88fb      	ldrh	r3, [r7, #6]
 8009c14:	461a      	mov	r2, r3
 8009c16:	68b9      	ldr	r1, [r7, #8]
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f000 fb12 	bl	800a242 <UART_Start_Receive_IT>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	e000      	b.n	8009c24 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009c22:	2302      	movs	r3, #2
  }
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3710      	adds	r7, #16
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	bd80      	pop	{r7, pc}

08009c2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b0ba      	sub	sp, #232	@ 0xe8
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	68db      	ldr	r3, [r3, #12]
 8009c44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	695b      	ldr	r3, [r3, #20]
 8009c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009c52:	2300      	movs	r3, #0
 8009c54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009c5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c62:	f003 030f 	and.w	r3, r3, #15
 8009c66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009c6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10f      	bne.n	8009c92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c76:	f003 0320 	and.w	r3, r3, #32
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d009      	beq.n	8009c92 <HAL_UART_IRQHandler+0x66>
 8009c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c82:	f003 0320 	and.w	r3, r3, #32
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d003      	beq.n	8009c92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 fbf2 	bl	800a474 <UART_Receive_IT>
      return;
 8009c90:	e25b      	b.n	800a14a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009c92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	f000 80de 	beq.w	8009e58 <HAL_UART_IRQHandler+0x22c>
 8009c9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ca0:	f003 0301 	and.w	r3, r3, #1
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d106      	bne.n	8009cb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	f000 80d1 	beq.w	8009e58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cba:	f003 0301 	and.w	r3, r3, #1
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d00b      	beq.n	8009cda <HAL_UART_IRQHandler+0xae>
 8009cc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d005      	beq.n	8009cda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cd2:	f043 0201 	orr.w	r2, r3, #1
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cde:	f003 0304 	and.w	r3, r3, #4
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d00b      	beq.n	8009cfe <HAL_UART_IRQHandler+0xd2>
 8009ce6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cea:	f003 0301 	and.w	r3, r3, #1
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d005      	beq.n	8009cfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cf6:	f043 0202 	orr.w	r2, r3, #2
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d02:	f003 0302 	and.w	r3, r3, #2
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d00b      	beq.n	8009d22 <HAL_UART_IRQHandler+0xf6>
 8009d0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d0e:	f003 0301 	and.w	r3, r3, #1
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d005      	beq.n	8009d22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d1a:	f043 0204 	orr.w	r2, r3, #4
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d26:	f003 0308 	and.w	r3, r3, #8
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d011      	beq.n	8009d52 <HAL_UART_IRQHandler+0x126>
 8009d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d32:	f003 0320 	and.w	r3, r3, #32
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d105      	bne.n	8009d46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d005      	beq.n	8009d52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d4a:	f043 0208 	orr.w	r2, r3, #8
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	f000 81f2 	beq.w	800a140 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d60:	f003 0320 	and.w	r3, r3, #32
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d008      	beq.n	8009d7a <HAL_UART_IRQHandler+0x14e>
 8009d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d6c:	f003 0320 	and.w	r3, r3, #32
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d002      	beq.n	8009d7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 fb7d 	bl	800a474 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	695b      	ldr	r3, [r3, #20]
 8009d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d84:	2b40      	cmp	r3, #64	@ 0x40
 8009d86:	bf0c      	ite	eq
 8009d88:	2301      	moveq	r3, #1
 8009d8a:	2300      	movne	r3, #0
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d96:	f003 0308 	and.w	r3, r3, #8
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d103      	bne.n	8009da6 <HAL_UART_IRQHandler+0x17a>
 8009d9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d04f      	beq.n	8009e46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 fa85 	bl	800a2b6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	695b      	ldr	r3, [r3, #20]
 8009db2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009db6:	2b40      	cmp	r3, #64	@ 0x40
 8009db8:	d141      	bne.n	8009e3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3314      	adds	r3, #20
 8009dc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009dc8:	e853 3f00 	ldrex	r3, [r3]
 8009dcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009dd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009dd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	3314      	adds	r3, #20
 8009de2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009de6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009dea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009df2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009df6:	e841 2300 	strex	r3, r2, [r1]
 8009dfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009dfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d1d9      	bne.n	8009dba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d013      	beq.n	8009e36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e12:	4a7e      	ldr	r2, [pc, #504]	@ (800a00c <HAL_UART_IRQHandler+0x3e0>)
 8009e14:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7f9 fcf8 	bl	8003810 <HAL_DMA_Abort_IT>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d016      	beq.n	8009e54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009e30:	4610      	mov	r0, r2
 8009e32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e34:	e00e      	b.n	8009e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 f994 	bl	800a164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e3c:	e00a      	b.n	8009e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 f990 	bl	800a164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e44:	e006      	b.n	8009e54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 f98c 	bl	800a164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009e52:	e175      	b.n	800a140 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e54:	bf00      	nop
    return;
 8009e56:	e173      	b.n	800a140 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	f040 814f 	bne.w	800a100 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e66:	f003 0310 	and.w	r3, r3, #16
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f000 8148 	beq.w	800a100 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e74:	f003 0310 	and.w	r3, r3, #16
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	f000 8141 	beq.w	800a100 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009e7e:	2300      	movs	r3, #0
 8009e80:	60bb      	str	r3, [r7, #8]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	60bb      	str	r3, [r7, #8]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	60bb      	str	r3, [r7, #8]
 8009e92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	695b      	ldr	r3, [r3, #20]
 8009e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e9e:	2b40      	cmp	r3, #64	@ 0x40
 8009ea0:	f040 80b6 	bne.w	800a010 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	685b      	ldr	r3, [r3, #4]
 8009eac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009eb0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	f000 8145 	beq.w	800a144 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009ebe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	f080 813e 	bcs.w	800a144 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ece:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ed4:	69db      	ldr	r3, [r3, #28]
 8009ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009eda:	f000 8088 	beq.w	8009fee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	330c      	adds	r3, #12
 8009ee4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009eec:	e853 3f00 	ldrex	r3, [r3]
 8009ef0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009ef4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ef8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009efc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	330c      	adds	r3, #12
 8009f06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009f0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009f0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f12:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009f16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009f1a:	e841 2300 	strex	r3, r2, [r1]
 8009f1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009f22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d1d9      	bne.n	8009ede <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	3314      	adds	r3, #20
 8009f30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f34:	e853 3f00 	ldrex	r3, [r3]
 8009f38:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009f3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f3c:	f023 0301 	bic.w	r3, r3, #1
 8009f40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	3314      	adds	r3, #20
 8009f4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009f4e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009f52:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009f56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009f5a:	e841 2300 	strex	r3, r2, [r1]
 8009f5e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009f60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d1e1      	bne.n	8009f2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	3314      	adds	r3, #20
 8009f6c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f70:	e853 3f00 	ldrex	r3, [r3]
 8009f74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009f76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	3314      	adds	r3, #20
 8009f86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009f8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009f90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009f92:	e841 2300 	strex	r3, r2, [r1]
 8009f96:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009f98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d1e3      	bne.n	8009f66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2220      	movs	r2, #32
 8009fa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	330c      	adds	r3, #12
 8009fb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fb6:	e853 3f00 	ldrex	r3, [r3]
 8009fba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009fbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009fbe:	f023 0310 	bic.w	r3, r3, #16
 8009fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	330c      	adds	r3, #12
 8009fcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009fd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009fd2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009fd6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009fd8:	e841 2300 	strex	r3, r2, [r1]
 8009fdc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009fde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d1e3      	bne.n	8009fac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f7f9 fba1 	bl	8003730 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2202      	movs	r2, #2
 8009ff2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	1ad3      	subs	r3, r2, r3
 800a000:	b29b      	uxth	r3, r3
 800a002:	4619      	mov	r1, r3
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 f8b7 	bl	800a178 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a00a:	e09b      	b.n	800a144 <HAL_UART_IRQHandler+0x518>
 800a00c:	0800a37d 	.word	0x0800a37d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a018:	b29b      	uxth	r3, r3
 800a01a:	1ad3      	subs	r3, r2, r3
 800a01c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a024:	b29b      	uxth	r3, r3
 800a026:	2b00      	cmp	r3, #0
 800a028:	f000 808e 	beq.w	800a148 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a02c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a030:	2b00      	cmp	r3, #0
 800a032:	f000 8089 	beq.w	800a148 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	330c      	adds	r3, #12
 800a03c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a03e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a040:	e853 3f00 	ldrex	r3, [r3]
 800a044:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a048:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a04c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	330c      	adds	r3, #12
 800a056:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a05a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a05c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a060:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a062:	e841 2300 	strex	r3, r2, [r1]
 800a066:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a068:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d1e3      	bne.n	800a036 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	3314      	adds	r3, #20
 800a074:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a078:	e853 3f00 	ldrex	r3, [r3]
 800a07c:	623b      	str	r3, [r7, #32]
   return(result);
 800a07e:	6a3b      	ldr	r3, [r7, #32]
 800a080:	f023 0301 	bic.w	r3, r3, #1
 800a084:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	3314      	adds	r3, #20
 800a08e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a092:	633a      	str	r2, [r7, #48]	@ 0x30
 800a094:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a098:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a09a:	e841 2300 	strex	r3, r2, [r1]
 800a09e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d1e3      	bne.n	800a06e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2220      	movs	r2, #32
 800a0aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	330c      	adds	r3, #12
 800a0ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	e853 3f00 	ldrex	r3, [r3]
 800a0c2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f023 0310 	bic.w	r3, r3, #16
 800a0ca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	330c      	adds	r3, #12
 800a0d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a0d8:	61fa      	str	r2, [r7, #28]
 800a0da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0dc:	69b9      	ldr	r1, [r7, #24]
 800a0de:	69fa      	ldr	r2, [r7, #28]
 800a0e0:	e841 2300 	strex	r3, r2, [r1]
 800a0e4:	617b      	str	r3, [r7, #20]
   return(result);
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d1e3      	bne.n	800a0b4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2202      	movs	r2, #2
 800a0f0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a0f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a0f6:	4619      	mov	r1, r3
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 f83d 	bl	800a178 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a0fe:	e023      	b.n	800a148 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d009      	beq.n	800a120 <HAL_UART_IRQHandler+0x4f4>
 800a10c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a114:	2b00      	cmp	r3, #0
 800a116:	d003      	beq.n	800a120 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f943 	bl	800a3a4 <UART_Transmit_IT>
    return;
 800a11e:	e014      	b.n	800a14a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00e      	beq.n	800a14a <HAL_UART_IRQHandler+0x51e>
 800a12c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a134:	2b00      	cmp	r3, #0
 800a136:	d008      	beq.n	800a14a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f983 	bl	800a444 <UART_EndTransmit_IT>
    return;
 800a13e:	e004      	b.n	800a14a <HAL_UART_IRQHandler+0x51e>
    return;
 800a140:	bf00      	nop
 800a142:	e002      	b.n	800a14a <HAL_UART_IRQHandler+0x51e>
      return;
 800a144:	bf00      	nop
 800a146:	e000      	b.n	800a14a <HAL_UART_IRQHandler+0x51e>
      return;
 800a148:	bf00      	nop
  }
}
 800a14a:	37e8      	adds	r7, #232	@ 0xe8
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a150:	b480      	push	{r7}
 800a152:	b083      	sub	sp, #12
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a158:	bf00      	nop
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a164:	b480      	push	{r7}
 800a166:	b083      	sub	sp, #12
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a16c:	bf00      	nop
 800a16e:	370c      	adds	r7, #12
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr

0800a178 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a178:	b480      	push	{r7}
 800a17a:	b083      	sub	sp, #12
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	460b      	mov	r3, r1
 800a182:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a184:	bf00      	nop
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b086      	sub	sp, #24
 800a194:	af00      	add	r7, sp, #0
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	603b      	str	r3, [r7, #0]
 800a19c:	4613      	mov	r3, r2
 800a19e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1a0:	e03b      	b.n	800a21a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1a2:	6a3b      	ldr	r3, [r7, #32]
 800a1a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a8:	d037      	beq.n	800a21a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1aa:	f7f8 fd13 	bl	8002bd4 <HAL_GetTick>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	1ad3      	subs	r3, r2, r3
 800a1b4:	6a3a      	ldr	r2, [r7, #32]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d302      	bcc.n	800a1c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a1ba:	6a3b      	ldr	r3, [r7, #32]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d101      	bne.n	800a1c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	e03a      	b.n	800a23a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	f003 0304 	and.w	r3, r3, #4
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d023      	beq.n	800a21a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a1d2:	68bb      	ldr	r3, [r7, #8]
 800a1d4:	2b80      	cmp	r3, #128	@ 0x80
 800a1d6:	d020      	beq.n	800a21a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	2b40      	cmp	r3, #64	@ 0x40
 800a1dc:	d01d      	beq.n	800a21a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f003 0308 	and.w	r3, r3, #8
 800a1e8:	2b08      	cmp	r3, #8
 800a1ea:	d116      	bne.n	800a21a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	617b      	str	r3, [r7, #20]
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	617b      	str	r3, [r7, #20]
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	685b      	ldr	r3, [r3, #4]
 800a1fe:	617b      	str	r3, [r7, #20]
 800a200:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a202:	68f8      	ldr	r0, [r7, #12]
 800a204:	f000 f857 	bl	800a2b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2208      	movs	r2, #8
 800a20c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2200      	movs	r2, #0
 800a212:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a216:	2301      	movs	r3, #1
 800a218:	e00f      	b.n	800a23a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	4013      	ands	r3, r2
 800a224:	68ba      	ldr	r2, [r7, #8]
 800a226:	429a      	cmp	r2, r3
 800a228:	bf0c      	ite	eq
 800a22a:	2301      	moveq	r3, #1
 800a22c:	2300      	movne	r3, #0
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	461a      	mov	r2, r3
 800a232:	79fb      	ldrb	r3, [r7, #7]
 800a234:	429a      	cmp	r2, r3
 800a236:	d0b4      	beq.n	800a1a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a238:	2300      	movs	r3, #0
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3718      	adds	r7, #24
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}

0800a242 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a242:	b480      	push	{r7}
 800a244:	b085      	sub	sp, #20
 800a246:	af00      	add	r7, sp, #0
 800a248:	60f8      	str	r0, [r7, #12]
 800a24a:	60b9      	str	r1, [r7, #8]
 800a24c:	4613      	mov	r3, r2
 800a24e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	68ba      	ldr	r2, [r7, #8]
 800a254:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	88fa      	ldrh	r2, [r7, #6]
 800a25a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	88fa      	ldrh	r2, [r7, #6]
 800a260:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	2200      	movs	r2, #0
 800a266:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	2222      	movs	r2, #34	@ 0x22
 800a26c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d007      	beq.n	800a288 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	68da      	ldr	r2, [r3, #12]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a286:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	695a      	ldr	r2, [r3, #20]
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f042 0201 	orr.w	r2, r2, #1
 800a296:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	68da      	ldr	r2, [r3, #12]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f042 0220 	orr.w	r2, r2, #32
 800a2a6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a2a8:	2300      	movs	r3, #0
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	3714      	adds	r7, #20
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr

0800a2b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2b6:	b480      	push	{r7}
 800a2b8:	b095      	sub	sp, #84	@ 0x54
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	330c      	adds	r3, #12
 800a2c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2c8:	e853 3f00 	ldrex	r3, [r3]
 800a2cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	330c      	adds	r3, #12
 800a2dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a2de:	643a      	str	r2, [r7, #64]	@ 0x40
 800a2e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2e6:	e841 2300 	strex	r3, r2, [r1]
 800a2ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d1e5      	bne.n	800a2be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	3314      	adds	r3, #20
 800a2f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2fa:	6a3b      	ldr	r3, [r7, #32]
 800a2fc:	e853 3f00 	ldrex	r3, [r3]
 800a300:	61fb      	str	r3, [r7, #28]
   return(result);
 800a302:	69fb      	ldr	r3, [r7, #28]
 800a304:	f023 0301 	bic.w	r3, r3, #1
 800a308:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	3314      	adds	r3, #20
 800a310:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a312:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a314:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a316:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a318:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a31a:	e841 2300 	strex	r3, r2, [r1]
 800a31e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a322:	2b00      	cmp	r3, #0
 800a324:	d1e5      	bne.n	800a2f2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a32a:	2b01      	cmp	r3, #1
 800a32c:	d119      	bne.n	800a362 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	330c      	adds	r3, #12
 800a334:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	e853 3f00 	ldrex	r3, [r3]
 800a33c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	f023 0310 	bic.w	r3, r3, #16
 800a344:	647b      	str	r3, [r7, #68]	@ 0x44
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	330c      	adds	r3, #12
 800a34c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a34e:	61ba      	str	r2, [r7, #24]
 800a350:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a352:	6979      	ldr	r1, [r7, #20]
 800a354:	69ba      	ldr	r2, [r7, #24]
 800a356:	e841 2300 	strex	r3, r2, [r1]
 800a35a:	613b      	str	r3, [r7, #16]
   return(result);
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d1e5      	bne.n	800a32e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2220      	movs	r2, #32
 800a366:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2200      	movs	r2, #0
 800a36e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a370:	bf00      	nop
 800a372:	3754      	adds	r7, #84	@ 0x54
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr

0800a37c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a388:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2200      	movs	r2, #0
 800a38e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	2200      	movs	r2, #0
 800a394:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a396:	68f8      	ldr	r0, [r7, #12]
 800a398:	f7ff fee4 	bl	800a164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a39c:	bf00      	nop
 800a39e:	3710      	adds	r7, #16
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b21      	cmp	r3, #33	@ 0x21
 800a3b6:	d13e      	bne.n	800a436 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	689b      	ldr	r3, [r3, #8]
 800a3bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3c0:	d114      	bne.n	800a3ec <UART_Transmit_IT+0x48>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	691b      	ldr	r3, [r3, #16]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d110      	bne.n	800a3ec <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a1b      	ldr	r3, [r3, #32]
 800a3ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	881b      	ldrh	r3, [r3, #0]
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3de:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6a1b      	ldr	r3, [r3, #32]
 800a3e4:	1c9a      	adds	r2, r3, #2
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	621a      	str	r2, [r3, #32]
 800a3ea:	e008      	b.n	800a3fe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6a1b      	ldr	r3, [r3, #32]
 800a3f0:	1c59      	adds	r1, r3, #1
 800a3f2:	687a      	ldr	r2, [r7, #4]
 800a3f4:	6211      	str	r1, [r2, #32]
 800a3f6:	781a      	ldrb	r2, [r3, #0]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a402:	b29b      	uxth	r3, r3
 800a404:	3b01      	subs	r3, #1
 800a406:	b29b      	uxth	r3, r3
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	4619      	mov	r1, r3
 800a40c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d10f      	bne.n	800a432 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	68da      	ldr	r2, [r3, #12]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a420:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68da      	ldr	r2, [r3, #12]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a430:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a432:	2300      	movs	r3, #0
 800a434:	e000      	b.n	800a438 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a436:	2302      	movs	r3, #2
  }
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3714      	adds	r7, #20
 800a43c:	46bd      	mov	sp, r7
 800a43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a442:	4770      	bx	lr

0800a444 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	68da      	ldr	r2, [r3, #12]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a45a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2220      	movs	r2, #32
 800a460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f7ff fe73 	bl	800a150 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a46a:	2300      	movs	r3, #0
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3708      	adds	r7, #8
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}

0800a474 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b08c      	sub	sp, #48	@ 0x30
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a482:	b2db      	uxtb	r3, r3
 800a484:	2b22      	cmp	r3, #34	@ 0x22
 800a486:	f040 80ae 	bne.w	800a5e6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	689b      	ldr	r3, [r3, #8]
 800a48e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a492:	d117      	bne.n	800a4c4 <UART_Receive_IT+0x50>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	691b      	ldr	r3, [r3, #16]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d113      	bne.n	800a4c4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a49c:	2300      	movs	r3, #0
 800a49e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4b2:	b29a      	uxth	r2, r3
 800a4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4bc:	1c9a      	adds	r2, r3, #2
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a4c2:	e026      	b.n	800a512 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4d6:	d007      	beq.n	800a4e8 <UART_Receive_IT+0x74>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d10a      	bne.n	800a4f6 <UART_Receive_IT+0x82>
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	691b      	ldr	r3, [r3, #16]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d106      	bne.n	800a4f6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	b2da      	uxtb	r2, r3
 800a4f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4f2:	701a      	strb	r2, [r3, #0]
 800a4f4:	e008      	b.n	800a508 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a502:	b2da      	uxtb	r2, r3
 800a504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a506:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a50c:	1c5a      	adds	r2, r3, #1
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a516:	b29b      	uxth	r3, r3
 800a518:	3b01      	subs	r3, #1
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	4619      	mov	r1, r3
 800a520:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a522:	2b00      	cmp	r3, #0
 800a524:	d15d      	bne.n	800a5e2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	68da      	ldr	r2, [r3, #12]
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f022 0220 	bic.w	r2, r2, #32
 800a534:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	68da      	ldr	r2, [r3, #12]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a544:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	695a      	ldr	r2, [r3, #20]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 0201 	bic.w	r2, r2, #1
 800a554:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	2220      	movs	r2, #32
 800a55a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a568:	2b01      	cmp	r3, #1
 800a56a:	d135      	bne.n	800a5d8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2200      	movs	r2, #0
 800a570:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	330c      	adds	r3, #12
 800a578:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	e853 3f00 	ldrex	r3, [r3]
 800a580:	613b      	str	r3, [r7, #16]
   return(result);
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	f023 0310 	bic.w	r3, r3, #16
 800a588:	627b      	str	r3, [r7, #36]	@ 0x24
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	330c      	adds	r3, #12
 800a590:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a592:	623a      	str	r2, [r7, #32]
 800a594:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a596:	69f9      	ldr	r1, [r7, #28]
 800a598:	6a3a      	ldr	r2, [r7, #32]
 800a59a:	e841 2300 	strex	r3, r2, [r1]
 800a59e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1e5      	bne.n	800a572 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f003 0310 	and.w	r3, r3, #16
 800a5b0:	2b10      	cmp	r3, #16
 800a5b2:	d10a      	bne.n	800a5ca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	60fb      	str	r3, [r7, #12]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	60fb      	str	r3, [r7, #12]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	60fb      	str	r3, [r7, #12]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f7ff fdd1 	bl	800a178 <HAL_UARTEx_RxEventCallback>
 800a5d6:	e002      	b.n	800a5de <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f7f6 ffed 	bl	80015b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	e002      	b.n	800a5e8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	e000      	b.n	800a5e8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a5e6:	2302      	movs	r3, #2
  }
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3730      	adds	r7, #48	@ 0x30
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a5f4:	b0c0      	sub	sp, #256	@ 0x100
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	691b      	ldr	r3, [r3, #16]
 800a604:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a60c:	68d9      	ldr	r1, [r3, #12]
 800a60e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a612:	681a      	ldr	r2, [r3, #0]
 800a614:	ea40 0301 	orr.w	r3, r0, r1
 800a618:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a61a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a61e:	689a      	ldr	r2, [r3, #8]
 800a620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a624:	691b      	ldr	r3, [r3, #16]
 800a626:	431a      	orrs	r2, r3
 800a628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a62c:	695b      	ldr	r3, [r3, #20]
 800a62e:	431a      	orrs	r2, r3
 800a630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a634:	69db      	ldr	r3, [r3, #28]
 800a636:	4313      	orrs	r3, r2
 800a638:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a63c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	68db      	ldr	r3, [r3, #12]
 800a644:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a648:	f021 010c 	bic.w	r1, r1, #12
 800a64c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a650:	681a      	ldr	r2, [r3, #0]
 800a652:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a656:	430b      	orrs	r3, r1
 800a658:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a65a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	695b      	ldr	r3, [r3, #20]
 800a662:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a66a:	6999      	ldr	r1, [r3, #24]
 800a66c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	ea40 0301 	orr.w	r3, r0, r1
 800a676:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	4b8f      	ldr	r3, [pc, #572]	@ (800a8bc <UART_SetConfig+0x2cc>)
 800a680:	429a      	cmp	r2, r3
 800a682:	d005      	beq.n	800a690 <UART_SetConfig+0xa0>
 800a684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	4b8d      	ldr	r3, [pc, #564]	@ (800a8c0 <UART_SetConfig+0x2d0>)
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d104      	bne.n	800a69a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a690:	f7fe fa00 	bl	8008a94 <HAL_RCC_GetPCLK2Freq>
 800a694:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a698:	e003      	b.n	800a6a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a69a:	f7fe f9e7 	bl	8008a6c <HAL_RCC_GetPCLK1Freq>
 800a69e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a6a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a6a6:	69db      	ldr	r3, [r3, #28]
 800a6a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a6ac:	f040 810c 	bne.w	800a8c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a6b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a6ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a6be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a6c2:	4622      	mov	r2, r4
 800a6c4:	462b      	mov	r3, r5
 800a6c6:	1891      	adds	r1, r2, r2
 800a6c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a6ca:	415b      	adcs	r3, r3
 800a6cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a6ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a6d2:	4621      	mov	r1, r4
 800a6d4:	eb12 0801 	adds.w	r8, r2, r1
 800a6d8:	4629      	mov	r1, r5
 800a6da:	eb43 0901 	adc.w	r9, r3, r1
 800a6de:	f04f 0200 	mov.w	r2, #0
 800a6e2:	f04f 0300 	mov.w	r3, #0
 800a6e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a6ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a6ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a6f2:	4690      	mov	r8, r2
 800a6f4:	4699      	mov	r9, r3
 800a6f6:	4623      	mov	r3, r4
 800a6f8:	eb18 0303 	adds.w	r3, r8, r3
 800a6fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a700:	462b      	mov	r3, r5
 800a702:	eb49 0303 	adc.w	r3, r9, r3
 800a706:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a70a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	2200      	movs	r2, #0
 800a712:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a716:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a71a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a71e:	460b      	mov	r3, r1
 800a720:	18db      	adds	r3, r3, r3
 800a722:	653b      	str	r3, [r7, #80]	@ 0x50
 800a724:	4613      	mov	r3, r2
 800a726:	eb42 0303 	adc.w	r3, r2, r3
 800a72a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a72c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a730:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a734:	f7f6 fa60 	bl	8000bf8 <__aeabi_uldivmod>
 800a738:	4602      	mov	r2, r0
 800a73a:	460b      	mov	r3, r1
 800a73c:	4b61      	ldr	r3, [pc, #388]	@ (800a8c4 <UART_SetConfig+0x2d4>)
 800a73e:	fba3 2302 	umull	r2, r3, r3, r2
 800a742:	095b      	lsrs	r3, r3, #5
 800a744:	011c      	lsls	r4, r3, #4
 800a746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a74a:	2200      	movs	r2, #0
 800a74c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a750:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a754:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a758:	4642      	mov	r2, r8
 800a75a:	464b      	mov	r3, r9
 800a75c:	1891      	adds	r1, r2, r2
 800a75e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a760:	415b      	adcs	r3, r3
 800a762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a764:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a768:	4641      	mov	r1, r8
 800a76a:	eb12 0a01 	adds.w	sl, r2, r1
 800a76e:	4649      	mov	r1, r9
 800a770:	eb43 0b01 	adc.w	fp, r3, r1
 800a774:	f04f 0200 	mov.w	r2, #0
 800a778:	f04f 0300 	mov.w	r3, #0
 800a77c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a780:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a784:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a788:	4692      	mov	sl, r2
 800a78a:	469b      	mov	fp, r3
 800a78c:	4643      	mov	r3, r8
 800a78e:	eb1a 0303 	adds.w	r3, sl, r3
 800a792:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a796:	464b      	mov	r3, r9
 800a798:	eb4b 0303 	adc.w	r3, fp, r3
 800a79c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a7a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7a4:	685b      	ldr	r3, [r3, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a7ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a7b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	18db      	adds	r3, r3, r3
 800a7b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	eb42 0303 	adc.w	r3, r2, r3
 800a7c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a7c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a7ca:	f7f6 fa15 	bl	8000bf8 <__aeabi_uldivmod>
 800a7ce:	4602      	mov	r2, r0
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	4611      	mov	r1, r2
 800a7d4:	4b3b      	ldr	r3, [pc, #236]	@ (800a8c4 <UART_SetConfig+0x2d4>)
 800a7d6:	fba3 2301 	umull	r2, r3, r3, r1
 800a7da:	095b      	lsrs	r3, r3, #5
 800a7dc:	2264      	movs	r2, #100	@ 0x64
 800a7de:	fb02 f303 	mul.w	r3, r2, r3
 800a7e2:	1acb      	subs	r3, r1, r3
 800a7e4:	00db      	lsls	r3, r3, #3
 800a7e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a7ea:	4b36      	ldr	r3, [pc, #216]	@ (800a8c4 <UART_SetConfig+0x2d4>)
 800a7ec:	fba3 2302 	umull	r2, r3, r3, r2
 800a7f0:	095b      	lsrs	r3, r3, #5
 800a7f2:	005b      	lsls	r3, r3, #1
 800a7f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a7f8:	441c      	add	r4, r3
 800a7fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a7fe:	2200      	movs	r2, #0
 800a800:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a804:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a808:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a80c:	4642      	mov	r2, r8
 800a80e:	464b      	mov	r3, r9
 800a810:	1891      	adds	r1, r2, r2
 800a812:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a814:	415b      	adcs	r3, r3
 800a816:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a818:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a81c:	4641      	mov	r1, r8
 800a81e:	1851      	adds	r1, r2, r1
 800a820:	6339      	str	r1, [r7, #48]	@ 0x30
 800a822:	4649      	mov	r1, r9
 800a824:	414b      	adcs	r3, r1
 800a826:	637b      	str	r3, [r7, #52]	@ 0x34
 800a828:	f04f 0200 	mov.w	r2, #0
 800a82c:	f04f 0300 	mov.w	r3, #0
 800a830:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a834:	4659      	mov	r1, fp
 800a836:	00cb      	lsls	r3, r1, #3
 800a838:	4651      	mov	r1, sl
 800a83a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a83e:	4651      	mov	r1, sl
 800a840:	00ca      	lsls	r2, r1, #3
 800a842:	4610      	mov	r0, r2
 800a844:	4619      	mov	r1, r3
 800a846:	4603      	mov	r3, r0
 800a848:	4642      	mov	r2, r8
 800a84a:	189b      	adds	r3, r3, r2
 800a84c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a850:	464b      	mov	r3, r9
 800a852:	460a      	mov	r2, r1
 800a854:	eb42 0303 	adc.w	r3, r2, r3
 800a858:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a85c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a860:	685b      	ldr	r3, [r3, #4]
 800a862:	2200      	movs	r2, #0
 800a864:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a868:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a86c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a870:	460b      	mov	r3, r1
 800a872:	18db      	adds	r3, r3, r3
 800a874:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a876:	4613      	mov	r3, r2
 800a878:	eb42 0303 	adc.w	r3, r2, r3
 800a87c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a87e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a882:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a886:	f7f6 f9b7 	bl	8000bf8 <__aeabi_uldivmod>
 800a88a:	4602      	mov	r2, r0
 800a88c:	460b      	mov	r3, r1
 800a88e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8c4 <UART_SetConfig+0x2d4>)
 800a890:	fba3 1302 	umull	r1, r3, r3, r2
 800a894:	095b      	lsrs	r3, r3, #5
 800a896:	2164      	movs	r1, #100	@ 0x64
 800a898:	fb01 f303 	mul.w	r3, r1, r3
 800a89c:	1ad3      	subs	r3, r2, r3
 800a89e:	00db      	lsls	r3, r3, #3
 800a8a0:	3332      	adds	r3, #50	@ 0x32
 800a8a2:	4a08      	ldr	r2, [pc, #32]	@ (800a8c4 <UART_SetConfig+0x2d4>)
 800a8a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a8a8:	095b      	lsrs	r3, r3, #5
 800a8aa:	f003 0207 	and.w	r2, r3, #7
 800a8ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4422      	add	r2, r4
 800a8b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a8b8:	e106      	b.n	800aac8 <UART_SetConfig+0x4d8>
 800a8ba:	bf00      	nop
 800a8bc:	40011000 	.word	0x40011000
 800a8c0:	40011400 	.word	0x40011400
 800a8c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a8c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a8d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a8d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a8da:	4642      	mov	r2, r8
 800a8dc:	464b      	mov	r3, r9
 800a8de:	1891      	adds	r1, r2, r2
 800a8e0:	6239      	str	r1, [r7, #32]
 800a8e2:	415b      	adcs	r3, r3
 800a8e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a8ea:	4641      	mov	r1, r8
 800a8ec:	1854      	adds	r4, r2, r1
 800a8ee:	4649      	mov	r1, r9
 800a8f0:	eb43 0501 	adc.w	r5, r3, r1
 800a8f4:	f04f 0200 	mov.w	r2, #0
 800a8f8:	f04f 0300 	mov.w	r3, #0
 800a8fc:	00eb      	lsls	r3, r5, #3
 800a8fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a902:	00e2      	lsls	r2, r4, #3
 800a904:	4614      	mov	r4, r2
 800a906:	461d      	mov	r5, r3
 800a908:	4643      	mov	r3, r8
 800a90a:	18e3      	adds	r3, r4, r3
 800a90c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a910:	464b      	mov	r3, r9
 800a912:	eb45 0303 	adc.w	r3, r5, r3
 800a916:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a91a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a926:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a92a:	f04f 0200 	mov.w	r2, #0
 800a92e:	f04f 0300 	mov.w	r3, #0
 800a932:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a936:	4629      	mov	r1, r5
 800a938:	008b      	lsls	r3, r1, #2
 800a93a:	4621      	mov	r1, r4
 800a93c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a940:	4621      	mov	r1, r4
 800a942:	008a      	lsls	r2, r1, #2
 800a944:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a948:	f7f6 f956 	bl	8000bf8 <__aeabi_uldivmod>
 800a94c:	4602      	mov	r2, r0
 800a94e:	460b      	mov	r3, r1
 800a950:	4b60      	ldr	r3, [pc, #384]	@ (800aad4 <UART_SetConfig+0x4e4>)
 800a952:	fba3 2302 	umull	r2, r3, r3, r2
 800a956:	095b      	lsrs	r3, r3, #5
 800a958:	011c      	lsls	r4, r3, #4
 800a95a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a95e:	2200      	movs	r2, #0
 800a960:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a964:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a968:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a96c:	4642      	mov	r2, r8
 800a96e:	464b      	mov	r3, r9
 800a970:	1891      	adds	r1, r2, r2
 800a972:	61b9      	str	r1, [r7, #24]
 800a974:	415b      	adcs	r3, r3
 800a976:	61fb      	str	r3, [r7, #28]
 800a978:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a97c:	4641      	mov	r1, r8
 800a97e:	1851      	adds	r1, r2, r1
 800a980:	6139      	str	r1, [r7, #16]
 800a982:	4649      	mov	r1, r9
 800a984:	414b      	adcs	r3, r1
 800a986:	617b      	str	r3, [r7, #20]
 800a988:	f04f 0200 	mov.w	r2, #0
 800a98c:	f04f 0300 	mov.w	r3, #0
 800a990:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a994:	4659      	mov	r1, fp
 800a996:	00cb      	lsls	r3, r1, #3
 800a998:	4651      	mov	r1, sl
 800a99a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a99e:	4651      	mov	r1, sl
 800a9a0:	00ca      	lsls	r2, r1, #3
 800a9a2:	4610      	mov	r0, r2
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	4642      	mov	r2, r8
 800a9aa:	189b      	adds	r3, r3, r2
 800a9ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a9b0:	464b      	mov	r3, r9
 800a9b2:	460a      	mov	r2, r1
 800a9b4:	eb42 0303 	adc.w	r3, r2, r3
 800a9b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a9bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a9c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a9c8:	f04f 0200 	mov.w	r2, #0
 800a9cc:	f04f 0300 	mov.w	r3, #0
 800a9d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	008b      	lsls	r3, r1, #2
 800a9d8:	4641      	mov	r1, r8
 800a9da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a9de:	4641      	mov	r1, r8
 800a9e0:	008a      	lsls	r2, r1, #2
 800a9e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a9e6:	f7f6 f907 	bl	8000bf8 <__aeabi_uldivmod>
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	4611      	mov	r1, r2
 800a9f0:	4b38      	ldr	r3, [pc, #224]	@ (800aad4 <UART_SetConfig+0x4e4>)
 800a9f2:	fba3 2301 	umull	r2, r3, r3, r1
 800a9f6:	095b      	lsrs	r3, r3, #5
 800a9f8:	2264      	movs	r2, #100	@ 0x64
 800a9fa:	fb02 f303 	mul.w	r3, r2, r3
 800a9fe:	1acb      	subs	r3, r1, r3
 800aa00:	011b      	lsls	r3, r3, #4
 800aa02:	3332      	adds	r3, #50	@ 0x32
 800aa04:	4a33      	ldr	r2, [pc, #204]	@ (800aad4 <UART_SetConfig+0x4e4>)
 800aa06:	fba2 2303 	umull	r2, r3, r2, r3
 800aa0a:	095b      	lsrs	r3, r3, #5
 800aa0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aa10:	441c      	add	r4, r3
 800aa12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa16:	2200      	movs	r2, #0
 800aa18:	673b      	str	r3, [r7, #112]	@ 0x70
 800aa1a:	677a      	str	r2, [r7, #116]	@ 0x74
 800aa1c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800aa20:	4642      	mov	r2, r8
 800aa22:	464b      	mov	r3, r9
 800aa24:	1891      	adds	r1, r2, r2
 800aa26:	60b9      	str	r1, [r7, #8]
 800aa28:	415b      	adcs	r3, r3
 800aa2a:	60fb      	str	r3, [r7, #12]
 800aa2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aa30:	4641      	mov	r1, r8
 800aa32:	1851      	adds	r1, r2, r1
 800aa34:	6039      	str	r1, [r7, #0]
 800aa36:	4649      	mov	r1, r9
 800aa38:	414b      	adcs	r3, r1
 800aa3a:	607b      	str	r3, [r7, #4]
 800aa3c:	f04f 0200 	mov.w	r2, #0
 800aa40:	f04f 0300 	mov.w	r3, #0
 800aa44:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aa48:	4659      	mov	r1, fp
 800aa4a:	00cb      	lsls	r3, r1, #3
 800aa4c:	4651      	mov	r1, sl
 800aa4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aa52:	4651      	mov	r1, sl
 800aa54:	00ca      	lsls	r2, r1, #3
 800aa56:	4610      	mov	r0, r2
 800aa58:	4619      	mov	r1, r3
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	4642      	mov	r2, r8
 800aa5e:	189b      	adds	r3, r3, r2
 800aa60:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aa62:	464b      	mov	r3, r9
 800aa64:	460a      	mov	r2, r1
 800aa66:	eb42 0303 	adc.w	r3, r2, r3
 800aa6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800aa6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	2200      	movs	r2, #0
 800aa74:	663b      	str	r3, [r7, #96]	@ 0x60
 800aa76:	667a      	str	r2, [r7, #100]	@ 0x64
 800aa78:	f04f 0200 	mov.w	r2, #0
 800aa7c:	f04f 0300 	mov.w	r3, #0
 800aa80:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800aa84:	4649      	mov	r1, r9
 800aa86:	008b      	lsls	r3, r1, #2
 800aa88:	4641      	mov	r1, r8
 800aa8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa8e:	4641      	mov	r1, r8
 800aa90:	008a      	lsls	r2, r1, #2
 800aa92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800aa96:	f7f6 f8af 	bl	8000bf8 <__aeabi_uldivmod>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	4b0d      	ldr	r3, [pc, #52]	@ (800aad4 <UART_SetConfig+0x4e4>)
 800aaa0:	fba3 1302 	umull	r1, r3, r3, r2
 800aaa4:	095b      	lsrs	r3, r3, #5
 800aaa6:	2164      	movs	r1, #100	@ 0x64
 800aaa8:	fb01 f303 	mul.w	r3, r1, r3
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	011b      	lsls	r3, r3, #4
 800aab0:	3332      	adds	r3, #50	@ 0x32
 800aab2:	4a08      	ldr	r2, [pc, #32]	@ (800aad4 <UART_SetConfig+0x4e4>)
 800aab4:	fba2 2303 	umull	r2, r3, r2, r3
 800aab8:	095b      	lsrs	r3, r3, #5
 800aaba:	f003 020f 	and.w	r2, r3, #15
 800aabe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4422      	add	r2, r4
 800aac6:	609a      	str	r2, [r3, #8]
}
 800aac8:	bf00      	nop
 800aaca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800aace:	46bd      	mov	sp, r7
 800aad0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aad4:	51eb851f 	.word	0x51eb851f

0800aad8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aad8:	b084      	sub	sp, #16
 800aada:	b580      	push	{r7, lr}
 800aadc:	b084      	sub	sp, #16
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
 800aae2:	f107 001c 	add.w	r0, r7, #28
 800aae6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aaea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d123      	bne.n	800ab3a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aaf6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	68db      	ldr	r3, [r3, #12]
 800ab02:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800ab06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ab1a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	d105      	bne.n	800ab2e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	68db      	ldr	r3, [r3, #12]
 800ab26:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f001 fae8 	bl	800c104 <USB_CoreReset>
 800ab34:	4603      	mov	r3, r0
 800ab36:	73fb      	strb	r3, [r7, #15]
 800ab38:	e01b      	b.n	800ab72 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f001 fadc 	bl	800c104 <USB_CoreReset>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ab50:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d106      	bne.n	800ab66 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab5c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	639a      	str	r2, [r3, #56]	@ 0x38
 800ab64:	e005      	b.n	800ab72 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab6a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ab72:	7fbb      	ldrb	r3, [r7, #30]
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d10b      	bne.n	800ab90 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	689b      	ldr	r3, [r3, #8]
 800ab7c:	f043 0206 	orr.w	r2, r3, #6
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	f043 0220 	orr.w	r2, r3, #32
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ab90:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3710      	adds	r7, #16
 800ab96:	46bd      	mov	sp, r7
 800ab98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ab9c:	b004      	add	sp, #16
 800ab9e:	4770      	bx	lr

0800aba0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b087      	sub	sp, #28
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	60f8      	str	r0, [r7, #12]
 800aba8:	60b9      	str	r1, [r7, #8]
 800abaa:	4613      	mov	r3, r2
 800abac:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800abae:	79fb      	ldrb	r3, [r7, #7]
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d165      	bne.n	800ac80 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	4a41      	ldr	r2, [pc, #260]	@ (800acbc <USB_SetTurnaroundTime+0x11c>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d906      	bls.n	800abca <USB_SetTurnaroundTime+0x2a>
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	4a40      	ldr	r2, [pc, #256]	@ (800acc0 <USB_SetTurnaroundTime+0x120>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d202      	bcs.n	800abca <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800abc4:	230f      	movs	r3, #15
 800abc6:	617b      	str	r3, [r7, #20]
 800abc8:	e062      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	4a3c      	ldr	r2, [pc, #240]	@ (800acc0 <USB_SetTurnaroundTime+0x120>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d306      	bcc.n	800abe0 <USB_SetTurnaroundTime+0x40>
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	4a3b      	ldr	r2, [pc, #236]	@ (800acc4 <USB_SetTurnaroundTime+0x124>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d202      	bcs.n	800abe0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800abda:	230e      	movs	r3, #14
 800abdc:	617b      	str	r3, [r7, #20]
 800abde:	e057      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	4a38      	ldr	r2, [pc, #224]	@ (800acc4 <USB_SetTurnaroundTime+0x124>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d306      	bcc.n	800abf6 <USB_SetTurnaroundTime+0x56>
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	4a37      	ldr	r2, [pc, #220]	@ (800acc8 <USB_SetTurnaroundTime+0x128>)
 800abec:	4293      	cmp	r3, r2
 800abee:	d202      	bcs.n	800abf6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800abf0:	230d      	movs	r3, #13
 800abf2:	617b      	str	r3, [r7, #20]
 800abf4:	e04c      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	4a33      	ldr	r2, [pc, #204]	@ (800acc8 <USB_SetTurnaroundTime+0x128>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d306      	bcc.n	800ac0c <USB_SetTurnaroundTime+0x6c>
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	4a32      	ldr	r2, [pc, #200]	@ (800accc <USB_SetTurnaroundTime+0x12c>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d802      	bhi.n	800ac0c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ac06:	230c      	movs	r3, #12
 800ac08:	617b      	str	r3, [r7, #20]
 800ac0a:	e041      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	4a2f      	ldr	r2, [pc, #188]	@ (800accc <USB_SetTurnaroundTime+0x12c>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d906      	bls.n	800ac22 <USB_SetTurnaroundTime+0x82>
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	4a2e      	ldr	r2, [pc, #184]	@ (800acd0 <USB_SetTurnaroundTime+0x130>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d802      	bhi.n	800ac22 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ac1c:	230b      	movs	r3, #11
 800ac1e:	617b      	str	r3, [r7, #20]
 800ac20:	e036      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	4a2a      	ldr	r2, [pc, #168]	@ (800acd0 <USB_SetTurnaroundTime+0x130>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d906      	bls.n	800ac38 <USB_SetTurnaroundTime+0x98>
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	4a29      	ldr	r2, [pc, #164]	@ (800acd4 <USB_SetTurnaroundTime+0x134>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d802      	bhi.n	800ac38 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ac32:	230a      	movs	r3, #10
 800ac34:	617b      	str	r3, [r7, #20]
 800ac36:	e02b      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	4a26      	ldr	r2, [pc, #152]	@ (800acd4 <USB_SetTurnaroundTime+0x134>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	d906      	bls.n	800ac4e <USB_SetTurnaroundTime+0xae>
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	4a25      	ldr	r2, [pc, #148]	@ (800acd8 <USB_SetTurnaroundTime+0x138>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d202      	bcs.n	800ac4e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ac48:	2309      	movs	r3, #9
 800ac4a:	617b      	str	r3, [r7, #20]
 800ac4c:	e020      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	4a21      	ldr	r2, [pc, #132]	@ (800acd8 <USB_SetTurnaroundTime+0x138>)
 800ac52:	4293      	cmp	r3, r2
 800ac54:	d306      	bcc.n	800ac64 <USB_SetTurnaroundTime+0xc4>
 800ac56:	68bb      	ldr	r3, [r7, #8]
 800ac58:	4a20      	ldr	r2, [pc, #128]	@ (800acdc <USB_SetTurnaroundTime+0x13c>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d802      	bhi.n	800ac64 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ac5e:	2308      	movs	r3, #8
 800ac60:	617b      	str	r3, [r7, #20]
 800ac62:	e015      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	4a1d      	ldr	r2, [pc, #116]	@ (800acdc <USB_SetTurnaroundTime+0x13c>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d906      	bls.n	800ac7a <USB_SetTurnaroundTime+0xda>
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	4a1c      	ldr	r2, [pc, #112]	@ (800ace0 <USB_SetTurnaroundTime+0x140>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d202      	bcs.n	800ac7a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800ac74:	2307      	movs	r3, #7
 800ac76:	617b      	str	r3, [r7, #20]
 800ac78:	e00a      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800ac7a:	2306      	movs	r3, #6
 800ac7c:	617b      	str	r3, [r7, #20]
 800ac7e:	e007      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800ac80:	79fb      	ldrb	r3, [r7, #7]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d102      	bne.n	800ac8c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ac86:	2309      	movs	r3, #9
 800ac88:	617b      	str	r3, [r7, #20]
 800ac8a:	e001      	b.n	800ac90 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ac8c:	2309      	movs	r3, #9
 800ac8e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	68db      	ldr	r3, [r3, #12]
 800ac94:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	68da      	ldr	r2, [r3, #12]
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	029b      	lsls	r3, r3, #10
 800aca4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800aca8:	431a      	orrs	r2, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800acae:	2300      	movs	r3, #0
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	371c      	adds	r7, #28
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr
 800acbc:	00d8acbf 	.word	0x00d8acbf
 800acc0:	00e4e1c0 	.word	0x00e4e1c0
 800acc4:	00f42400 	.word	0x00f42400
 800acc8:	01067380 	.word	0x01067380
 800accc:	011a499f 	.word	0x011a499f
 800acd0:	01312cff 	.word	0x01312cff
 800acd4:	014ca43f 	.word	0x014ca43f
 800acd8:	016e3600 	.word	0x016e3600
 800acdc:	01a6ab1f 	.word	0x01a6ab1f
 800ace0:	01e84800 	.word	0x01e84800

0800ace4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ace4:	b480      	push	{r7}
 800ace6:	b083      	sub	sp, #12
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	f043 0201 	orr.w	r2, r3, #1
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800acf8:	2300      	movs	r3, #0
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	370c      	adds	r7, #12
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr

0800ad06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad06:	b480      	push	{r7}
 800ad08:	b083      	sub	sp, #12
 800ad0a:	af00      	add	r7, sp, #0
 800ad0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	689b      	ldr	r3, [r3, #8]
 800ad12:	f023 0201 	bic.w	r2, r3, #1
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ad1a:	2300      	movs	r3, #0
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	370c      	adds	r7, #12
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr

0800ad28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	460b      	mov	r3, r1
 800ad32:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ad34:	2300      	movs	r3, #0
 800ad36:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	68db      	ldr	r3, [r3, #12]
 800ad3c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ad44:	78fb      	ldrb	r3, [r7, #3]
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d115      	bne.n	800ad76 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	68db      	ldr	r3, [r3, #12]
 800ad4e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ad56:	200a      	movs	r0, #10
 800ad58:	f7f7 ff48 	bl	8002bec <HAL_Delay>
      ms += 10U;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	330a      	adds	r3, #10
 800ad60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f001 f93f 	bl	800bfe6 <USB_GetMode>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	2b01      	cmp	r3, #1
 800ad6c:	d01e      	beq.n	800adac <USB_SetCurrentMode+0x84>
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	2bc7      	cmp	r3, #199	@ 0xc7
 800ad72:	d9f0      	bls.n	800ad56 <USB_SetCurrentMode+0x2e>
 800ad74:	e01a      	b.n	800adac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ad76:	78fb      	ldrb	r3, [r7, #3]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d115      	bne.n	800ada8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ad88:	200a      	movs	r0, #10
 800ad8a:	f7f7 ff2f 	bl	8002bec <HAL_Delay>
      ms += 10U;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	330a      	adds	r3, #10
 800ad92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f001 f926 	bl	800bfe6 <USB_GetMode>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d005      	beq.n	800adac <USB_SetCurrentMode+0x84>
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2bc7      	cmp	r3, #199	@ 0xc7
 800ada4:	d9f0      	bls.n	800ad88 <USB_SetCurrentMode+0x60>
 800ada6:	e001      	b.n	800adac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ada8:	2301      	movs	r3, #1
 800adaa:	e005      	b.n	800adb8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2bc8      	cmp	r3, #200	@ 0xc8
 800adb0:	d101      	bne.n	800adb6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800adb2:	2301      	movs	r3, #1
 800adb4:	e000      	b.n	800adb8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800adb6:	2300      	movs	r3, #0
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3710      	adds	r7, #16
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800adc0:	b084      	sub	sp, #16
 800adc2:	b580      	push	{r7, lr}
 800adc4:	b086      	sub	sp, #24
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]
 800adca:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800adce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800add2:	2300      	movs	r3, #0
 800add4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800adda:	2300      	movs	r3, #0
 800addc:	613b      	str	r3, [r7, #16]
 800adde:	e009      	b.n	800adf4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	3340      	adds	r3, #64	@ 0x40
 800ade6:	009b      	lsls	r3, r3, #2
 800ade8:	4413      	add	r3, r2
 800adea:	2200      	movs	r2, #0
 800adec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	3301      	adds	r3, #1
 800adf2:	613b      	str	r3, [r7, #16]
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	2b0e      	cmp	r3, #14
 800adf8:	d9f2      	bls.n	800ade0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800adfa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d11c      	bne.n	800ae3c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	68fa      	ldr	r2, [r7, #12]
 800ae0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ae10:	f043 0302 	orr.w	r3, r3, #2
 800ae14:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae26:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae32:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	639a      	str	r2, [r3, #56]	@ 0x38
 800ae3a:	e00b      	b.n	800ae54 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae40:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae4c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ae60:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	d10d      	bne.n	800ae84 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ae68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d104      	bne.n	800ae7a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ae70:	2100      	movs	r1, #0
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f000 f968 	bl	800b148 <USB_SetDevSpeed>
 800ae78:	e008      	b.n	800ae8c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ae7a:	2101      	movs	r1, #1
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f000 f963 	bl	800b148 <USB_SetDevSpeed>
 800ae82:	e003      	b.n	800ae8c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ae84:	2103      	movs	r1, #3
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 f95e 	bl	800b148 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ae8c:	2110      	movs	r1, #16
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 f8fa 	bl	800b088 <USB_FlushTxFifo>
 800ae94:	4603      	mov	r3, r0
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d001      	beq.n	800ae9e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 f924 	bl	800b0ec <USB_FlushRxFifo>
 800aea4:	4603      	mov	r3, r0
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d001      	beq.n	800aeae <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aec0:	461a      	mov	r2, r3
 800aec2:	2300      	movs	r3, #0
 800aec4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aecc:	461a      	mov	r2, r3
 800aece:	2300      	movs	r3, #0
 800aed0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aed2:	2300      	movs	r3, #0
 800aed4:	613b      	str	r3, [r7, #16]
 800aed6:	e043      	b.n	800af60 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	015a      	lsls	r2, r3, #5
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	4413      	add	r3, r2
 800aee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aeea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aeee:	d118      	bne.n	800af22 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d10a      	bne.n	800af0c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	015a      	lsls	r2, r3, #5
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	4413      	add	r3, r2
 800aefe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af02:	461a      	mov	r2, r3
 800af04:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800af08:	6013      	str	r3, [r2, #0]
 800af0a:	e013      	b.n	800af34 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	015a      	lsls	r2, r3, #5
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	4413      	add	r3, r2
 800af14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af18:	461a      	mov	r2, r3
 800af1a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800af1e:	6013      	str	r3, [r2, #0]
 800af20:	e008      	b.n	800af34 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	015a      	lsls	r2, r3, #5
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	4413      	add	r3, r2
 800af2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af2e:	461a      	mov	r2, r3
 800af30:	2300      	movs	r3, #0
 800af32:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	015a      	lsls	r2, r3, #5
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	4413      	add	r3, r2
 800af3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af40:	461a      	mov	r2, r3
 800af42:	2300      	movs	r3, #0
 800af44:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	015a      	lsls	r2, r3, #5
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	4413      	add	r3, r2
 800af4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af52:	461a      	mov	r2, r3
 800af54:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800af58:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af5a:	693b      	ldr	r3, [r7, #16]
 800af5c:	3301      	adds	r3, #1
 800af5e:	613b      	str	r3, [r7, #16]
 800af60:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800af64:	461a      	mov	r2, r3
 800af66:	693b      	ldr	r3, [r7, #16]
 800af68:	4293      	cmp	r3, r2
 800af6a:	d3b5      	bcc.n	800aed8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af6c:	2300      	movs	r3, #0
 800af6e:	613b      	str	r3, [r7, #16]
 800af70:	e043      	b.n	800affa <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	015a      	lsls	r2, r3, #5
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	4413      	add	r3, r2
 800af7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af88:	d118      	bne.n	800afbc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d10a      	bne.n	800afa6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	015a      	lsls	r2, r3, #5
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	4413      	add	r3, r2
 800af98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af9c:	461a      	mov	r2, r3
 800af9e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800afa2:	6013      	str	r3, [r2, #0]
 800afa4:	e013      	b.n	800afce <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	015a      	lsls	r2, r3, #5
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	4413      	add	r3, r2
 800afae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afb2:	461a      	mov	r2, r3
 800afb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800afb8:	6013      	str	r3, [r2, #0]
 800afba:	e008      	b.n	800afce <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	015a      	lsls	r2, r3, #5
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	4413      	add	r3, r2
 800afc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afc8:	461a      	mov	r2, r3
 800afca:	2300      	movs	r3, #0
 800afcc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	015a      	lsls	r2, r3, #5
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	4413      	add	r3, r2
 800afd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afda:	461a      	mov	r2, r3
 800afdc:	2300      	movs	r3, #0
 800afde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	015a      	lsls	r2, r3, #5
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	4413      	add	r3, r2
 800afe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afec:	461a      	mov	r2, r3
 800afee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800aff2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	3301      	adds	r3, #1
 800aff8:	613b      	str	r3, [r7, #16]
 800affa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800affe:	461a      	mov	r2, r3
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	4293      	cmp	r3, r2
 800b004:	d3b5      	bcc.n	800af72 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b00c:	691b      	ldr	r3, [r3, #16]
 800b00e:	68fa      	ldr	r2, [r7, #12]
 800b010:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b018:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2200      	movs	r2, #0
 800b01e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b026:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b028:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d105      	bne.n	800b03c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	699b      	ldr	r3, [r3, #24]
 800b034:	f043 0210 	orr.w	r2, r3, #16
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	699a      	ldr	r2, [r3, #24]
 800b040:	4b10      	ldr	r3, [pc, #64]	@ (800b084 <USB_DevInit+0x2c4>)
 800b042:	4313      	orrs	r3, r2
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b048:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d005      	beq.n	800b05c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	699b      	ldr	r3, [r3, #24]
 800b054:	f043 0208 	orr.w	r2, r3, #8
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b05c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b060:	2b01      	cmp	r3, #1
 800b062:	d107      	bne.n	800b074 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	699b      	ldr	r3, [r3, #24]
 800b068:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b06c:	f043 0304 	orr.w	r3, r3, #4
 800b070:	687a      	ldr	r2, [r7, #4]
 800b072:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b074:	7dfb      	ldrb	r3, [r7, #23]
}
 800b076:	4618      	mov	r0, r3
 800b078:	3718      	adds	r7, #24
 800b07a:	46bd      	mov	sp, r7
 800b07c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b080:	b004      	add	sp, #16
 800b082:	4770      	bx	lr
 800b084:	803c3800 	.word	0x803c3800

0800b088 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b088:	b480      	push	{r7}
 800b08a:	b085      	sub	sp, #20
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b092:	2300      	movs	r3, #0
 800b094:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	3301      	adds	r3, #1
 800b09a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0a2:	d901      	bls.n	800b0a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b0a4:	2303      	movs	r3, #3
 800b0a6:	e01b      	b.n	800b0e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	691b      	ldr	r3, [r3, #16]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	daf2      	bge.n	800b096 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	019b      	lsls	r3, r3, #6
 800b0b8:	f043 0220 	orr.w	r2, r3, #32
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0cc:	d901      	bls.n	800b0d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b0ce:	2303      	movs	r3, #3
 800b0d0:	e006      	b.n	800b0e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	691b      	ldr	r3, [r3, #16]
 800b0d6:	f003 0320 	and.w	r3, r3, #32
 800b0da:	2b20      	cmp	r3, #32
 800b0dc:	d0f0      	beq.n	800b0c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b0de:	2300      	movs	r3, #0
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3714      	adds	r7, #20
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b085      	sub	sp, #20
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b104:	d901      	bls.n	800b10a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b106:	2303      	movs	r3, #3
 800b108:	e018      	b.n	800b13c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	691b      	ldr	r3, [r3, #16]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	daf2      	bge.n	800b0f8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b112:	2300      	movs	r3, #0
 800b114:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2210      	movs	r2, #16
 800b11a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	3301      	adds	r3, #1
 800b120:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b128:	d901      	bls.n	800b12e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b12a:	2303      	movs	r3, #3
 800b12c:	e006      	b.n	800b13c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	691b      	ldr	r3, [r3, #16]
 800b132:	f003 0310 	and.w	r3, r3, #16
 800b136:	2b10      	cmp	r3, #16
 800b138:	d0f0      	beq.n	800b11c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b13a:	2300      	movs	r3, #0
}
 800b13c:	4618      	mov	r0, r3
 800b13e:	3714      	adds	r7, #20
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr

0800b148 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b148:	b480      	push	{r7}
 800b14a:	b085      	sub	sp, #20
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	460b      	mov	r3, r1
 800b152:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b15e:	681a      	ldr	r2, [r3, #0]
 800b160:	78fb      	ldrb	r3, [r7, #3]
 800b162:	68f9      	ldr	r1, [r7, #12]
 800b164:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b168:	4313      	orrs	r3, r2
 800b16a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b16c:	2300      	movs	r3, #0
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3714      	adds	r7, #20
 800b172:	46bd      	mov	sp, r7
 800b174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b178:	4770      	bx	lr

0800b17a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b17a:	b480      	push	{r7}
 800b17c:	b087      	sub	sp, #28
 800b17e:	af00      	add	r7, sp, #0
 800b180:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b18c:	689b      	ldr	r3, [r3, #8]
 800b18e:	f003 0306 	and.w	r3, r3, #6
 800b192:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d102      	bne.n	800b1a0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b19a:	2300      	movs	r3, #0
 800b19c:	75fb      	strb	r3, [r7, #23]
 800b19e:	e00a      	b.n	800b1b6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2b02      	cmp	r3, #2
 800b1a4:	d002      	beq.n	800b1ac <USB_GetDevSpeed+0x32>
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2b06      	cmp	r3, #6
 800b1aa:	d102      	bne.n	800b1b2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b1ac:	2302      	movs	r3, #2
 800b1ae:	75fb      	strb	r3, [r7, #23]
 800b1b0:	e001      	b.n	800b1b6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b1b2:	230f      	movs	r3, #15
 800b1b4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b1b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	371c      	adds	r7, #28
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c2:	4770      	bx	lr

0800b1c4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b085      	sub	sp, #20
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	781b      	ldrb	r3, [r3, #0]
 800b1d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	785b      	ldrb	r3, [r3, #1]
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d13a      	bne.n	800b256 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1e6:	69da      	ldr	r2, [r3, #28]
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	f003 030f 	and.w	r3, r3, #15
 800b1f0:	2101      	movs	r1, #1
 800b1f2:	fa01 f303 	lsl.w	r3, r1, r3
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	68f9      	ldr	r1, [r7, #12]
 800b1fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b1fe:	4313      	orrs	r3, r2
 800b200:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	015a      	lsls	r2, r3, #5
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	4413      	add	r3, r2
 800b20a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b214:	2b00      	cmp	r3, #0
 800b216:	d155      	bne.n	800b2c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	015a      	lsls	r2, r3, #5
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	4413      	add	r3, r2
 800b220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b224:	681a      	ldr	r2, [r3, #0]
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b22e:	683b      	ldr	r3, [r7, #0]
 800b230:	791b      	ldrb	r3, [r3, #4]
 800b232:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b234:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	059b      	lsls	r3, r3, #22
 800b23a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b23c:	4313      	orrs	r3, r2
 800b23e:	68ba      	ldr	r2, [r7, #8]
 800b240:	0151      	lsls	r1, r2, #5
 800b242:	68fa      	ldr	r2, [r7, #12]
 800b244:	440a      	add	r2, r1
 800b246:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b24a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b24e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b252:	6013      	str	r3, [r2, #0]
 800b254:	e036      	b.n	800b2c4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b25c:	69da      	ldr	r2, [r3, #28]
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	781b      	ldrb	r3, [r3, #0]
 800b262:	f003 030f 	and.w	r3, r3, #15
 800b266:	2101      	movs	r1, #1
 800b268:	fa01 f303 	lsl.w	r3, r1, r3
 800b26c:	041b      	lsls	r3, r3, #16
 800b26e:	68f9      	ldr	r1, [r7, #12]
 800b270:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b274:	4313      	orrs	r3, r2
 800b276:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	015a      	lsls	r2, r3, #5
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	4413      	add	r3, r2
 800b280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d11a      	bne.n	800b2c4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	015a      	lsls	r2, r3, #5
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	4413      	add	r3, r2
 800b296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b29a:	681a      	ldr	r2, [r3, #0]
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	689b      	ldr	r3, [r3, #8]
 800b2a0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	791b      	ldrb	r3, [r3, #4]
 800b2a8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b2aa:	430b      	orrs	r3, r1
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	68ba      	ldr	r2, [r7, #8]
 800b2b0:	0151      	lsls	r1, r2, #5
 800b2b2:	68fa      	ldr	r2, [r7, #12]
 800b2b4:	440a      	add	r2, r1
 800b2b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b2ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2c2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b2c4:	2300      	movs	r3, #0
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3714      	adds	r7, #20
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d0:	4770      	bx	lr
	...

0800b2d4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
 800b2dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	785b      	ldrb	r3, [r3, #1]
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d161      	bne.n	800b3b4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	015a      	lsls	r2, r3, #5
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b302:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b306:	d11f      	bne.n	800b348 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	015a      	lsls	r2, r3, #5
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	4413      	add	r3, r2
 800b310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	68ba      	ldr	r2, [r7, #8]
 800b318:	0151      	lsls	r1, r2, #5
 800b31a:	68fa      	ldr	r2, [r7, #12]
 800b31c:	440a      	add	r2, r1
 800b31e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b322:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b326:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	015a      	lsls	r2, r3, #5
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	4413      	add	r3, r2
 800b330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	68ba      	ldr	r2, [r7, #8]
 800b338:	0151      	lsls	r1, r2, #5
 800b33a:	68fa      	ldr	r2, [r7, #12]
 800b33c:	440a      	add	r2, r1
 800b33e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b342:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b346:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b34e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	f003 030f 	and.w	r3, r3, #15
 800b358:	2101      	movs	r1, #1
 800b35a:	fa01 f303 	lsl.w	r3, r1, r3
 800b35e:	b29b      	uxth	r3, r3
 800b360:	43db      	mvns	r3, r3
 800b362:	68f9      	ldr	r1, [r7, #12]
 800b364:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b368:	4013      	ands	r3, r2
 800b36a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b372:	69da      	ldr	r2, [r3, #28]
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	f003 030f 	and.w	r3, r3, #15
 800b37c:	2101      	movs	r1, #1
 800b37e:	fa01 f303 	lsl.w	r3, r1, r3
 800b382:	b29b      	uxth	r3, r3
 800b384:	43db      	mvns	r3, r3
 800b386:	68f9      	ldr	r1, [r7, #12]
 800b388:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b38c:	4013      	ands	r3, r2
 800b38e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	015a      	lsls	r2, r3, #5
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	4413      	add	r3, r2
 800b398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b39c:	681a      	ldr	r2, [r3, #0]
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	0159      	lsls	r1, r3, #5
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	440b      	add	r3, r1
 800b3a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	4b35      	ldr	r3, [pc, #212]	@ (800b484 <USB_DeactivateEndpoint+0x1b0>)
 800b3ae:	4013      	ands	r3, r2
 800b3b0:	600b      	str	r3, [r1, #0]
 800b3b2:	e060      	b.n	800b476 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	015a      	lsls	r2, r3, #5
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	4413      	add	r3, r2
 800b3bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b3c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3ca:	d11f      	bne.n	800b40c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	015a      	lsls	r2, r3, #5
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	4413      	add	r3, r2
 800b3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	68ba      	ldr	r2, [r7, #8]
 800b3dc:	0151      	lsls	r1, r2, #5
 800b3de:	68fa      	ldr	r2, [r7, #12]
 800b3e0:	440a      	add	r2, r1
 800b3e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b3e6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b3ea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	015a      	lsls	r2, r3, #5
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	4413      	add	r3, r2
 800b3f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	68ba      	ldr	r2, [r7, #8]
 800b3fc:	0151      	lsls	r1, r2, #5
 800b3fe:	68fa      	ldr	r2, [r7, #12]
 800b400:	440a      	add	r2, r1
 800b402:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b406:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b40a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b412:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	f003 030f 	and.w	r3, r3, #15
 800b41c:	2101      	movs	r1, #1
 800b41e:	fa01 f303 	lsl.w	r3, r1, r3
 800b422:	041b      	lsls	r3, r3, #16
 800b424:	43db      	mvns	r3, r3
 800b426:	68f9      	ldr	r1, [r7, #12]
 800b428:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b42c:	4013      	ands	r3, r2
 800b42e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b436:	69da      	ldr	r2, [r3, #28]
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	781b      	ldrb	r3, [r3, #0]
 800b43c:	f003 030f 	and.w	r3, r3, #15
 800b440:	2101      	movs	r1, #1
 800b442:	fa01 f303 	lsl.w	r3, r1, r3
 800b446:	041b      	lsls	r3, r3, #16
 800b448:	43db      	mvns	r3, r3
 800b44a:	68f9      	ldr	r1, [r7, #12]
 800b44c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b450:	4013      	ands	r3, r2
 800b452:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	015a      	lsls	r2, r3, #5
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	4413      	add	r3, r2
 800b45c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	0159      	lsls	r1, r3, #5
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	440b      	add	r3, r1
 800b46a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b46e:	4619      	mov	r1, r3
 800b470:	4b05      	ldr	r3, [pc, #20]	@ (800b488 <USB_DeactivateEndpoint+0x1b4>)
 800b472:	4013      	ands	r3, r2
 800b474:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b476:	2300      	movs	r3, #0
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3714      	adds	r7, #20
 800b47c:	46bd      	mov	sp, r7
 800b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b482:	4770      	bx	lr
 800b484:	ec337800 	.word	0xec337800
 800b488:	eff37800 	.word	0xeff37800

0800b48c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b08a      	sub	sp, #40	@ 0x28
 800b490:	af02      	add	r7, sp, #8
 800b492:	60f8      	str	r0, [r7, #12]
 800b494:	60b9      	str	r1, [r7, #8]
 800b496:	4613      	mov	r3, r2
 800b498:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	785b      	ldrb	r3, [r3, #1]
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	f040 817f 	bne.w	800b7ac <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	691b      	ldr	r3, [r3, #16]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d132      	bne.n	800b51c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b4b6:	69bb      	ldr	r3, [r7, #24]
 800b4b8:	015a      	lsls	r2, r3, #5
 800b4ba:	69fb      	ldr	r3, [r7, #28]
 800b4bc:	4413      	add	r3, r2
 800b4be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4c2:	691b      	ldr	r3, [r3, #16]
 800b4c4:	69ba      	ldr	r2, [r7, #24]
 800b4c6:	0151      	lsls	r1, r2, #5
 800b4c8:	69fa      	ldr	r2, [r7, #28]
 800b4ca:	440a      	add	r2, r1
 800b4cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4d0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b4d4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b4d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b4da:	69bb      	ldr	r3, [r7, #24]
 800b4dc:	015a      	lsls	r2, r3, #5
 800b4de:	69fb      	ldr	r3, [r7, #28]
 800b4e0:	4413      	add	r3, r2
 800b4e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4e6:	691b      	ldr	r3, [r3, #16]
 800b4e8:	69ba      	ldr	r2, [r7, #24]
 800b4ea:	0151      	lsls	r1, r2, #5
 800b4ec:	69fa      	ldr	r2, [r7, #28]
 800b4ee:	440a      	add	r2, r1
 800b4f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b4f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b4fa:	69bb      	ldr	r3, [r7, #24]
 800b4fc:	015a      	lsls	r2, r3, #5
 800b4fe:	69fb      	ldr	r3, [r7, #28]
 800b500:	4413      	add	r3, r2
 800b502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b506:	691b      	ldr	r3, [r3, #16]
 800b508:	69ba      	ldr	r2, [r7, #24]
 800b50a:	0151      	lsls	r1, r2, #5
 800b50c:	69fa      	ldr	r2, [r7, #28]
 800b50e:	440a      	add	r2, r1
 800b510:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b514:	0cdb      	lsrs	r3, r3, #19
 800b516:	04db      	lsls	r3, r3, #19
 800b518:	6113      	str	r3, [r2, #16]
 800b51a:	e097      	b.n	800b64c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b51c:	69bb      	ldr	r3, [r7, #24]
 800b51e:	015a      	lsls	r2, r3, #5
 800b520:	69fb      	ldr	r3, [r7, #28]
 800b522:	4413      	add	r3, r2
 800b524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b528:	691b      	ldr	r3, [r3, #16]
 800b52a:	69ba      	ldr	r2, [r7, #24]
 800b52c:	0151      	lsls	r1, r2, #5
 800b52e:	69fa      	ldr	r2, [r7, #28]
 800b530:	440a      	add	r2, r1
 800b532:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b536:	0cdb      	lsrs	r3, r3, #19
 800b538:	04db      	lsls	r3, r3, #19
 800b53a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b53c:	69bb      	ldr	r3, [r7, #24]
 800b53e:	015a      	lsls	r2, r3, #5
 800b540:	69fb      	ldr	r3, [r7, #28]
 800b542:	4413      	add	r3, r2
 800b544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b548:	691b      	ldr	r3, [r3, #16]
 800b54a:	69ba      	ldr	r2, [r7, #24]
 800b54c:	0151      	lsls	r1, r2, #5
 800b54e:	69fa      	ldr	r2, [r7, #28]
 800b550:	440a      	add	r2, r1
 800b552:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b556:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b55a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b55e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800b560:	69bb      	ldr	r3, [r7, #24]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d11a      	bne.n	800b59c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	691a      	ldr	r2, [r3, #16]
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	689b      	ldr	r3, [r3, #8]
 800b56e:	429a      	cmp	r2, r3
 800b570:	d903      	bls.n	800b57a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	689a      	ldr	r2, [r3, #8]
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b57a:	69bb      	ldr	r3, [r7, #24]
 800b57c:	015a      	lsls	r2, r3, #5
 800b57e:	69fb      	ldr	r3, [r7, #28]
 800b580:	4413      	add	r3, r2
 800b582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b586:	691b      	ldr	r3, [r3, #16]
 800b588:	69ba      	ldr	r2, [r7, #24]
 800b58a:	0151      	lsls	r1, r2, #5
 800b58c:	69fa      	ldr	r2, [r7, #28]
 800b58e:	440a      	add	r2, r1
 800b590:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b594:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b598:	6113      	str	r3, [r2, #16]
 800b59a:	e044      	b.n	800b626 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	691a      	ldr	r2, [r3, #16]
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	4413      	add	r3, r2
 800b5a6:	1e5a      	subs	r2, r3, #1
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	689b      	ldr	r3, [r3, #8]
 800b5ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5b0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800b5b2:	69bb      	ldr	r3, [r7, #24]
 800b5b4:	015a      	lsls	r2, r3, #5
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	4413      	add	r3, r2
 800b5ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5be:	691a      	ldr	r2, [r3, #16]
 800b5c0:	8afb      	ldrh	r3, [r7, #22]
 800b5c2:	04d9      	lsls	r1, r3, #19
 800b5c4:	4ba4      	ldr	r3, [pc, #656]	@ (800b858 <USB_EPStartXfer+0x3cc>)
 800b5c6:	400b      	ands	r3, r1
 800b5c8:	69b9      	ldr	r1, [r7, #24]
 800b5ca:	0148      	lsls	r0, r1, #5
 800b5cc:	69f9      	ldr	r1, [r7, #28]
 800b5ce:	4401      	add	r1, r0
 800b5d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	791b      	ldrb	r3, [r3, #4]
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d122      	bne.n	800b626 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b5e0:	69bb      	ldr	r3, [r7, #24]
 800b5e2:	015a      	lsls	r2, r3, #5
 800b5e4:	69fb      	ldr	r3, [r7, #28]
 800b5e6:	4413      	add	r3, r2
 800b5e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5ec:	691b      	ldr	r3, [r3, #16]
 800b5ee:	69ba      	ldr	r2, [r7, #24]
 800b5f0:	0151      	lsls	r1, r2, #5
 800b5f2:	69fa      	ldr	r2, [r7, #28]
 800b5f4:	440a      	add	r2, r1
 800b5f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b5fa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b5fe:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 800b600:	69bb      	ldr	r3, [r7, #24]
 800b602:	015a      	lsls	r2, r3, #5
 800b604:	69fb      	ldr	r3, [r7, #28]
 800b606:	4413      	add	r3, r2
 800b608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b60c:	691a      	ldr	r2, [r3, #16]
 800b60e:	8afb      	ldrh	r3, [r7, #22]
 800b610:	075b      	lsls	r3, r3, #29
 800b612:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800b616:	69b9      	ldr	r1, [r7, #24]
 800b618:	0148      	lsls	r0, r1, #5
 800b61a:	69f9      	ldr	r1, [r7, #28]
 800b61c:	4401      	add	r1, r0
 800b61e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b622:	4313      	orrs	r3, r2
 800b624:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b626:	69bb      	ldr	r3, [r7, #24]
 800b628:	015a      	lsls	r2, r3, #5
 800b62a:	69fb      	ldr	r3, [r7, #28]
 800b62c:	4413      	add	r3, r2
 800b62e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b632:	691a      	ldr	r2, [r3, #16]
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	691b      	ldr	r3, [r3, #16]
 800b638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b63c:	69b9      	ldr	r1, [r7, #24]
 800b63e:	0148      	lsls	r0, r1, #5
 800b640:	69f9      	ldr	r1, [r7, #28]
 800b642:	4401      	add	r1, r0
 800b644:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b648:	4313      	orrs	r3, r2
 800b64a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b64c:	79fb      	ldrb	r3, [r7, #7]
 800b64e:	2b01      	cmp	r3, #1
 800b650:	d14b      	bne.n	800b6ea <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	69db      	ldr	r3, [r3, #28]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d009      	beq.n	800b66e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b65a:	69bb      	ldr	r3, [r7, #24]
 800b65c:	015a      	lsls	r2, r3, #5
 800b65e:	69fb      	ldr	r3, [r7, #28]
 800b660:	4413      	add	r3, r2
 800b662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b666:	461a      	mov	r2, r3
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	69db      	ldr	r3, [r3, #28]
 800b66c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b66e:	68bb      	ldr	r3, [r7, #8]
 800b670:	791b      	ldrb	r3, [r3, #4]
 800b672:	2b01      	cmp	r3, #1
 800b674:	d128      	bne.n	800b6c8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b676:	69fb      	ldr	r3, [r7, #28]
 800b678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b67c:	689b      	ldr	r3, [r3, #8]
 800b67e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b682:	2b00      	cmp	r3, #0
 800b684:	d110      	bne.n	800b6a8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b686:	69bb      	ldr	r3, [r7, #24]
 800b688:	015a      	lsls	r2, r3, #5
 800b68a:	69fb      	ldr	r3, [r7, #28]
 800b68c:	4413      	add	r3, r2
 800b68e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	69ba      	ldr	r2, [r7, #24]
 800b696:	0151      	lsls	r1, r2, #5
 800b698:	69fa      	ldr	r2, [r7, #28]
 800b69a:	440a      	add	r2, r1
 800b69c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b6a4:	6013      	str	r3, [r2, #0]
 800b6a6:	e00f      	b.n	800b6c8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b6a8:	69bb      	ldr	r3, [r7, #24]
 800b6aa:	015a      	lsls	r2, r3, #5
 800b6ac:	69fb      	ldr	r3, [r7, #28]
 800b6ae:	4413      	add	r3, r2
 800b6b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	69ba      	ldr	r2, [r7, #24]
 800b6b8:	0151      	lsls	r1, r2, #5
 800b6ba:	69fa      	ldr	r2, [r7, #28]
 800b6bc:	440a      	add	r2, r1
 800b6be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6c6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b6c8:	69bb      	ldr	r3, [r7, #24]
 800b6ca:	015a      	lsls	r2, r3, #5
 800b6cc:	69fb      	ldr	r3, [r7, #28]
 800b6ce:	4413      	add	r3, r2
 800b6d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	69ba      	ldr	r2, [r7, #24]
 800b6d8:	0151      	lsls	r1, r2, #5
 800b6da:	69fa      	ldr	r2, [r7, #28]
 800b6dc:	440a      	add	r2, r1
 800b6de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b6e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b6e6:	6013      	str	r3, [r2, #0]
 800b6e8:	e166      	b.n	800b9b8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b6ea:	69bb      	ldr	r3, [r7, #24]
 800b6ec:	015a      	lsls	r2, r3, #5
 800b6ee:	69fb      	ldr	r3, [r7, #28]
 800b6f0:	4413      	add	r3, r2
 800b6f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	69ba      	ldr	r2, [r7, #24]
 800b6fa:	0151      	lsls	r1, r2, #5
 800b6fc:	69fa      	ldr	r2, [r7, #28]
 800b6fe:	440a      	add	r2, r1
 800b700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b704:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b708:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	791b      	ldrb	r3, [r3, #4]
 800b70e:	2b01      	cmp	r3, #1
 800b710:	d015      	beq.n	800b73e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	691b      	ldr	r3, [r3, #16]
 800b716:	2b00      	cmp	r3, #0
 800b718:	f000 814e 	beq.w	800b9b8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b71c:	69fb      	ldr	r3, [r7, #28]
 800b71e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	781b      	ldrb	r3, [r3, #0]
 800b728:	f003 030f 	and.w	r3, r3, #15
 800b72c:	2101      	movs	r1, #1
 800b72e:	fa01 f303 	lsl.w	r3, r1, r3
 800b732:	69f9      	ldr	r1, [r7, #28]
 800b734:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b738:	4313      	orrs	r3, r2
 800b73a:	634b      	str	r3, [r1, #52]	@ 0x34
 800b73c:	e13c      	b.n	800b9b8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b73e:	69fb      	ldr	r3, [r7, #28]
 800b740:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b744:	689b      	ldr	r3, [r3, #8]
 800b746:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d110      	bne.n	800b770 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b74e:	69bb      	ldr	r3, [r7, #24]
 800b750:	015a      	lsls	r2, r3, #5
 800b752:	69fb      	ldr	r3, [r7, #28]
 800b754:	4413      	add	r3, r2
 800b756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	69ba      	ldr	r2, [r7, #24]
 800b75e:	0151      	lsls	r1, r2, #5
 800b760:	69fa      	ldr	r2, [r7, #28]
 800b762:	440a      	add	r2, r1
 800b764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b768:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b76c:	6013      	str	r3, [r2, #0]
 800b76e:	e00f      	b.n	800b790 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b770:	69bb      	ldr	r3, [r7, #24]
 800b772:	015a      	lsls	r2, r3, #5
 800b774:	69fb      	ldr	r3, [r7, #28]
 800b776:	4413      	add	r3, r2
 800b778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	69ba      	ldr	r2, [r7, #24]
 800b780:	0151      	lsls	r1, r2, #5
 800b782:	69fa      	ldr	r2, [r7, #28]
 800b784:	440a      	add	r2, r1
 800b786:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b78a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b78e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	68d9      	ldr	r1, [r3, #12]
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	781a      	ldrb	r2, [r3, #0]
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	691b      	ldr	r3, [r3, #16]
 800b79c:	b298      	uxth	r0, r3
 800b79e:	79fb      	ldrb	r3, [r7, #7]
 800b7a0:	9300      	str	r3, [sp, #0]
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	68f8      	ldr	r0, [r7, #12]
 800b7a6:	f000 f9b9 	bl	800bb1c <USB_WritePacket>
 800b7aa:	e105      	b.n	800b9b8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b7ac:	69bb      	ldr	r3, [r7, #24]
 800b7ae:	015a      	lsls	r2, r3, #5
 800b7b0:	69fb      	ldr	r3, [r7, #28]
 800b7b2:	4413      	add	r3, r2
 800b7b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7b8:	691b      	ldr	r3, [r3, #16]
 800b7ba:	69ba      	ldr	r2, [r7, #24]
 800b7bc:	0151      	lsls	r1, r2, #5
 800b7be:	69fa      	ldr	r2, [r7, #28]
 800b7c0:	440a      	add	r2, r1
 800b7c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7c6:	0cdb      	lsrs	r3, r3, #19
 800b7c8:	04db      	lsls	r3, r3, #19
 800b7ca:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b7cc:	69bb      	ldr	r3, [r7, #24]
 800b7ce:	015a      	lsls	r2, r3, #5
 800b7d0:	69fb      	ldr	r3, [r7, #28]
 800b7d2:	4413      	add	r3, r2
 800b7d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b7d8:	691b      	ldr	r3, [r3, #16]
 800b7da:	69ba      	ldr	r2, [r7, #24]
 800b7dc:	0151      	lsls	r1, r2, #5
 800b7de:	69fa      	ldr	r2, [r7, #28]
 800b7e0:	440a      	add	r2, r1
 800b7e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b7e6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b7ea:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b7ee:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800b7f0:	69bb      	ldr	r3, [r7, #24]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d132      	bne.n	800b85c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800b7f6:	68bb      	ldr	r3, [r7, #8]
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d003      	beq.n	800b806 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	689a      	ldr	r2, [r3, #8]
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	689a      	ldr	r2, [r3, #8]
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b80e:	69bb      	ldr	r3, [r7, #24]
 800b810:	015a      	lsls	r2, r3, #5
 800b812:	69fb      	ldr	r3, [r7, #28]
 800b814:	4413      	add	r3, r2
 800b816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b81a:	691a      	ldr	r2, [r3, #16]
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	6a1b      	ldr	r3, [r3, #32]
 800b820:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b824:	69b9      	ldr	r1, [r7, #24]
 800b826:	0148      	lsls	r0, r1, #5
 800b828:	69f9      	ldr	r1, [r7, #28]
 800b82a:	4401      	add	r1, r0
 800b82c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b830:	4313      	orrs	r3, r2
 800b832:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b834:	69bb      	ldr	r3, [r7, #24]
 800b836:	015a      	lsls	r2, r3, #5
 800b838:	69fb      	ldr	r3, [r7, #28]
 800b83a:	4413      	add	r3, r2
 800b83c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b840:	691b      	ldr	r3, [r3, #16]
 800b842:	69ba      	ldr	r2, [r7, #24]
 800b844:	0151      	lsls	r1, r2, #5
 800b846:	69fa      	ldr	r2, [r7, #28]
 800b848:	440a      	add	r2, r1
 800b84a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b84e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b852:	6113      	str	r3, [r2, #16]
 800b854:	e062      	b.n	800b91c <USB_EPStartXfer+0x490>
 800b856:	bf00      	nop
 800b858:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	691b      	ldr	r3, [r3, #16]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d123      	bne.n	800b8ac <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b864:	69bb      	ldr	r3, [r7, #24]
 800b866:	015a      	lsls	r2, r3, #5
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	4413      	add	r3, r2
 800b86c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b870:	691a      	ldr	r2, [r3, #16]
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	689b      	ldr	r3, [r3, #8]
 800b876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b87a:	69b9      	ldr	r1, [r7, #24]
 800b87c:	0148      	lsls	r0, r1, #5
 800b87e:	69f9      	ldr	r1, [r7, #28]
 800b880:	4401      	add	r1, r0
 800b882:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b886:	4313      	orrs	r3, r2
 800b888:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b88a:	69bb      	ldr	r3, [r7, #24]
 800b88c:	015a      	lsls	r2, r3, #5
 800b88e:	69fb      	ldr	r3, [r7, #28]
 800b890:	4413      	add	r3, r2
 800b892:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b896:	691b      	ldr	r3, [r3, #16]
 800b898:	69ba      	ldr	r2, [r7, #24]
 800b89a:	0151      	lsls	r1, r2, #5
 800b89c:	69fa      	ldr	r2, [r7, #28]
 800b89e:	440a      	add	r2, r1
 800b8a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b8a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b8a8:	6113      	str	r3, [r2, #16]
 800b8aa:	e037      	b.n	800b91c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	691a      	ldr	r2, [r3, #16]
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	689b      	ldr	r3, [r3, #8]
 800b8b4:	4413      	add	r3, r2
 800b8b6:	1e5a      	subs	r2, r3, #1
 800b8b8:	68bb      	ldr	r3, [r7, #8]
 800b8ba:	689b      	ldr	r3, [r3, #8]
 800b8bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8c0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b8c2:	68bb      	ldr	r3, [r7, #8]
 800b8c4:	689b      	ldr	r3, [r3, #8]
 800b8c6:	8afa      	ldrh	r2, [r7, #22]
 800b8c8:	fb03 f202 	mul.w	r2, r3, r2
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b8d0:	69bb      	ldr	r3, [r7, #24]
 800b8d2:	015a      	lsls	r2, r3, #5
 800b8d4:	69fb      	ldr	r3, [r7, #28]
 800b8d6:	4413      	add	r3, r2
 800b8d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8dc:	691a      	ldr	r2, [r3, #16]
 800b8de:	8afb      	ldrh	r3, [r7, #22]
 800b8e0:	04d9      	lsls	r1, r3, #19
 800b8e2:	4b38      	ldr	r3, [pc, #224]	@ (800b9c4 <USB_EPStartXfer+0x538>)
 800b8e4:	400b      	ands	r3, r1
 800b8e6:	69b9      	ldr	r1, [r7, #24]
 800b8e8:	0148      	lsls	r0, r1, #5
 800b8ea:	69f9      	ldr	r1, [r7, #28]
 800b8ec:	4401      	add	r1, r0
 800b8ee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b8f6:	69bb      	ldr	r3, [r7, #24]
 800b8f8:	015a      	lsls	r2, r3, #5
 800b8fa:	69fb      	ldr	r3, [r7, #28]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b902:	691a      	ldr	r2, [r3, #16]
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	6a1b      	ldr	r3, [r3, #32]
 800b908:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b90c:	69b9      	ldr	r1, [r7, #24]
 800b90e:	0148      	lsls	r0, r1, #5
 800b910:	69f9      	ldr	r1, [r7, #28]
 800b912:	4401      	add	r1, r0
 800b914:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b918:	4313      	orrs	r3, r2
 800b91a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b91c:	79fb      	ldrb	r3, [r7, #7]
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d10d      	bne.n	800b93e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	68db      	ldr	r3, [r3, #12]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d009      	beq.n	800b93e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	68d9      	ldr	r1, [r3, #12]
 800b92e:	69bb      	ldr	r3, [r7, #24]
 800b930:	015a      	lsls	r2, r3, #5
 800b932:	69fb      	ldr	r3, [r7, #28]
 800b934:	4413      	add	r3, r2
 800b936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b93a:	460a      	mov	r2, r1
 800b93c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	791b      	ldrb	r3, [r3, #4]
 800b942:	2b01      	cmp	r3, #1
 800b944:	d128      	bne.n	800b998 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b946:	69fb      	ldr	r3, [r7, #28]
 800b948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b94c:	689b      	ldr	r3, [r3, #8]
 800b94e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b952:	2b00      	cmp	r3, #0
 800b954:	d110      	bne.n	800b978 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b956:	69bb      	ldr	r3, [r7, #24]
 800b958:	015a      	lsls	r2, r3, #5
 800b95a:	69fb      	ldr	r3, [r7, #28]
 800b95c:	4413      	add	r3, r2
 800b95e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	69ba      	ldr	r2, [r7, #24]
 800b966:	0151      	lsls	r1, r2, #5
 800b968:	69fa      	ldr	r2, [r7, #28]
 800b96a:	440a      	add	r2, r1
 800b96c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b970:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b974:	6013      	str	r3, [r2, #0]
 800b976:	e00f      	b.n	800b998 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b978:	69bb      	ldr	r3, [r7, #24]
 800b97a:	015a      	lsls	r2, r3, #5
 800b97c:	69fb      	ldr	r3, [r7, #28]
 800b97e:	4413      	add	r3, r2
 800b980:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	69ba      	ldr	r2, [r7, #24]
 800b988:	0151      	lsls	r1, r2, #5
 800b98a:	69fa      	ldr	r2, [r7, #28]
 800b98c:	440a      	add	r2, r1
 800b98e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b996:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b998:	69bb      	ldr	r3, [r7, #24]
 800b99a:	015a      	lsls	r2, r3, #5
 800b99c:	69fb      	ldr	r3, [r7, #28]
 800b99e:	4413      	add	r3, r2
 800b9a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	69ba      	ldr	r2, [r7, #24]
 800b9a8:	0151      	lsls	r1, r2, #5
 800b9aa:	69fa      	ldr	r2, [r7, #28]
 800b9ac:	440a      	add	r2, r1
 800b9ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b9b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b9b6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b9b8:	2300      	movs	r3, #0
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3720      	adds	r7, #32
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	1ff80000 	.word	0x1ff80000

0800b9c8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b087      	sub	sp, #28
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
 800b9d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	785b      	ldrb	r3, [r3, #1]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d14a      	bne.n	800ba7c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	781b      	ldrb	r3, [r3, #0]
 800b9ea:	015a      	lsls	r2, r3, #5
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	4413      	add	r3, r2
 800b9f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b9fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b9fe:	f040 8086 	bne.w	800bb0e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	015a      	lsls	r2, r3, #5
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	4413      	add	r3, r2
 800ba0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	683a      	ldr	r2, [r7, #0]
 800ba14:	7812      	ldrb	r2, [r2, #0]
 800ba16:	0151      	lsls	r1, r2, #5
 800ba18:	693a      	ldr	r2, [r7, #16]
 800ba1a:	440a      	add	r2, r1
 800ba1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba20:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ba24:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	781b      	ldrb	r3, [r3, #0]
 800ba2a:	015a      	lsls	r2, r3, #5
 800ba2c:	693b      	ldr	r3, [r7, #16]
 800ba2e:	4413      	add	r3, r2
 800ba30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	683a      	ldr	r2, [r7, #0]
 800ba38:	7812      	ldrb	r2, [r2, #0]
 800ba3a:	0151      	lsls	r1, r2, #5
 800ba3c:	693a      	ldr	r2, [r7, #16]
 800ba3e:	440a      	add	r2, r1
 800ba40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba48:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	3301      	adds	r3, #1
 800ba4e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ba56:	4293      	cmp	r3, r2
 800ba58:	d902      	bls.n	800ba60 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	75fb      	strb	r3, [r7, #23]
          break;
 800ba5e:	e056      	b.n	800bb0e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	781b      	ldrb	r3, [r3, #0]
 800ba64:	015a      	lsls	r2, r3, #5
 800ba66:	693b      	ldr	r3, [r7, #16]
 800ba68:	4413      	add	r3, r2
 800ba6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba78:	d0e7      	beq.n	800ba4a <USB_EPStopXfer+0x82>
 800ba7a:	e048      	b.n	800bb0e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	781b      	ldrb	r3, [r3, #0]
 800ba80:	015a      	lsls	r2, r3, #5
 800ba82:	693b      	ldr	r3, [r7, #16]
 800ba84:	4413      	add	r3, r2
 800ba86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba94:	d13b      	bne.n	800bb0e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	781b      	ldrb	r3, [r3, #0]
 800ba9a:	015a      	lsls	r2, r3, #5
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	4413      	add	r3, r2
 800baa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	683a      	ldr	r2, [r7, #0]
 800baa8:	7812      	ldrb	r2, [r2, #0]
 800baaa:	0151      	lsls	r1, r2, #5
 800baac:	693a      	ldr	r2, [r7, #16]
 800baae:	440a      	add	r2, r1
 800bab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bab4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bab8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	781b      	ldrb	r3, [r3, #0]
 800babe:	015a      	lsls	r2, r3, #5
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	4413      	add	r3, r2
 800bac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	683a      	ldr	r2, [r7, #0]
 800bacc:	7812      	ldrb	r2, [r2, #0]
 800bace:	0151      	lsls	r1, r2, #5
 800bad0:	693a      	ldr	r2, [r7, #16]
 800bad2:	440a      	add	r2, r1
 800bad4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bad8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800badc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	3301      	adds	r3, #1
 800bae2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800baea:	4293      	cmp	r3, r2
 800baec:	d902      	bls.n	800baf4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800baee:	2301      	movs	r3, #1
 800baf0:	75fb      	strb	r3, [r7, #23]
          break;
 800baf2:	e00c      	b.n	800bb0e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	015a      	lsls	r2, r3, #5
 800bafa:	693b      	ldr	r3, [r7, #16]
 800bafc:	4413      	add	r3, r2
 800bafe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bb08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bb0c:	d0e7      	beq.n	800bade <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800bb0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	371c      	adds	r7, #28
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b089      	sub	sp, #36	@ 0x24
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	4611      	mov	r1, r2
 800bb28:	461a      	mov	r2, r3
 800bb2a:	460b      	mov	r3, r1
 800bb2c:	71fb      	strb	r3, [r7, #7]
 800bb2e:	4613      	mov	r3, r2
 800bb30:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800bb36:	68bb      	ldr	r3, [r7, #8]
 800bb38:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800bb3a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d123      	bne.n	800bb8a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800bb42:	88bb      	ldrh	r3, [r7, #4]
 800bb44:	3303      	adds	r3, #3
 800bb46:	089b      	lsrs	r3, r3, #2
 800bb48:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	61bb      	str	r3, [r7, #24]
 800bb4e:	e018      	b.n	800bb82 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800bb50:	79fb      	ldrb	r3, [r7, #7]
 800bb52:	031a      	lsls	r2, r3, #12
 800bb54:	697b      	ldr	r3, [r7, #20]
 800bb56:	4413      	add	r3, r2
 800bb58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bb5c:	461a      	mov	r2, r3
 800bb5e:	69fb      	ldr	r3, [r7, #28]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	6013      	str	r3, [r2, #0]
      pSrc++;
 800bb64:	69fb      	ldr	r3, [r7, #28]
 800bb66:	3301      	adds	r3, #1
 800bb68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb6a:	69fb      	ldr	r3, [r7, #28]
 800bb6c:	3301      	adds	r3, #1
 800bb6e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb70:	69fb      	ldr	r3, [r7, #28]
 800bb72:	3301      	adds	r3, #1
 800bb74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800bb76:	69fb      	ldr	r3, [r7, #28]
 800bb78:	3301      	adds	r3, #1
 800bb7a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800bb7c:	69bb      	ldr	r3, [r7, #24]
 800bb7e:	3301      	adds	r3, #1
 800bb80:	61bb      	str	r3, [r7, #24]
 800bb82:	69ba      	ldr	r2, [r7, #24]
 800bb84:	693b      	ldr	r3, [r7, #16]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d3e2      	bcc.n	800bb50 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800bb8a:	2300      	movs	r3, #0
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3724      	adds	r7, #36	@ 0x24
 800bb90:	46bd      	mov	sp, r7
 800bb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb96:	4770      	bx	lr

0800bb98 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b08b      	sub	sp, #44	@ 0x2c
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	60f8      	str	r0, [r7, #12]
 800bba0:	60b9      	str	r1, [r7, #8]
 800bba2:	4613      	mov	r3, r2
 800bba4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800bbae:	88fb      	ldrh	r3, [r7, #6]
 800bbb0:	089b      	lsrs	r3, r3, #2
 800bbb2:	b29b      	uxth	r3, r3
 800bbb4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800bbb6:	88fb      	ldrh	r3, [r7, #6]
 800bbb8:	f003 0303 	and.w	r3, r3, #3
 800bbbc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	623b      	str	r3, [r7, #32]
 800bbc2:	e014      	b.n	800bbee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800bbc4:	69bb      	ldr	r3, [r7, #24]
 800bbc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bbca:	681a      	ldr	r2, [r3, #0]
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbce:	601a      	str	r2, [r3, #0]
    pDest++;
 800bbd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbd2:	3301      	adds	r3, #1
 800bbd4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bbd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbd8:	3301      	adds	r3, #1
 800bbda:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbde:	3301      	adds	r3, #1
 800bbe0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800bbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800bbe8:	6a3b      	ldr	r3, [r7, #32]
 800bbea:	3301      	adds	r3, #1
 800bbec:	623b      	str	r3, [r7, #32]
 800bbee:	6a3a      	ldr	r2, [r7, #32]
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	429a      	cmp	r2, r3
 800bbf4:	d3e6      	bcc.n	800bbc4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800bbf6:	8bfb      	ldrh	r3, [r7, #30]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d01e      	beq.n	800bc3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800bc00:	69bb      	ldr	r3, [r7, #24]
 800bc02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800bc06:	461a      	mov	r2, r3
 800bc08:	f107 0310 	add.w	r3, r7, #16
 800bc0c:	6812      	ldr	r2, [r2, #0]
 800bc0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800bc10:	693a      	ldr	r2, [r7, #16]
 800bc12:	6a3b      	ldr	r3, [r7, #32]
 800bc14:	b2db      	uxtb	r3, r3
 800bc16:	00db      	lsls	r3, r3, #3
 800bc18:	fa22 f303 	lsr.w	r3, r2, r3
 800bc1c:	b2da      	uxtb	r2, r3
 800bc1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc20:	701a      	strb	r2, [r3, #0]
      i++;
 800bc22:	6a3b      	ldr	r3, [r7, #32]
 800bc24:	3301      	adds	r3, #1
 800bc26:	623b      	str	r3, [r7, #32]
      pDest++;
 800bc28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc2a:	3301      	adds	r3, #1
 800bc2c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800bc2e:	8bfb      	ldrh	r3, [r7, #30]
 800bc30:	3b01      	subs	r3, #1
 800bc32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800bc34:	8bfb      	ldrh	r3, [r7, #30]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1ea      	bne.n	800bc10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800bc3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	372c      	adds	r7, #44	@ 0x2c
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr

0800bc48 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bc48:	b480      	push	{r7}
 800bc4a:	b085      	sub	sp, #20
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
 800bc50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	781b      	ldrb	r3, [r3, #0]
 800bc5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	785b      	ldrb	r3, [r3, #1]
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d12c      	bne.n	800bcbe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	015a      	lsls	r2, r3, #5
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	4413      	add	r3, r2
 800bc6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	db12      	blt.n	800bc9c <USB_EPSetStall+0x54>
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d00f      	beq.n	800bc9c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	015a      	lsls	r2, r3, #5
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	4413      	add	r3, r2
 800bc84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	68ba      	ldr	r2, [r7, #8]
 800bc8c:	0151      	lsls	r1, r2, #5
 800bc8e:	68fa      	ldr	r2, [r7, #12]
 800bc90:	440a      	add	r2, r1
 800bc92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc96:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bc9a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800bc9c:	68bb      	ldr	r3, [r7, #8]
 800bc9e:	015a      	lsls	r2, r3, #5
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	4413      	add	r3, r2
 800bca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	68ba      	ldr	r2, [r7, #8]
 800bcac:	0151      	lsls	r1, r2, #5
 800bcae:	68fa      	ldr	r2, [r7, #12]
 800bcb0:	440a      	add	r2, r1
 800bcb2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bcb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bcba:	6013      	str	r3, [r2, #0]
 800bcbc:	e02b      	b.n	800bd16 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	015a      	lsls	r2, r3, #5
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	4413      	add	r3, r2
 800bcc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	db12      	blt.n	800bcf6 <USB_EPSetStall+0xae>
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d00f      	beq.n	800bcf6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	015a      	lsls	r2, r3, #5
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	4413      	add	r3, r2
 800bcde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	68ba      	ldr	r2, [r7, #8]
 800bce6:	0151      	lsls	r1, r2, #5
 800bce8:	68fa      	ldr	r2, [r7, #12]
 800bcea:	440a      	add	r2, r1
 800bcec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bcf0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bcf4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	015a      	lsls	r2, r3, #5
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	4413      	add	r3, r2
 800bcfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	68ba      	ldr	r2, [r7, #8]
 800bd06:	0151      	lsls	r1, r2, #5
 800bd08:	68fa      	ldr	r2, [r7, #12]
 800bd0a:	440a      	add	r2, r1
 800bd0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bd10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bd14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bd16:	2300      	movs	r3, #0
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3714      	adds	r7, #20
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr

0800bd24 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b085      	sub	sp, #20
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	781b      	ldrb	r3, [r3, #0]
 800bd36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	785b      	ldrb	r3, [r3, #1]
 800bd3c:	2b01      	cmp	r3, #1
 800bd3e:	d128      	bne.n	800bd92 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	015a      	lsls	r2, r3, #5
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	4413      	add	r3, r2
 800bd48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	68ba      	ldr	r2, [r7, #8]
 800bd50:	0151      	lsls	r1, r2, #5
 800bd52:	68fa      	ldr	r2, [r7, #12]
 800bd54:	440a      	add	r2, r1
 800bd56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bd5e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	791b      	ldrb	r3, [r3, #4]
 800bd64:	2b03      	cmp	r3, #3
 800bd66:	d003      	beq.n	800bd70 <USB_EPClearStall+0x4c>
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	791b      	ldrb	r3, [r3, #4]
 800bd6c:	2b02      	cmp	r3, #2
 800bd6e:	d138      	bne.n	800bde2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	015a      	lsls	r2, r3, #5
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	4413      	add	r3, r2
 800bd78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	68ba      	ldr	r2, [r7, #8]
 800bd80:	0151      	lsls	r1, r2, #5
 800bd82:	68fa      	ldr	r2, [r7, #12]
 800bd84:	440a      	add	r2, r1
 800bd86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd8e:	6013      	str	r3, [r2, #0]
 800bd90:	e027      	b.n	800bde2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	015a      	lsls	r2, r3, #5
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	4413      	add	r3, r2
 800bd9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	68ba      	ldr	r2, [r7, #8]
 800bda2:	0151      	lsls	r1, r2, #5
 800bda4:	68fa      	ldr	r2, [r7, #12]
 800bda6:	440a      	add	r2, r1
 800bda8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bdac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bdb0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	791b      	ldrb	r3, [r3, #4]
 800bdb6:	2b03      	cmp	r3, #3
 800bdb8:	d003      	beq.n	800bdc2 <USB_EPClearStall+0x9e>
 800bdba:	683b      	ldr	r3, [r7, #0]
 800bdbc:	791b      	ldrb	r3, [r3, #4]
 800bdbe:	2b02      	cmp	r3, #2
 800bdc0:	d10f      	bne.n	800bde2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	015a      	lsls	r2, r3, #5
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	4413      	add	r3, r2
 800bdca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	68ba      	ldr	r2, [r7, #8]
 800bdd2:	0151      	lsls	r1, r2, #5
 800bdd4:	68fa      	ldr	r2, [r7, #12]
 800bdd6:	440a      	add	r2, r1
 800bdd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bde0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800bde2:	2300      	movs	r3, #0
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3714      	adds	r7, #20
 800bde8:	46bd      	mov	sp, r7
 800bdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdee:	4770      	bx	lr

0800bdf0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b085      	sub	sp, #20
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
 800bdf8:	460b      	mov	r3, r1
 800bdfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	68fa      	ldr	r2, [r7, #12]
 800be0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be0e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800be12:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	78fb      	ldrb	r3, [r7, #3]
 800be1e:	011b      	lsls	r3, r3, #4
 800be20:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800be24:	68f9      	ldr	r1, [r7, #12]
 800be26:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800be2a:	4313      	orrs	r3, r2
 800be2c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800be2e:	2300      	movs	r3, #0
}
 800be30:	4618      	mov	r0, r3
 800be32:	3714      	adds	r7, #20
 800be34:	46bd      	mov	sp, r7
 800be36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3a:	4770      	bx	lr

0800be3c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800be3c:	b480      	push	{r7}
 800be3e:	b085      	sub	sp, #20
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	68fa      	ldr	r2, [r7, #12]
 800be52:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800be56:	f023 0303 	bic.w	r3, r3, #3
 800be5a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be62:	685b      	ldr	r3, [r3, #4]
 800be64:	68fa      	ldr	r2, [r7, #12]
 800be66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be6a:	f023 0302 	bic.w	r3, r3, #2
 800be6e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be70:	2300      	movs	r3, #0
}
 800be72:	4618      	mov	r0, r3
 800be74:	3714      	adds	r7, #20
 800be76:	46bd      	mov	sp, r7
 800be78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be7c:	4770      	bx	lr

0800be7e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800be7e:	b480      	push	{r7}
 800be80:	b085      	sub	sp, #20
 800be82:	af00      	add	r7, sp, #0
 800be84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	68fa      	ldr	r2, [r7, #12]
 800be94:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800be98:	f023 0303 	bic.w	r3, r3, #3
 800be9c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	68fa      	ldr	r2, [r7, #12]
 800bea8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800beac:	f043 0302 	orr.w	r3, r3, #2
 800beb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800beb2:	2300      	movs	r3, #0
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3714      	adds	r7, #20
 800beb8:	46bd      	mov	sp, r7
 800beba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bebe:	4770      	bx	lr

0800bec0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b085      	sub	sp, #20
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	695b      	ldr	r3, [r3, #20]
 800becc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	699b      	ldr	r3, [r3, #24]
 800bed2:	68fa      	ldr	r2, [r7, #12]
 800bed4:	4013      	ands	r3, r2
 800bed6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bed8:	68fb      	ldr	r3, [r7, #12]
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3714      	adds	r7, #20
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr

0800bee6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bee6:	b480      	push	{r7}
 800bee8:	b085      	sub	sp, #20
 800beea:	af00      	add	r7, sp, #0
 800beec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bef8:	699b      	ldr	r3, [r3, #24]
 800befa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf02:	69db      	ldr	r3, [r3, #28]
 800bf04:	68ba      	ldr	r2, [r7, #8]
 800bf06:	4013      	ands	r3, r2
 800bf08:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	0c1b      	lsrs	r3, r3, #16
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3714      	adds	r7, #20
 800bf12:	46bd      	mov	sp, r7
 800bf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf18:	4770      	bx	lr

0800bf1a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bf1a:	b480      	push	{r7}
 800bf1c:	b085      	sub	sp, #20
 800bf1e:	af00      	add	r7, sp, #0
 800bf20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf2c:	699b      	ldr	r3, [r3, #24]
 800bf2e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf36:	69db      	ldr	r3, [r3, #28]
 800bf38:	68ba      	ldr	r2, [r7, #8]
 800bf3a:	4013      	ands	r3, r2
 800bf3c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	b29b      	uxth	r3, r3
}
 800bf42:	4618      	mov	r0, r3
 800bf44:	3714      	adds	r7, #20
 800bf46:	46bd      	mov	sp, r7
 800bf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf4c:	4770      	bx	lr

0800bf4e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bf4e:	b480      	push	{r7}
 800bf50:	b085      	sub	sp, #20
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	6078      	str	r0, [r7, #4]
 800bf56:	460b      	mov	r3, r1
 800bf58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bf5e:	78fb      	ldrb	r3, [r7, #3]
 800bf60:	015a      	lsls	r2, r3, #5
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	4413      	add	r3, r2
 800bf66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf6a:	689b      	ldr	r3, [r3, #8]
 800bf6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf74:	695b      	ldr	r3, [r3, #20]
 800bf76:	68ba      	ldr	r2, [r7, #8]
 800bf78:	4013      	ands	r3, r2
 800bf7a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bf7c:	68bb      	ldr	r3, [r7, #8]
}
 800bf7e:	4618      	mov	r0, r3
 800bf80:	3714      	adds	r7, #20
 800bf82:	46bd      	mov	sp, r7
 800bf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf88:	4770      	bx	lr

0800bf8a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bf8a:	b480      	push	{r7}
 800bf8c:	b087      	sub	sp, #28
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
 800bf92:	460b      	mov	r3, r1
 800bf94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfa0:	691b      	ldr	r3, [r3, #16]
 800bfa2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfaa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfac:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bfae:	78fb      	ldrb	r3, [r7, #3]
 800bfb0:	f003 030f 	and.w	r3, r3, #15
 800bfb4:	68fa      	ldr	r2, [r7, #12]
 800bfb6:	fa22 f303 	lsr.w	r3, r2, r3
 800bfba:	01db      	lsls	r3, r3, #7
 800bfbc:	b2db      	uxtb	r3, r3
 800bfbe:	693a      	ldr	r2, [r7, #16]
 800bfc0:	4313      	orrs	r3, r2
 800bfc2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bfc4:	78fb      	ldrb	r3, [r7, #3]
 800bfc6:	015a      	lsls	r2, r3, #5
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	4413      	add	r3, r2
 800bfcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfd0:	689b      	ldr	r3, [r3, #8]
 800bfd2:	693a      	ldr	r2, [r7, #16]
 800bfd4:	4013      	ands	r3, r2
 800bfd6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bfd8:	68bb      	ldr	r3, [r7, #8]
}
 800bfda:	4618      	mov	r0, r3
 800bfdc:	371c      	adds	r7, #28
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe4:	4770      	bx	lr

0800bfe6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bfe6:	b480      	push	{r7}
 800bfe8:	b083      	sub	sp, #12
 800bfea:	af00      	add	r7, sp, #0
 800bfec:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	695b      	ldr	r3, [r3, #20]
 800bff2:	f003 0301 	and.w	r3, r3, #1
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	370c      	adds	r7, #12
 800bffa:	46bd      	mov	sp, r7
 800bffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c000:	4770      	bx	lr

0800c002 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c002:	b480      	push	{r7}
 800c004:	b085      	sub	sp, #20
 800c006:	af00      	add	r7, sp, #0
 800c008:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	68fa      	ldr	r2, [r7, #12]
 800c018:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c01c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800c020:	f023 0307 	bic.w	r3, r3, #7
 800c024:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c02c:	685b      	ldr	r3, [r3, #4]
 800c02e:	68fa      	ldr	r2, [r7, #12]
 800c030:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c038:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c03a:	2300      	movs	r3, #0
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	3714      	adds	r7, #20
 800c040:	46bd      	mov	sp, r7
 800c042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c046:	4770      	bx	lr

0800c048 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c048:	b480      	push	{r7}
 800c04a:	b087      	sub	sp, #28
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	60f8      	str	r0, [r7, #12]
 800c050:	460b      	mov	r3, r1
 800c052:	607a      	str	r2, [r7, #4]
 800c054:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	333c      	adds	r3, #60	@ 0x3c
 800c05e:	3304      	adds	r3, #4
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c064:	693b      	ldr	r3, [r7, #16]
 800c066:	4a26      	ldr	r2, [pc, #152]	@ (800c100 <USB_EP0_OutStart+0xb8>)
 800c068:	4293      	cmp	r3, r2
 800c06a:	d90a      	bls.n	800c082 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c06c:	697b      	ldr	r3, [r7, #20]
 800c06e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c07c:	d101      	bne.n	800c082 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c07e:	2300      	movs	r3, #0
 800c080:	e037      	b.n	800c0f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c088:	461a      	mov	r2, r3
 800c08a:	2300      	movs	r3, #0
 800c08c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c08e:	697b      	ldr	r3, [r7, #20]
 800c090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c094:	691b      	ldr	r3, [r3, #16]
 800c096:	697a      	ldr	r2, [r7, #20]
 800c098:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c09c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c0a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c0a2:	697b      	ldr	r3, [r7, #20]
 800c0a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	697a      	ldr	r2, [r7, #20]
 800c0ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0b0:	f043 0318 	orr.w	r3, r3, #24
 800c0b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c0b6:	697b      	ldr	r3, [r7, #20]
 800c0b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0bc:	691b      	ldr	r3, [r3, #16]
 800c0be:	697a      	ldr	r2, [r7, #20]
 800c0c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0c4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c0c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c0ca:	7afb      	ldrb	r3, [r7, #11]
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	d10f      	bne.n	800c0f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	697a      	ldr	r2, [r7, #20]
 800c0e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c0ea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c0ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c0f0:	2300      	movs	r3, #0
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	371c      	adds	r7, #28
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fc:	4770      	bx	lr
 800c0fe:	bf00      	nop
 800c100:	4f54300a 	.word	0x4f54300a

0800c104 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c104:	b480      	push	{r7}
 800c106:	b085      	sub	sp, #20
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c10c:	2300      	movs	r3, #0
 800c10e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	3301      	adds	r3, #1
 800c114:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c11c:	d901      	bls.n	800c122 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c11e:	2303      	movs	r3, #3
 800c120:	e01b      	b.n	800c15a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	691b      	ldr	r3, [r3, #16]
 800c126:	2b00      	cmp	r3, #0
 800c128:	daf2      	bge.n	800c110 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c12a:	2300      	movs	r3, #0
 800c12c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	691b      	ldr	r3, [r3, #16]
 800c132:	f043 0201 	orr.w	r2, r3, #1
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	3301      	adds	r3, #1
 800c13e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c146:	d901      	bls.n	800c14c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c148:	2303      	movs	r3, #3
 800c14a:	e006      	b.n	800c15a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	691b      	ldr	r3, [r3, #16]
 800c150:	f003 0301 	and.w	r3, r3, #1
 800c154:	2b01      	cmp	r3, #1
 800c156:	d0f0      	beq.n	800c13a <USB_CoreReset+0x36>

  return HAL_OK;
 800c158:	2300      	movs	r3, #0
}
 800c15a:	4618      	mov	r0, r3
 800c15c:	3714      	adds	r7, #20
 800c15e:	46bd      	mov	sp, r7
 800c160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c164:	4770      	bx	lr
	...

0800c168 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b084      	sub	sp, #16
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	460b      	mov	r3, r1
 800c172:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c174:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c178:	f002 fc2e 	bl	800e9d8 <USBD_static_malloc>
 800c17c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d109      	bne.n	800c198 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	32b0      	adds	r2, #176	@ 0xb0
 800c18e:	2100      	movs	r1, #0
 800c190:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c194:	2302      	movs	r3, #2
 800c196:	e0d4      	b.n	800c342 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c198:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c19c:	2100      	movs	r1, #0
 800c19e:	68f8      	ldr	r0, [r7, #12]
 800c1a0:	f003 ff16 	bl	800ffd0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	32b0      	adds	r2, #176	@ 0xb0
 800c1ae:	68f9      	ldr	r1, [r7, #12]
 800c1b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	32b0      	adds	r2, #176	@ 0xb0
 800c1be:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	7c1b      	ldrb	r3, [r3, #16]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d138      	bne.n	800c242 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c1d0:	4b5e      	ldr	r3, [pc, #376]	@ (800c34c <USBD_CDC_Init+0x1e4>)
 800c1d2:	7819      	ldrb	r1, [r3, #0]
 800c1d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c1d8:	2202      	movs	r2, #2
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f002 fad9 	bl	800e792 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c1e0:	4b5a      	ldr	r3, [pc, #360]	@ (800c34c <USBD_CDC_Init+0x1e4>)
 800c1e2:	781b      	ldrb	r3, [r3, #0]
 800c1e4:	f003 020f 	and.w	r2, r3, #15
 800c1e8:	6879      	ldr	r1, [r7, #4]
 800c1ea:	4613      	mov	r3, r2
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	4413      	add	r3, r2
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	440b      	add	r3, r1
 800c1f4:	3324      	adds	r3, #36	@ 0x24
 800c1f6:	2201      	movs	r2, #1
 800c1f8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c1fa:	4b55      	ldr	r3, [pc, #340]	@ (800c350 <USBD_CDC_Init+0x1e8>)
 800c1fc:	7819      	ldrb	r1, [r3, #0]
 800c1fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c202:	2202      	movs	r2, #2
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	f002 fac4 	bl	800e792 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c20a:	4b51      	ldr	r3, [pc, #324]	@ (800c350 <USBD_CDC_Init+0x1e8>)
 800c20c:	781b      	ldrb	r3, [r3, #0]
 800c20e:	f003 020f 	and.w	r2, r3, #15
 800c212:	6879      	ldr	r1, [r7, #4]
 800c214:	4613      	mov	r3, r2
 800c216:	009b      	lsls	r3, r3, #2
 800c218:	4413      	add	r3, r2
 800c21a:	009b      	lsls	r3, r3, #2
 800c21c:	440b      	add	r3, r1
 800c21e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c222:	2201      	movs	r2, #1
 800c224:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c226:	4b4b      	ldr	r3, [pc, #300]	@ (800c354 <USBD_CDC_Init+0x1ec>)
 800c228:	781b      	ldrb	r3, [r3, #0]
 800c22a:	f003 020f 	and.w	r2, r3, #15
 800c22e:	6879      	ldr	r1, [r7, #4]
 800c230:	4613      	mov	r3, r2
 800c232:	009b      	lsls	r3, r3, #2
 800c234:	4413      	add	r3, r2
 800c236:	009b      	lsls	r3, r3, #2
 800c238:	440b      	add	r3, r1
 800c23a:	3326      	adds	r3, #38	@ 0x26
 800c23c:	2210      	movs	r2, #16
 800c23e:	801a      	strh	r2, [r3, #0]
 800c240:	e035      	b.n	800c2ae <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c242:	4b42      	ldr	r3, [pc, #264]	@ (800c34c <USBD_CDC_Init+0x1e4>)
 800c244:	7819      	ldrb	r1, [r3, #0]
 800c246:	2340      	movs	r3, #64	@ 0x40
 800c248:	2202      	movs	r2, #2
 800c24a:	6878      	ldr	r0, [r7, #4]
 800c24c:	f002 faa1 	bl	800e792 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c250:	4b3e      	ldr	r3, [pc, #248]	@ (800c34c <USBD_CDC_Init+0x1e4>)
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	f003 020f 	and.w	r2, r3, #15
 800c258:	6879      	ldr	r1, [r7, #4]
 800c25a:	4613      	mov	r3, r2
 800c25c:	009b      	lsls	r3, r3, #2
 800c25e:	4413      	add	r3, r2
 800c260:	009b      	lsls	r3, r3, #2
 800c262:	440b      	add	r3, r1
 800c264:	3324      	adds	r3, #36	@ 0x24
 800c266:	2201      	movs	r2, #1
 800c268:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c26a:	4b39      	ldr	r3, [pc, #228]	@ (800c350 <USBD_CDC_Init+0x1e8>)
 800c26c:	7819      	ldrb	r1, [r3, #0]
 800c26e:	2340      	movs	r3, #64	@ 0x40
 800c270:	2202      	movs	r2, #2
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f002 fa8d 	bl	800e792 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c278:	4b35      	ldr	r3, [pc, #212]	@ (800c350 <USBD_CDC_Init+0x1e8>)
 800c27a:	781b      	ldrb	r3, [r3, #0]
 800c27c:	f003 020f 	and.w	r2, r3, #15
 800c280:	6879      	ldr	r1, [r7, #4]
 800c282:	4613      	mov	r3, r2
 800c284:	009b      	lsls	r3, r3, #2
 800c286:	4413      	add	r3, r2
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	440b      	add	r3, r1
 800c28c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c290:	2201      	movs	r2, #1
 800c292:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c294:	4b2f      	ldr	r3, [pc, #188]	@ (800c354 <USBD_CDC_Init+0x1ec>)
 800c296:	781b      	ldrb	r3, [r3, #0]
 800c298:	f003 020f 	and.w	r2, r3, #15
 800c29c:	6879      	ldr	r1, [r7, #4]
 800c29e:	4613      	mov	r3, r2
 800c2a0:	009b      	lsls	r3, r3, #2
 800c2a2:	4413      	add	r3, r2
 800c2a4:	009b      	lsls	r3, r3, #2
 800c2a6:	440b      	add	r3, r1
 800c2a8:	3326      	adds	r3, #38	@ 0x26
 800c2aa:	2210      	movs	r2, #16
 800c2ac:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c2ae:	4b29      	ldr	r3, [pc, #164]	@ (800c354 <USBD_CDC_Init+0x1ec>)
 800c2b0:	7819      	ldrb	r1, [r3, #0]
 800c2b2:	2308      	movs	r3, #8
 800c2b4:	2203      	movs	r2, #3
 800c2b6:	6878      	ldr	r0, [r7, #4]
 800c2b8:	f002 fa6b 	bl	800e792 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c2bc:	4b25      	ldr	r3, [pc, #148]	@ (800c354 <USBD_CDC_Init+0x1ec>)
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	f003 020f 	and.w	r2, r3, #15
 800c2c4:	6879      	ldr	r1, [r7, #4]
 800c2c6:	4613      	mov	r3, r2
 800c2c8:	009b      	lsls	r3, r3, #2
 800c2ca:	4413      	add	r3, r2
 800c2cc:	009b      	lsls	r3, r3, #2
 800c2ce:	440b      	add	r3, r1
 800c2d0:	3324      	adds	r3, #36	@ 0x24
 800c2d2:	2201      	movs	r2, #1
 800c2d4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c2e4:	687a      	ldr	r2, [r7, #4]
 800c2e6:	33b0      	adds	r3, #176	@ 0xb0
 800c2e8:	009b      	lsls	r3, r3, #2
 800c2ea:	4413      	add	r3, r2
 800c2ec:	685b      	ldr	r3, [r3, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d101      	bne.n	800c310 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c30c:	2302      	movs	r3, #2
 800c30e:	e018      	b.n	800c342 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	7c1b      	ldrb	r3, [r3, #16]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d10a      	bne.n	800c32e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c318:	4b0d      	ldr	r3, [pc, #52]	@ (800c350 <USBD_CDC_Init+0x1e8>)
 800c31a:	7819      	ldrb	r1, [r3, #0]
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c322:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c326:	6878      	ldr	r0, [r7, #4]
 800c328:	f002 fb22 	bl	800e970 <USBD_LL_PrepareReceive>
 800c32c:	e008      	b.n	800c340 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c32e:	4b08      	ldr	r3, [pc, #32]	@ (800c350 <USBD_CDC_Init+0x1e8>)
 800c330:	7819      	ldrb	r1, [r3, #0]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c338:	2340      	movs	r3, #64	@ 0x40
 800c33a:	6878      	ldr	r0, [r7, #4]
 800c33c:	f002 fb18 	bl	800e970 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c340:	2300      	movs	r3, #0
}
 800c342:	4618      	mov	r0, r3
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}
 800c34a:	bf00      	nop
 800c34c:	200000a7 	.word	0x200000a7
 800c350:	200000a8 	.word	0x200000a8
 800c354:	200000a9 	.word	0x200000a9

0800c358 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c358:	b580      	push	{r7, lr}
 800c35a:	b082      	sub	sp, #8
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
 800c360:	460b      	mov	r3, r1
 800c362:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c364:	4b3a      	ldr	r3, [pc, #232]	@ (800c450 <USBD_CDC_DeInit+0xf8>)
 800c366:	781b      	ldrb	r3, [r3, #0]
 800c368:	4619      	mov	r1, r3
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f002 fa37 	bl	800e7de <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c370:	4b37      	ldr	r3, [pc, #220]	@ (800c450 <USBD_CDC_DeInit+0xf8>)
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	f003 020f 	and.w	r2, r3, #15
 800c378:	6879      	ldr	r1, [r7, #4]
 800c37a:	4613      	mov	r3, r2
 800c37c:	009b      	lsls	r3, r3, #2
 800c37e:	4413      	add	r3, r2
 800c380:	009b      	lsls	r3, r3, #2
 800c382:	440b      	add	r3, r1
 800c384:	3324      	adds	r3, #36	@ 0x24
 800c386:	2200      	movs	r2, #0
 800c388:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c38a:	4b32      	ldr	r3, [pc, #200]	@ (800c454 <USBD_CDC_DeInit+0xfc>)
 800c38c:	781b      	ldrb	r3, [r3, #0]
 800c38e:	4619      	mov	r1, r3
 800c390:	6878      	ldr	r0, [r7, #4]
 800c392:	f002 fa24 	bl	800e7de <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c396:	4b2f      	ldr	r3, [pc, #188]	@ (800c454 <USBD_CDC_DeInit+0xfc>)
 800c398:	781b      	ldrb	r3, [r3, #0]
 800c39a:	f003 020f 	and.w	r2, r3, #15
 800c39e:	6879      	ldr	r1, [r7, #4]
 800c3a0:	4613      	mov	r3, r2
 800c3a2:	009b      	lsls	r3, r3, #2
 800c3a4:	4413      	add	r3, r2
 800c3a6:	009b      	lsls	r3, r3, #2
 800c3a8:	440b      	add	r3, r1
 800c3aa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c3b2:	4b29      	ldr	r3, [pc, #164]	@ (800c458 <USBD_CDC_DeInit+0x100>)
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	4619      	mov	r1, r3
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f002 fa10 	bl	800e7de <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c3be:	4b26      	ldr	r3, [pc, #152]	@ (800c458 <USBD_CDC_DeInit+0x100>)
 800c3c0:	781b      	ldrb	r3, [r3, #0]
 800c3c2:	f003 020f 	and.w	r2, r3, #15
 800c3c6:	6879      	ldr	r1, [r7, #4]
 800c3c8:	4613      	mov	r3, r2
 800c3ca:	009b      	lsls	r3, r3, #2
 800c3cc:	4413      	add	r3, r2
 800c3ce:	009b      	lsls	r3, r3, #2
 800c3d0:	440b      	add	r3, r1
 800c3d2:	3324      	adds	r3, #36	@ 0x24
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c3d8:	4b1f      	ldr	r3, [pc, #124]	@ (800c458 <USBD_CDC_DeInit+0x100>)
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	f003 020f 	and.w	r2, r3, #15
 800c3e0:	6879      	ldr	r1, [r7, #4]
 800c3e2:	4613      	mov	r3, r2
 800c3e4:	009b      	lsls	r3, r3, #2
 800c3e6:	4413      	add	r3, r2
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	440b      	add	r3, r1
 800c3ec:	3326      	adds	r3, #38	@ 0x26
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	32b0      	adds	r2, #176	@ 0xb0
 800c3fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d01f      	beq.n	800c444 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c40a:	687a      	ldr	r2, [r7, #4]
 800c40c:	33b0      	adds	r3, #176	@ 0xb0
 800c40e:	009b      	lsls	r3, r3, #2
 800c410:	4413      	add	r3, r2
 800c412:	685b      	ldr	r3, [r3, #4]
 800c414:	685b      	ldr	r3, [r3, #4]
 800c416:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	32b0      	adds	r2, #176	@ 0xb0
 800c422:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c426:	4618      	mov	r0, r3
 800c428:	f002 fae4 	bl	800e9f4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	32b0      	adds	r2, #176	@ 0xb0
 800c436:	2100      	movs	r1, #0
 800c438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2200      	movs	r2, #0
 800c440:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c444:	2300      	movs	r3, #0
}
 800c446:	4618      	mov	r0, r3
 800c448:	3708      	adds	r7, #8
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}
 800c44e:	bf00      	nop
 800c450:	200000a7 	.word	0x200000a7
 800c454:	200000a8 	.word	0x200000a8
 800c458:	200000a9 	.word	0x200000a9

0800c45c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b086      	sub	sp, #24
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	32b0      	adds	r2, #176	@ 0xb0
 800c470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c474:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c476:	2300      	movs	r3, #0
 800c478:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c47a:	2300      	movs	r3, #0
 800c47c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c47e:	2300      	movs	r3, #0
 800c480:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d101      	bne.n	800c48c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c488:	2303      	movs	r3, #3
 800c48a:	e0bf      	b.n	800c60c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	781b      	ldrb	r3, [r3, #0]
 800c490:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c494:	2b00      	cmp	r3, #0
 800c496:	d050      	beq.n	800c53a <USBD_CDC_Setup+0xde>
 800c498:	2b20      	cmp	r3, #32
 800c49a:	f040 80af 	bne.w	800c5fc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	88db      	ldrh	r3, [r3, #6]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d03a      	beq.n	800c51c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	781b      	ldrb	r3, [r3, #0]
 800c4aa:	b25b      	sxtb	r3, r3
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	da1b      	bge.n	800c4e8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4b6:	687a      	ldr	r2, [r7, #4]
 800c4b8:	33b0      	adds	r3, #176	@ 0xb0
 800c4ba:	009b      	lsls	r3, r3, #2
 800c4bc:	4413      	add	r3, r2
 800c4be:	685b      	ldr	r3, [r3, #4]
 800c4c0:	689b      	ldr	r3, [r3, #8]
 800c4c2:	683a      	ldr	r2, [r7, #0]
 800c4c4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c4c6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c4c8:	683a      	ldr	r2, [r7, #0]
 800c4ca:	88d2      	ldrh	r2, [r2, #6]
 800c4cc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	88db      	ldrh	r3, [r3, #6]
 800c4d2:	2b07      	cmp	r3, #7
 800c4d4:	bf28      	it	cs
 800c4d6:	2307      	movcs	r3, #7
 800c4d8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c4da:	693b      	ldr	r3, [r7, #16]
 800c4dc:	89fa      	ldrh	r2, [r7, #14]
 800c4de:	4619      	mov	r1, r3
 800c4e0:	6878      	ldr	r0, [r7, #4]
 800c4e2:	f001 fd53 	bl	800df8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c4e6:	e090      	b.n	800c60a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	785a      	ldrb	r2, [r3, #1]
 800c4ec:	693b      	ldr	r3, [r7, #16]
 800c4ee:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	88db      	ldrh	r3, [r3, #6]
 800c4f6:	2b3f      	cmp	r3, #63	@ 0x3f
 800c4f8:	d803      	bhi.n	800c502 <USBD_CDC_Setup+0xa6>
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	88db      	ldrh	r3, [r3, #6]
 800c4fe:	b2da      	uxtb	r2, r3
 800c500:	e000      	b.n	800c504 <USBD_CDC_Setup+0xa8>
 800c502:	2240      	movs	r2, #64	@ 0x40
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c50a:	6939      	ldr	r1, [r7, #16]
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800c512:	461a      	mov	r2, r3
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f001 fd65 	bl	800dfe4 <USBD_CtlPrepareRx>
      break;
 800c51a:	e076      	b.n	800c60a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c522:	687a      	ldr	r2, [r7, #4]
 800c524:	33b0      	adds	r3, #176	@ 0xb0
 800c526:	009b      	lsls	r3, r3, #2
 800c528:	4413      	add	r3, r2
 800c52a:	685b      	ldr	r3, [r3, #4]
 800c52c:	689b      	ldr	r3, [r3, #8]
 800c52e:	683a      	ldr	r2, [r7, #0]
 800c530:	7850      	ldrb	r0, [r2, #1]
 800c532:	2200      	movs	r2, #0
 800c534:	6839      	ldr	r1, [r7, #0]
 800c536:	4798      	blx	r3
      break;
 800c538:	e067      	b.n	800c60a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	785b      	ldrb	r3, [r3, #1]
 800c53e:	2b0b      	cmp	r3, #11
 800c540:	d851      	bhi.n	800c5e6 <USBD_CDC_Setup+0x18a>
 800c542:	a201      	add	r2, pc, #4	@ (adr r2, 800c548 <USBD_CDC_Setup+0xec>)
 800c544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c548:	0800c579 	.word	0x0800c579
 800c54c:	0800c5f5 	.word	0x0800c5f5
 800c550:	0800c5e7 	.word	0x0800c5e7
 800c554:	0800c5e7 	.word	0x0800c5e7
 800c558:	0800c5e7 	.word	0x0800c5e7
 800c55c:	0800c5e7 	.word	0x0800c5e7
 800c560:	0800c5e7 	.word	0x0800c5e7
 800c564:	0800c5e7 	.word	0x0800c5e7
 800c568:	0800c5e7 	.word	0x0800c5e7
 800c56c:	0800c5e7 	.word	0x0800c5e7
 800c570:	0800c5a3 	.word	0x0800c5a3
 800c574:	0800c5cd 	.word	0x0800c5cd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c57e:	b2db      	uxtb	r3, r3
 800c580:	2b03      	cmp	r3, #3
 800c582:	d107      	bne.n	800c594 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c584:	f107 030a 	add.w	r3, r7, #10
 800c588:	2202      	movs	r2, #2
 800c58a:	4619      	mov	r1, r3
 800c58c:	6878      	ldr	r0, [r7, #4]
 800c58e:	f001 fcfd 	bl	800df8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c592:	e032      	b.n	800c5fa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c594:	6839      	ldr	r1, [r7, #0]
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f001 fc7b 	bl	800de92 <USBD_CtlError>
            ret = USBD_FAIL;
 800c59c:	2303      	movs	r3, #3
 800c59e:	75fb      	strb	r3, [r7, #23]
          break;
 800c5a0:	e02b      	b.n	800c5fa <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5a8:	b2db      	uxtb	r3, r3
 800c5aa:	2b03      	cmp	r3, #3
 800c5ac:	d107      	bne.n	800c5be <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c5ae:	f107 030d 	add.w	r3, r7, #13
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	6878      	ldr	r0, [r7, #4]
 800c5b8:	f001 fce8 	bl	800df8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c5bc:	e01d      	b.n	800c5fa <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c5be:	6839      	ldr	r1, [r7, #0]
 800c5c0:	6878      	ldr	r0, [r7, #4]
 800c5c2:	f001 fc66 	bl	800de92 <USBD_CtlError>
            ret = USBD_FAIL;
 800c5c6:	2303      	movs	r3, #3
 800c5c8:	75fb      	strb	r3, [r7, #23]
          break;
 800c5ca:	e016      	b.n	800c5fa <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	2b03      	cmp	r3, #3
 800c5d6:	d00f      	beq.n	800c5f8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c5d8:	6839      	ldr	r1, [r7, #0]
 800c5da:	6878      	ldr	r0, [r7, #4]
 800c5dc:	f001 fc59 	bl	800de92 <USBD_CtlError>
            ret = USBD_FAIL;
 800c5e0:	2303      	movs	r3, #3
 800c5e2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c5e4:	e008      	b.n	800c5f8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c5e6:	6839      	ldr	r1, [r7, #0]
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f001 fc52 	bl	800de92 <USBD_CtlError>
          ret = USBD_FAIL;
 800c5ee:	2303      	movs	r3, #3
 800c5f0:	75fb      	strb	r3, [r7, #23]
          break;
 800c5f2:	e002      	b.n	800c5fa <USBD_CDC_Setup+0x19e>
          break;
 800c5f4:	bf00      	nop
 800c5f6:	e008      	b.n	800c60a <USBD_CDC_Setup+0x1ae>
          break;
 800c5f8:	bf00      	nop
      }
      break;
 800c5fa:	e006      	b.n	800c60a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c5fc:	6839      	ldr	r1, [r7, #0]
 800c5fe:	6878      	ldr	r0, [r7, #4]
 800c600:	f001 fc47 	bl	800de92 <USBD_CtlError>
      ret = USBD_FAIL;
 800c604:	2303      	movs	r3, #3
 800c606:	75fb      	strb	r3, [r7, #23]
      break;
 800c608:	bf00      	nop
  }

  return (uint8_t)ret;
 800c60a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c60c:	4618      	mov	r0, r3
 800c60e:	3718      	adds	r7, #24
 800c610:	46bd      	mov	sp, r7
 800c612:	bd80      	pop	{r7, pc}

0800c614 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b084      	sub	sp, #16
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	460b      	mov	r3, r1
 800c61e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c626:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	32b0      	adds	r2, #176	@ 0xb0
 800c632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d101      	bne.n	800c63e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c63a:	2303      	movs	r3, #3
 800c63c:	e065      	b.n	800c70a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	32b0      	adds	r2, #176	@ 0xb0
 800c648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c64c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c64e:	78fb      	ldrb	r3, [r7, #3]
 800c650:	f003 020f 	and.w	r2, r3, #15
 800c654:	6879      	ldr	r1, [r7, #4]
 800c656:	4613      	mov	r3, r2
 800c658:	009b      	lsls	r3, r3, #2
 800c65a:	4413      	add	r3, r2
 800c65c:	009b      	lsls	r3, r3, #2
 800c65e:	440b      	add	r3, r1
 800c660:	3318      	adds	r3, #24
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d02f      	beq.n	800c6c8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c668:	78fb      	ldrb	r3, [r7, #3]
 800c66a:	f003 020f 	and.w	r2, r3, #15
 800c66e:	6879      	ldr	r1, [r7, #4]
 800c670:	4613      	mov	r3, r2
 800c672:	009b      	lsls	r3, r3, #2
 800c674:	4413      	add	r3, r2
 800c676:	009b      	lsls	r3, r3, #2
 800c678:	440b      	add	r3, r1
 800c67a:	3318      	adds	r3, #24
 800c67c:	681a      	ldr	r2, [r3, #0]
 800c67e:	78fb      	ldrb	r3, [r7, #3]
 800c680:	f003 010f 	and.w	r1, r3, #15
 800c684:	68f8      	ldr	r0, [r7, #12]
 800c686:	460b      	mov	r3, r1
 800c688:	00db      	lsls	r3, r3, #3
 800c68a:	440b      	add	r3, r1
 800c68c:	009b      	lsls	r3, r3, #2
 800c68e:	4403      	add	r3, r0
 800c690:	331c      	adds	r3, #28
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	fbb2 f1f3 	udiv	r1, r2, r3
 800c698:	fb01 f303 	mul.w	r3, r1, r3
 800c69c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d112      	bne.n	800c6c8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c6a2:	78fb      	ldrb	r3, [r7, #3]
 800c6a4:	f003 020f 	and.w	r2, r3, #15
 800c6a8:	6879      	ldr	r1, [r7, #4]
 800c6aa:	4613      	mov	r3, r2
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	4413      	add	r3, r2
 800c6b0:	009b      	lsls	r3, r3, #2
 800c6b2:	440b      	add	r3, r1
 800c6b4:	3318      	adds	r3, #24
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c6ba:	78f9      	ldrb	r1, [r7, #3]
 800c6bc:	2300      	movs	r3, #0
 800c6be:	2200      	movs	r2, #0
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f002 f934 	bl	800e92e <USBD_LL_Transmit>
 800c6c6:	e01f      	b.n	800c708 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c6d6:	687a      	ldr	r2, [r7, #4]
 800c6d8:	33b0      	adds	r3, #176	@ 0xb0
 800c6da:	009b      	lsls	r3, r3, #2
 800c6dc:	4413      	add	r3, r2
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	691b      	ldr	r3, [r3, #16]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d010      	beq.n	800c708 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	33b0      	adds	r3, #176	@ 0xb0
 800c6f0:	009b      	lsls	r3, r3, #2
 800c6f2:	4413      	add	r3, r2
 800c6f4:	685b      	ldr	r3, [r3, #4]
 800c6f6:	691b      	ldr	r3, [r3, #16]
 800c6f8:	68ba      	ldr	r2, [r7, #8]
 800c6fa:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c6fe:	68ba      	ldr	r2, [r7, #8]
 800c700:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c704:	78fa      	ldrb	r2, [r7, #3]
 800c706:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c708:	2300      	movs	r3, #0
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	3710      	adds	r7, #16
 800c70e:	46bd      	mov	sp, r7
 800c710:	bd80      	pop	{r7, pc}

0800c712 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c712:	b580      	push	{r7, lr}
 800c714:	b084      	sub	sp, #16
 800c716:	af00      	add	r7, sp, #0
 800c718:	6078      	str	r0, [r7, #4]
 800c71a:	460b      	mov	r3, r1
 800c71c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	32b0      	adds	r2, #176	@ 0xb0
 800c728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c72c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	32b0      	adds	r2, #176	@ 0xb0
 800c738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d101      	bne.n	800c744 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c740:	2303      	movs	r3, #3
 800c742:	e01a      	b.n	800c77a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c744:	78fb      	ldrb	r3, [r7, #3]
 800c746:	4619      	mov	r1, r3
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f002 f932 	bl	800e9b2 <USBD_LL_GetRxDataSize>
 800c74e:	4602      	mov	r2, r0
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c75c:	687a      	ldr	r2, [r7, #4]
 800c75e:	33b0      	adds	r3, #176	@ 0xb0
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	4413      	add	r3, r2
 800c764:	685b      	ldr	r3, [r3, #4]
 800c766:	68db      	ldr	r3, [r3, #12]
 800c768:	68fa      	ldr	r2, [r7, #12]
 800c76a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c76e:	68fa      	ldr	r2, [r7, #12]
 800c770:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c774:	4611      	mov	r1, r2
 800c776:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c778:	2300      	movs	r3, #0
}
 800c77a:	4618      	mov	r0, r3
 800c77c:	3710      	adds	r7, #16
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}

0800c782 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c782:	b580      	push	{r7, lr}
 800c784:	b084      	sub	sp, #16
 800c786:	af00      	add	r7, sp, #0
 800c788:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	32b0      	adds	r2, #176	@ 0xb0
 800c794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c798:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d101      	bne.n	800c7a4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c7a0:	2303      	movs	r3, #3
 800c7a2:	e024      	b.n	800c7ee <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c7aa:	687a      	ldr	r2, [r7, #4]
 800c7ac:	33b0      	adds	r3, #176	@ 0xb0
 800c7ae:	009b      	lsls	r3, r3, #2
 800c7b0:	4413      	add	r3, r2
 800c7b2:	685b      	ldr	r3, [r3, #4]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d019      	beq.n	800c7ec <USBD_CDC_EP0_RxReady+0x6a>
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c7be:	2bff      	cmp	r3, #255	@ 0xff
 800c7c0:	d014      	beq.n	800c7ec <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c7c8:	687a      	ldr	r2, [r7, #4]
 800c7ca:	33b0      	adds	r3, #176	@ 0xb0
 800c7cc:	009b      	lsls	r3, r3, #2
 800c7ce:	4413      	add	r3, r2
 800c7d0:	685b      	ldr	r3, [r3, #4]
 800c7d2:	689b      	ldr	r3, [r3, #8]
 800c7d4:	68fa      	ldr	r2, [r7, #12]
 800c7d6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c7da:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c7e2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	22ff      	movs	r2, #255	@ 0xff
 800c7e8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c7ec:	2300      	movs	r3, #0
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	3710      	adds	r7, #16
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bd80      	pop	{r7, pc}
	...

0800c7f8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c800:	2182      	movs	r1, #130	@ 0x82
 800c802:	4818      	ldr	r0, [pc, #96]	@ (800c864 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c804:	f000 fd0f 	bl	800d226 <USBD_GetEpDesc>
 800c808:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c80a:	2101      	movs	r1, #1
 800c80c:	4815      	ldr	r0, [pc, #84]	@ (800c864 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c80e:	f000 fd0a 	bl	800d226 <USBD_GetEpDesc>
 800c812:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c814:	2181      	movs	r1, #129	@ 0x81
 800c816:	4813      	ldr	r0, [pc, #76]	@ (800c864 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c818:	f000 fd05 	bl	800d226 <USBD_GetEpDesc>
 800c81c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d002      	beq.n	800c82a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c824:	697b      	ldr	r3, [r7, #20]
 800c826:	2210      	movs	r2, #16
 800c828:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d006      	beq.n	800c83e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	2200      	movs	r2, #0
 800c834:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c838:	711a      	strb	r2, [r3, #4]
 800c83a:	2200      	movs	r2, #0
 800c83c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d006      	beq.n	800c852 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	2200      	movs	r2, #0
 800c848:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c84c:	711a      	strb	r2, [r3, #4]
 800c84e:	2200      	movs	r2, #0
 800c850:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2243      	movs	r2, #67	@ 0x43
 800c856:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c858:	4b02      	ldr	r3, [pc, #8]	@ (800c864 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3718      	adds	r7, #24
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}
 800c862:	bf00      	nop
 800c864:	20000064 	.word	0x20000064

0800c868 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b086      	sub	sp, #24
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c870:	2182      	movs	r1, #130	@ 0x82
 800c872:	4818      	ldr	r0, [pc, #96]	@ (800c8d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c874:	f000 fcd7 	bl	800d226 <USBD_GetEpDesc>
 800c878:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c87a:	2101      	movs	r1, #1
 800c87c:	4815      	ldr	r0, [pc, #84]	@ (800c8d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c87e:	f000 fcd2 	bl	800d226 <USBD_GetEpDesc>
 800c882:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c884:	2181      	movs	r1, #129	@ 0x81
 800c886:	4813      	ldr	r0, [pc, #76]	@ (800c8d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c888:	f000 fccd 	bl	800d226 <USBD_GetEpDesc>
 800c88c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c88e:	697b      	ldr	r3, [r7, #20]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d002      	beq.n	800c89a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	2210      	movs	r2, #16
 800c898:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c89a:	693b      	ldr	r3, [r7, #16]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d006      	beq.n	800c8ae <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	711a      	strb	r2, [r3, #4]
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	f042 0202 	orr.w	r2, r2, #2
 800c8ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d006      	beq.n	800c8c2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	711a      	strb	r2, [r3, #4]
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	f042 0202 	orr.w	r2, r2, #2
 800c8c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	2243      	movs	r2, #67	@ 0x43
 800c8c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c8c8:	4b02      	ldr	r3, [pc, #8]	@ (800c8d4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3718      	adds	r7, #24
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	20000064 	.word	0x20000064

0800c8d8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b086      	sub	sp, #24
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c8e0:	2182      	movs	r1, #130	@ 0x82
 800c8e2:	4818      	ldr	r0, [pc, #96]	@ (800c944 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c8e4:	f000 fc9f 	bl	800d226 <USBD_GetEpDesc>
 800c8e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c8ea:	2101      	movs	r1, #1
 800c8ec:	4815      	ldr	r0, [pc, #84]	@ (800c944 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c8ee:	f000 fc9a 	bl	800d226 <USBD_GetEpDesc>
 800c8f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c8f4:	2181      	movs	r1, #129	@ 0x81
 800c8f6:	4813      	ldr	r0, [pc, #76]	@ (800c944 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c8f8:	f000 fc95 	bl	800d226 <USBD_GetEpDesc>
 800c8fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d002      	beq.n	800c90a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c904:	697b      	ldr	r3, [r7, #20]
 800c906:	2210      	movs	r2, #16
 800c908:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d006      	beq.n	800c91e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	2200      	movs	r2, #0
 800c914:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c918:	711a      	strb	r2, [r3, #4]
 800c91a:	2200      	movs	r2, #0
 800c91c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d006      	beq.n	800c932 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	2200      	movs	r2, #0
 800c928:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c92c:	711a      	strb	r2, [r3, #4]
 800c92e:	2200      	movs	r2, #0
 800c930:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	2243      	movs	r2, #67	@ 0x43
 800c936:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c938:	4b02      	ldr	r3, [pc, #8]	@ (800c944 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3718      	adds	r7, #24
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
 800c942:	bf00      	nop
 800c944:	20000064 	.word	0x20000064

0800c948 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	220a      	movs	r2, #10
 800c954:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c956:	4b03      	ldr	r3, [pc, #12]	@ (800c964 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c958:	4618      	mov	r0, r3
 800c95a:	370c      	adds	r7, #12
 800c95c:	46bd      	mov	sp, r7
 800c95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c962:	4770      	bx	lr
 800c964:	20000020 	.word	0x20000020

0800c968 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c968:	b480      	push	{r7}
 800c96a:	b083      	sub	sp, #12
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d101      	bne.n	800c97c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c978:	2303      	movs	r3, #3
 800c97a:	e009      	b.n	800c990 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c982:	687a      	ldr	r2, [r7, #4]
 800c984:	33b0      	adds	r3, #176	@ 0xb0
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	4413      	add	r3, r2
 800c98a:	683a      	ldr	r2, [r7, #0]
 800c98c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c98e:	2300      	movs	r3, #0
}
 800c990:	4618      	mov	r0, r3
 800c992:	370c      	adds	r7, #12
 800c994:	46bd      	mov	sp, r7
 800c996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99a:	4770      	bx	lr

0800c99c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b087      	sub	sp, #28
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	60f8      	str	r0, [r7, #12]
 800c9a4:	60b9      	str	r1, [r7, #8]
 800c9a6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	32b0      	adds	r2, #176	@ 0xb0
 800c9b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9b6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d101      	bne.n	800c9c2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c9be:	2303      	movs	r3, #3
 800c9c0:	e008      	b.n	800c9d4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	68ba      	ldr	r2, [r7, #8]
 800c9c6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c9d2:	2300      	movs	r3, #0
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	371c      	adds	r7, #28
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b085      	sub	sp, #20
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	32b0      	adds	r2, #176	@ 0xb0
 800c9f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d101      	bne.n	800ca04 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ca00:	2303      	movs	r3, #3
 800ca02:	e004      	b.n	800ca0e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	683a      	ldr	r2, [r7, #0]
 800ca08:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800ca0c:	2300      	movs	r3, #0
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3714      	adds	r7, #20
 800ca12:	46bd      	mov	sp, r7
 800ca14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca18:	4770      	bx	lr
	...

0800ca1c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b084      	sub	sp, #16
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	32b0      	adds	r2, #176	@ 0xb0
 800ca2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca32:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	32b0      	adds	r2, #176	@ 0xb0
 800ca3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d101      	bne.n	800ca4a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ca46:	2303      	movs	r3, #3
 800ca48:	e018      	b.n	800ca7c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	7c1b      	ldrb	r3, [r3, #16]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d10a      	bne.n	800ca68 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ca52:	4b0c      	ldr	r3, [pc, #48]	@ (800ca84 <USBD_CDC_ReceivePacket+0x68>)
 800ca54:	7819      	ldrb	r1, [r3, #0]
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ca5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ca60:	6878      	ldr	r0, [r7, #4]
 800ca62:	f001 ff85 	bl	800e970 <USBD_LL_PrepareReceive>
 800ca66:	e008      	b.n	800ca7a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ca68:	4b06      	ldr	r3, [pc, #24]	@ (800ca84 <USBD_CDC_ReceivePacket+0x68>)
 800ca6a:	7819      	ldrb	r1, [r3, #0]
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ca72:	2340      	movs	r3, #64	@ 0x40
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f001 ff7b 	bl	800e970 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ca7a:	2300      	movs	r3, #0
}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3710      	adds	r7, #16
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}
 800ca84:	200000a8 	.word	0x200000a8

0800ca88 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b086      	sub	sp, #24
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	60f8      	str	r0, [r7, #12]
 800ca90:	60b9      	str	r1, [r7, #8]
 800ca92:	4613      	mov	r3, r2
 800ca94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d101      	bne.n	800caa0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ca9c:	2303      	movs	r3, #3
 800ca9e:	e01f      	b.n	800cae0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	2200      	movs	r2, #0
 800caa4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	2200      	movs	r2, #0
 800caac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	2200      	movs	r2, #0
 800cab4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d003      	beq.n	800cac6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	68ba      	ldr	r2, [r7, #8]
 800cac2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2201      	movs	r2, #1
 800caca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	79fa      	ldrb	r2, [r7, #7]
 800cad2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cad4:	68f8      	ldr	r0, [r7, #12]
 800cad6:	f001 fdf5 	bl	800e6c4 <USBD_LL_Init>
 800cada:	4603      	mov	r3, r0
 800cadc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cade:	7dfb      	ldrb	r3, [r7, #23]
}
 800cae0:	4618      	mov	r0, r3
 800cae2:	3718      	adds	r7, #24
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b084      	sub	sp, #16
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800caf2:	2300      	movs	r3, #0
 800caf4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d101      	bne.n	800cb00 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800cafc:	2303      	movs	r3, #3
 800cafe:	e025      	b.n	800cb4c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	683a      	ldr	r2, [r7, #0]
 800cb04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	32ae      	adds	r2, #174	@ 0xae
 800cb12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d00f      	beq.n	800cb3c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	32ae      	adds	r2, #174	@ 0xae
 800cb26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb2c:	f107 020e 	add.w	r2, r7, #14
 800cb30:	4610      	mov	r0, r2
 800cb32:	4798      	blx	r3
 800cb34:	4602      	mov	r2, r0
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800cb42:	1c5a      	adds	r2, r3, #1
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800cb4a:	2300      	movs	r3, #0
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	3710      	adds	r7, #16
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd80      	pop	{r7, pc}

0800cb54 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b082      	sub	sp, #8
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f001 fdfd 	bl	800e75c <USBD_LL_Start>
 800cb62:	4603      	mov	r3, r0
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3708      	adds	r7, #8
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd80      	pop	{r7, pc}

0800cb6c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b083      	sub	sp, #12
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cb74:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	370c      	adds	r7, #12
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr

0800cb82 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cb82:	b580      	push	{r7, lr}
 800cb84:	b084      	sub	sp, #16
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	6078      	str	r0, [r7, #4]
 800cb8a:	460b      	mov	r3, r1
 800cb8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d009      	beq.n	800cbb0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	78fa      	ldrb	r2, [r7, #3]
 800cba6:	4611      	mov	r1, r2
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	4798      	blx	r3
 800cbac:	4603      	mov	r3, r0
 800cbae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cbb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3710      	adds	r7, #16
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	bd80      	pop	{r7, pc}

0800cbba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cbba:	b580      	push	{r7, lr}
 800cbbc:	b084      	sub	sp, #16
 800cbbe:	af00      	add	r7, sp, #0
 800cbc0:	6078      	str	r0, [r7, #4]
 800cbc2:	460b      	mov	r3, r1
 800cbc4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbd0:	685b      	ldr	r3, [r3, #4]
 800cbd2:	78fa      	ldrb	r2, [r7, #3]
 800cbd4:	4611      	mov	r1, r2
 800cbd6:	6878      	ldr	r0, [r7, #4]
 800cbd8:	4798      	blx	r3
 800cbda:	4603      	mov	r3, r0
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d001      	beq.n	800cbe4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800cbe0:	2303      	movs	r3, #3
 800cbe2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cbe4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3710      	adds	r7, #16
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}

0800cbee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800cbee:	b580      	push	{r7, lr}
 800cbf0:	b084      	sub	sp, #16
 800cbf2:	af00      	add	r7, sp, #0
 800cbf4:	6078      	str	r0, [r7, #4]
 800cbf6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cbfe:	6839      	ldr	r1, [r7, #0]
 800cc00:	4618      	mov	r0, r3
 800cc02:	f001 f90c 	bl	800de1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	2201      	movs	r2, #1
 800cc0a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cc14:	461a      	mov	r2, r3
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cc22:	f003 031f 	and.w	r3, r3, #31
 800cc26:	2b02      	cmp	r3, #2
 800cc28:	d01a      	beq.n	800cc60 <USBD_LL_SetupStage+0x72>
 800cc2a:	2b02      	cmp	r3, #2
 800cc2c:	d822      	bhi.n	800cc74 <USBD_LL_SetupStage+0x86>
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d002      	beq.n	800cc38 <USBD_LL_SetupStage+0x4a>
 800cc32:	2b01      	cmp	r3, #1
 800cc34:	d00a      	beq.n	800cc4c <USBD_LL_SetupStage+0x5e>
 800cc36:	e01d      	b.n	800cc74 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cc3e:	4619      	mov	r1, r3
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	f000 fb63 	bl	800d30c <USBD_StdDevReq>
 800cc46:	4603      	mov	r3, r0
 800cc48:	73fb      	strb	r3, [r7, #15]
      break;
 800cc4a:	e020      	b.n	800cc8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cc52:	4619      	mov	r1, r3
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	f000 fbcb 	bl	800d3f0 <USBD_StdItfReq>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	73fb      	strb	r3, [r7, #15]
      break;
 800cc5e:	e016      	b.n	800cc8e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cc66:	4619      	mov	r1, r3
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 fc2d 	bl	800d4c8 <USBD_StdEPReq>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	73fb      	strb	r3, [r7, #15]
      break;
 800cc72:	e00c      	b.n	800cc8e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cc7a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cc7e:	b2db      	uxtb	r3, r3
 800cc80:	4619      	mov	r1, r3
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	f001 fdca 	bl	800e81c <USBD_LL_StallEP>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	73fb      	strb	r3, [r7, #15]
      break;
 800cc8c:	bf00      	nop
  }

  return ret;
 800cc8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3710      	adds	r7, #16
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b086      	sub	sp, #24
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	460b      	mov	r3, r1
 800cca2:	607a      	str	r2, [r7, #4]
 800cca4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cca6:	2300      	movs	r3, #0
 800cca8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ccaa:	7afb      	ldrb	r3, [r7, #11]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d16e      	bne.n	800cd8e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ccb6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ccbe:	2b03      	cmp	r3, #3
 800ccc0:	f040 8098 	bne.w	800cdf4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	689a      	ldr	r2, [r3, #8]
 800ccc8:	693b      	ldr	r3, [r7, #16]
 800ccca:	68db      	ldr	r3, [r3, #12]
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d913      	bls.n	800ccf8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	689a      	ldr	r2, [r3, #8]
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	68db      	ldr	r3, [r3, #12]
 800ccd8:	1ad2      	subs	r2, r2, r3
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ccde:	693b      	ldr	r3, [r7, #16]
 800cce0:	68da      	ldr	r2, [r3, #12]
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	689b      	ldr	r3, [r3, #8]
 800cce6:	4293      	cmp	r3, r2
 800cce8:	bf28      	it	cs
 800ccea:	4613      	movcs	r3, r2
 800ccec:	461a      	mov	r2, r3
 800ccee:	6879      	ldr	r1, [r7, #4]
 800ccf0:	68f8      	ldr	r0, [r7, #12]
 800ccf2:	f001 f994 	bl	800e01e <USBD_CtlContinueRx>
 800ccf6:	e07d      	b.n	800cdf4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ccfe:	f003 031f 	and.w	r3, r3, #31
 800cd02:	2b02      	cmp	r3, #2
 800cd04:	d014      	beq.n	800cd30 <USBD_LL_DataOutStage+0x98>
 800cd06:	2b02      	cmp	r3, #2
 800cd08:	d81d      	bhi.n	800cd46 <USBD_LL_DataOutStage+0xae>
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d002      	beq.n	800cd14 <USBD_LL_DataOutStage+0x7c>
 800cd0e:	2b01      	cmp	r3, #1
 800cd10:	d003      	beq.n	800cd1a <USBD_LL_DataOutStage+0x82>
 800cd12:	e018      	b.n	800cd46 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cd14:	2300      	movs	r3, #0
 800cd16:	75bb      	strb	r3, [r7, #22]
            break;
 800cd18:	e018      	b.n	800cd4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cd20:	b2db      	uxtb	r3, r3
 800cd22:	4619      	mov	r1, r3
 800cd24:	68f8      	ldr	r0, [r7, #12]
 800cd26:	f000 fa64 	bl	800d1f2 <USBD_CoreFindIF>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	75bb      	strb	r3, [r7, #22]
            break;
 800cd2e:	e00d      	b.n	800cd4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cd36:	b2db      	uxtb	r3, r3
 800cd38:	4619      	mov	r1, r3
 800cd3a:	68f8      	ldr	r0, [r7, #12]
 800cd3c:	f000 fa66 	bl	800d20c <USBD_CoreFindEP>
 800cd40:	4603      	mov	r3, r0
 800cd42:	75bb      	strb	r3, [r7, #22]
            break;
 800cd44:	e002      	b.n	800cd4c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cd46:	2300      	movs	r3, #0
 800cd48:	75bb      	strb	r3, [r7, #22]
            break;
 800cd4a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800cd4c:	7dbb      	ldrb	r3, [r7, #22]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d119      	bne.n	800cd86 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd58:	b2db      	uxtb	r3, r3
 800cd5a:	2b03      	cmp	r3, #3
 800cd5c:	d113      	bne.n	800cd86 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800cd5e:	7dba      	ldrb	r2, [r7, #22]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	32ae      	adds	r2, #174	@ 0xae
 800cd64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd68:	691b      	ldr	r3, [r3, #16]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d00b      	beq.n	800cd86 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800cd6e:	7dba      	ldrb	r2, [r7, #22]
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800cd76:	7dba      	ldrb	r2, [r7, #22]
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	32ae      	adds	r2, #174	@ 0xae
 800cd7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	68f8      	ldr	r0, [r7, #12]
 800cd84:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cd86:	68f8      	ldr	r0, [r7, #12]
 800cd88:	f001 f95a 	bl	800e040 <USBD_CtlSendStatus>
 800cd8c:	e032      	b.n	800cdf4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800cd8e:	7afb      	ldrb	r3, [r7, #11]
 800cd90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd94:	b2db      	uxtb	r3, r3
 800cd96:	4619      	mov	r1, r3
 800cd98:	68f8      	ldr	r0, [r7, #12]
 800cd9a:	f000 fa37 	bl	800d20c <USBD_CoreFindEP>
 800cd9e:	4603      	mov	r3, r0
 800cda0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cda2:	7dbb      	ldrb	r3, [r7, #22]
 800cda4:	2bff      	cmp	r3, #255	@ 0xff
 800cda6:	d025      	beq.n	800cdf4 <USBD_LL_DataOutStage+0x15c>
 800cda8:	7dbb      	ldrb	r3, [r7, #22]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d122      	bne.n	800cdf4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdb4:	b2db      	uxtb	r3, r3
 800cdb6:	2b03      	cmp	r3, #3
 800cdb8:	d117      	bne.n	800cdea <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800cdba:	7dba      	ldrb	r2, [r7, #22]
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	32ae      	adds	r2, #174	@ 0xae
 800cdc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdc4:	699b      	ldr	r3, [r3, #24]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d00f      	beq.n	800cdea <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800cdca:	7dba      	ldrb	r2, [r7, #22]
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800cdd2:	7dba      	ldrb	r2, [r7, #22]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	32ae      	adds	r2, #174	@ 0xae
 800cdd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cddc:	699b      	ldr	r3, [r3, #24]
 800cdde:	7afa      	ldrb	r2, [r7, #11]
 800cde0:	4611      	mov	r1, r2
 800cde2:	68f8      	ldr	r0, [r7, #12]
 800cde4:	4798      	blx	r3
 800cde6:	4603      	mov	r3, r0
 800cde8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800cdea:	7dfb      	ldrb	r3, [r7, #23]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d001      	beq.n	800cdf4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800cdf0:	7dfb      	ldrb	r3, [r7, #23]
 800cdf2:	e000      	b.n	800cdf6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800cdf4:	2300      	movs	r3, #0
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3718      	adds	r7, #24
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}

0800cdfe <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cdfe:	b580      	push	{r7, lr}
 800ce00:	b086      	sub	sp, #24
 800ce02:	af00      	add	r7, sp, #0
 800ce04:	60f8      	str	r0, [r7, #12]
 800ce06:	460b      	mov	r3, r1
 800ce08:	607a      	str	r2, [r7, #4]
 800ce0a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ce0c:	7afb      	ldrb	r3, [r7, #11]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d16f      	bne.n	800cef2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3314      	adds	r3, #20
 800ce16:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ce1e:	2b02      	cmp	r3, #2
 800ce20:	d15a      	bne.n	800ced8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	689a      	ldr	r2, [r3, #8]
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	68db      	ldr	r3, [r3, #12]
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d914      	bls.n	800ce58 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ce2e:	693b      	ldr	r3, [r7, #16]
 800ce30:	689a      	ldr	r2, [r3, #8]
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	68db      	ldr	r3, [r3, #12]
 800ce36:	1ad2      	subs	r2, r2, r3
 800ce38:	693b      	ldr	r3, [r7, #16]
 800ce3a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ce3c:	693b      	ldr	r3, [r7, #16]
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	461a      	mov	r2, r3
 800ce42:	6879      	ldr	r1, [r7, #4]
 800ce44:	68f8      	ldr	r0, [r7, #12]
 800ce46:	f001 f8bc 	bl	800dfc2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	2100      	movs	r1, #0
 800ce50:	68f8      	ldr	r0, [r7, #12]
 800ce52:	f001 fd8d 	bl	800e970 <USBD_LL_PrepareReceive>
 800ce56:	e03f      	b.n	800ced8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ce58:	693b      	ldr	r3, [r7, #16]
 800ce5a:	68da      	ldr	r2, [r3, #12]
 800ce5c:	693b      	ldr	r3, [r7, #16]
 800ce5e:	689b      	ldr	r3, [r3, #8]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d11c      	bne.n	800ce9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	685a      	ldr	r2, [r3, #4]
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d316      	bcc.n	800ce9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	685a      	ldr	r2, [r3, #4]
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ce7a:	429a      	cmp	r2, r3
 800ce7c:	d20f      	bcs.n	800ce9e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ce7e:	2200      	movs	r2, #0
 800ce80:	2100      	movs	r1, #0
 800ce82:	68f8      	ldr	r0, [r7, #12]
 800ce84:	f001 f89d 	bl	800dfc2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ce90:	2300      	movs	r3, #0
 800ce92:	2200      	movs	r2, #0
 800ce94:	2100      	movs	r1, #0
 800ce96:	68f8      	ldr	r0, [r7, #12]
 800ce98:	f001 fd6a 	bl	800e970 <USBD_LL_PrepareReceive>
 800ce9c:	e01c      	b.n	800ced8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cea4:	b2db      	uxtb	r3, r3
 800cea6:	2b03      	cmp	r3, #3
 800cea8:	d10f      	bne.n	800ceca <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ceb0:	68db      	ldr	r3, [r3, #12]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d009      	beq.n	800ceca <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	2200      	movs	r2, #0
 800ceba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cec4:	68db      	ldr	r3, [r3, #12]
 800cec6:	68f8      	ldr	r0, [r7, #12]
 800cec8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ceca:	2180      	movs	r1, #128	@ 0x80
 800cecc:	68f8      	ldr	r0, [r7, #12]
 800cece:	f001 fca5 	bl	800e81c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ced2:	68f8      	ldr	r0, [r7, #12]
 800ced4:	f001 f8c7 	bl	800e066 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d03a      	beq.n	800cf58 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800cee2:	68f8      	ldr	r0, [r7, #12]
 800cee4:	f7ff fe42 	bl	800cb6c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	2200      	movs	r2, #0
 800ceec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800cef0:	e032      	b.n	800cf58 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800cef2:	7afb      	ldrb	r3, [r7, #11]
 800cef4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cef8:	b2db      	uxtb	r3, r3
 800cefa:	4619      	mov	r1, r3
 800cefc:	68f8      	ldr	r0, [r7, #12]
 800cefe:	f000 f985 	bl	800d20c <USBD_CoreFindEP>
 800cf02:	4603      	mov	r3, r0
 800cf04:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cf06:	7dfb      	ldrb	r3, [r7, #23]
 800cf08:	2bff      	cmp	r3, #255	@ 0xff
 800cf0a:	d025      	beq.n	800cf58 <USBD_LL_DataInStage+0x15a>
 800cf0c:	7dfb      	ldrb	r3, [r7, #23]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d122      	bne.n	800cf58 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf18:	b2db      	uxtb	r3, r3
 800cf1a:	2b03      	cmp	r3, #3
 800cf1c:	d11c      	bne.n	800cf58 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800cf1e:	7dfa      	ldrb	r2, [r7, #23]
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	32ae      	adds	r2, #174	@ 0xae
 800cf24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf28:	695b      	ldr	r3, [r3, #20]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d014      	beq.n	800cf58 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800cf2e:	7dfa      	ldrb	r2, [r7, #23]
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800cf36:	7dfa      	ldrb	r2, [r7, #23]
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	32ae      	adds	r2, #174	@ 0xae
 800cf3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf40:	695b      	ldr	r3, [r3, #20]
 800cf42:	7afa      	ldrb	r2, [r7, #11]
 800cf44:	4611      	mov	r1, r2
 800cf46:	68f8      	ldr	r0, [r7, #12]
 800cf48:	4798      	blx	r3
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800cf4e:	7dbb      	ldrb	r3, [r7, #22]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d001      	beq.n	800cf58 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800cf54:	7dbb      	ldrb	r3, [r7, #22]
 800cf56:	e000      	b.n	800cf5a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800cf58:	2300      	movs	r3, #0
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3718      	adds	r7, #24
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}

0800cf62 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cf62:	b580      	push	{r7, lr}
 800cf64:	b084      	sub	sp, #16
 800cf66:	af00      	add	r7, sp, #0
 800cf68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2201      	movs	r2, #1
 800cf72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	2200      	movs	r2, #0
 800cf7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	2200      	movs	r2, #0
 800cf82:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2200      	movs	r2, #0
 800cf88:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d014      	beq.n	800cfc8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d00e      	beq.n	800cfc8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cfb0:	685b      	ldr	r3, [r3, #4]
 800cfb2:	687a      	ldr	r2, [r7, #4]
 800cfb4:	6852      	ldr	r2, [r2, #4]
 800cfb6:	b2d2      	uxtb	r2, r2
 800cfb8:	4611      	mov	r1, r2
 800cfba:	6878      	ldr	r0, [r7, #4]
 800cfbc:	4798      	blx	r3
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d001      	beq.n	800cfc8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800cfc4:	2303      	movs	r3, #3
 800cfc6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cfc8:	2340      	movs	r3, #64	@ 0x40
 800cfca:	2200      	movs	r2, #0
 800cfcc:	2100      	movs	r1, #0
 800cfce:	6878      	ldr	r0, [r7, #4]
 800cfd0:	f001 fbdf 	bl	800e792 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2201      	movs	r2, #1
 800cfd8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2240      	movs	r2, #64	@ 0x40
 800cfe0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cfe4:	2340      	movs	r3, #64	@ 0x40
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	2180      	movs	r1, #128	@ 0x80
 800cfea:	6878      	ldr	r0, [r7, #4]
 800cfec:	f001 fbd1 	bl	800e792 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2201      	movs	r2, #1
 800cff4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	2240      	movs	r2, #64	@ 0x40
 800cffa:	621a      	str	r2, [r3, #32]

  return ret;
 800cffc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cffe:	4618      	mov	r0, r3
 800d000:	3710      	adds	r7, #16
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}

0800d006 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d006:	b480      	push	{r7}
 800d008:	b083      	sub	sp, #12
 800d00a:	af00      	add	r7, sp, #0
 800d00c:	6078      	str	r0, [r7, #4]
 800d00e:	460b      	mov	r3, r1
 800d010:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	78fa      	ldrb	r2, [r7, #3]
 800d016:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d018:	2300      	movs	r3, #0
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	370c      	adds	r7, #12
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr

0800d026 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d026:	b480      	push	{r7}
 800d028:	b083      	sub	sp, #12
 800d02a:	af00      	add	r7, sp, #0
 800d02c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d034:	b2db      	uxtb	r3, r3
 800d036:	2b04      	cmp	r3, #4
 800d038:	d006      	beq.n	800d048 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d040:	b2da      	uxtb	r2, r3
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2204      	movs	r2, #4
 800d04c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d050:	2300      	movs	r3, #0
}
 800d052:	4618      	mov	r0, r3
 800d054:	370c      	adds	r7, #12
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr

0800d05e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d05e:	b480      	push	{r7}
 800d060:	b083      	sub	sp, #12
 800d062:	af00      	add	r7, sp, #0
 800d064:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d06c:	b2db      	uxtb	r3, r3
 800d06e:	2b04      	cmp	r3, #4
 800d070:	d106      	bne.n	800d080 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d078:	b2da      	uxtb	r2, r3
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d080:	2300      	movs	r3, #0
}
 800d082:	4618      	mov	r0, r3
 800d084:	370c      	adds	r7, #12
 800d086:	46bd      	mov	sp, r7
 800d088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08c:	4770      	bx	lr

0800d08e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d08e:	b580      	push	{r7, lr}
 800d090:	b082      	sub	sp, #8
 800d092:	af00      	add	r7, sp, #0
 800d094:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d09c:	b2db      	uxtb	r3, r3
 800d09e:	2b03      	cmp	r3, #3
 800d0a0:	d110      	bne.n	800d0c4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d00b      	beq.n	800d0c4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0b2:	69db      	ldr	r3, [r3, #28]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d005      	beq.n	800d0c4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0be:	69db      	ldr	r3, [r3, #28]
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d0c4:	2300      	movs	r3, #0
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3708      	adds	r7, #8
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}

0800d0ce <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b082      	sub	sp, #8
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	6078      	str	r0, [r7, #4]
 800d0d6:	460b      	mov	r3, r1
 800d0d8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	32ae      	adds	r2, #174	@ 0xae
 800d0e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d101      	bne.n	800d0f0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d0ec:	2303      	movs	r3, #3
 800d0ee:	e01c      	b.n	800d12a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0f6:	b2db      	uxtb	r3, r3
 800d0f8:	2b03      	cmp	r3, #3
 800d0fa:	d115      	bne.n	800d128 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	32ae      	adds	r2, #174	@ 0xae
 800d106:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d10a:	6a1b      	ldr	r3, [r3, #32]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d00b      	beq.n	800d128 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	32ae      	adds	r2, #174	@ 0xae
 800d11a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d11e:	6a1b      	ldr	r3, [r3, #32]
 800d120:	78fa      	ldrb	r2, [r7, #3]
 800d122:	4611      	mov	r1, r2
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d128:	2300      	movs	r3, #0
}
 800d12a:	4618      	mov	r0, r3
 800d12c:	3708      	adds	r7, #8
 800d12e:	46bd      	mov	sp, r7
 800d130:	bd80      	pop	{r7, pc}

0800d132 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d132:	b580      	push	{r7, lr}
 800d134:	b082      	sub	sp, #8
 800d136:	af00      	add	r7, sp, #0
 800d138:	6078      	str	r0, [r7, #4]
 800d13a:	460b      	mov	r3, r1
 800d13c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	32ae      	adds	r2, #174	@ 0xae
 800d148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d101      	bne.n	800d154 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d150:	2303      	movs	r3, #3
 800d152:	e01c      	b.n	800d18e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d15a:	b2db      	uxtb	r3, r3
 800d15c:	2b03      	cmp	r3, #3
 800d15e:	d115      	bne.n	800d18c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	32ae      	adds	r2, #174	@ 0xae
 800d16a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d16e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d170:	2b00      	cmp	r3, #0
 800d172:	d00b      	beq.n	800d18c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	32ae      	adds	r2, #174	@ 0xae
 800d17e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d184:	78fa      	ldrb	r2, [r7, #3]
 800d186:	4611      	mov	r1, r2
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d18c:	2300      	movs	r3, #0
}
 800d18e:	4618      	mov	r0, r3
 800d190:	3708      	adds	r7, #8
 800d192:	46bd      	mov	sp, r7
 800d194:	bd80      	pop	{r7, pc}

0800d196 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d196:	b480      	push	{r7}
 800d198:	b083      	sub	sp, #12
 800d19a:	af00      	add	r7, sp, #0
 800d19c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d19e:	2300      	movs	r3, #0
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b084      	sub	sp, #16
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	2201      	movs	r2, #1
 800d1bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d00e      	beq.n	800d1e8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1d0:	685b      	ldr	r3, [r3, #4]
 800d1d2:	687a      	ldr	r2, [r7, #4]
 800d1d4:	6852      	ldr	r2, [r2, #4]
 800d1d6:	b2d2      	uxtb	r2, r2
 800d1d8:	4611      	mov	r1, r2
 800d1da:	6878      	ldr	r0, [r7, #4]
 800d1dc:	4798      	blx	r3
 800d1de:	4603      	mov	r3, r0
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d001      	beq.n	800d1e8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d1e4:	2303      	movs	r3, #3
 800d1e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3710      	adds	r7, #16
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	bd80      	pop	{r7, pc}

0800d1f2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d1f2:	b480      	push	{r7}
 800d1f4:	b083      	sub	sp, #12
 800d1f6:	af00      	add	r7, sp, #0
 800d1f8:	6078      	str	r0, [r7, #4]
 800d1fa:	460b      	mov	r3, r1
 800d1fc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d1fe:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d200:	4618      	mov	r0, r3
 800d202:	370c      	adds	r7, #12
 800d204:	46bd      	mov	sp, r7
 800d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20a:	4770      	bx	lr

0800d20c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d20c:	b480      	push	{r7}
 800d20e:	b083      	sub	sp, #12
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
 800d214:	460b      	mov	r3, r1
 800d216:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d218:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d21a:	4618      	mov	r0, r3
 800d21c:	370c      	adds	r7, #12
 800d21e:	46bd      	mov	sp, r7
 800d220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d224:	4770      	bx	lr

0800d226 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d226:	b580      	push	{r7, lr}
 800d228:	b086      	sub	sp, #24
 800d22a:	af00      	add	r7, sp, #0
 800d22c:	6078      	str	r0, [r7, #4]
 800d22e:	460b      	mov	r3, r1
 800d230:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d23a:	2300      	movs	r3, #0
 800d23c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	885b      	ldrh	r3, [r3, #2]
 800d242:	b29b      	uxth	r3, r3
 800d244:	68fa      	ldr	r2, [r7, #12]
 800d246:	7812      	ldrb	r2, [r2, #0]
 800d248:	4293      	cmp	r3, r2
 800d24a:	d91f      	bls.n	800d28c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	781b      	ldrb	r3, [r3, #0]
 800d250:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d252:	e013      	b.n	800d27c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d254:	f107 030a 	add.w	r3, r7, #10
 800d258:	4619      	mov	r1, r3
 800d25a:	6978      	ldr	r0, [r7, #20]
 800d25c:	f000 f81b 	bl	800d296 <USBD_GetNextDesc>
 800d260:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	785b      	ldrb	r3, [r3, #1]
 800d266:	2b05      	cmp	r3, #5
 800d268:	d108      	bne.n	800d27c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d26a:	697b      	ldr	r3, [r7, #20]
 800d26c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	789b      	ldrb	r3, [r3, #2]
 800d272:	78fa      	ldrb	r2, [r7, #3]
 800d274:	429a      	cmp	r2, r3
 800d276:	d008      	beq.n	800d28a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d278:	2300      	movs	r3, #0
 800d27a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	885b      	ldrh	r3, [r3, #2]
 800d280:	b29a      	uxth	r2, r3
 800d282:	897b      	ldrh	r3, [r7, #10]
 800d284:	429a      	cmp	r2, r3
 800d286:	d8e5      	bhi.n	800d254 <USBD_GetEpDesc+0x2e>
 800d288:	e000      	b.n	800d28c <USBD_GetEpDesc+0x66>
          break;
 800d28a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d28c:	693b      	ldr	r3, [r7, #16]
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3718      	adds	r7, #24
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}

0800d296 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d296:	b480      	push	{r7}
 800d298:	b085      	sub	sp, #20
 800d29a:	af00      	add	r7, sp, #0
 800d29c:	6078      	str	r0, [r7, #4]
 800d29e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d2a4:	683b      	ldr	r3, [r7, #0]
 800d2a6:	881b      	ldrh	r3, [r3, #0]
 800d2a8:	68fa      	ldr	r2, [r7, #12]
 800d2aa:	7812      	ldrb	r2, [r2, #0]
 800d2ac:	4413      	add	r3, r2
 800d2ae:	b29a      	uxth	r2, r3
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	781b      	ldrb	r3, [r3, #0]
 800d2b8:	461a      	mov	r2, r3
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	4413      	add	r3, r2
 800d2be:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d2c0:	68fb      	ldr	r3, [r7, #12]
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3714      	adds	r7, #20
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2cc:	4770      	bx	lr

0800d2ce <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d2ce:	b480      	push	{r7}
 800d2d0:	b087      	sub	sp, #28
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d2da:	697b      	ldr	r3, [r7, #20]
 800d2dc:	781b      	ldrb	r3, [r3, #0]
 800d2de:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d2e0:	697b      	ldr	r3, [r7, #20]
 800d2e2:	3301      	adds	r3, #1
 800d2e4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	781b      	ldrb	r3, [r3, #0]
 800d2ea:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d2ec:	8a3b      	ldrh	r3, [r7, #16]
 800d2ee:	021b      	lsls	r3, r3, #8
 800d2f0:	b21a      	sxth	r2, r3
 800d2f2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d2f6:	4313      	orrs	r3, r2
 800d2f8:	b21b      	sxth	r3, r3
 800d2fa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d2fc:	89fb      	ldrh	r3, [r7, #14]
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	371c      	adds	r7, #28
 800d302:	46bd      	mov	sp, r7
 800d304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d308:	4770      	bx	lr
	...

0800d30c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b084      	sub	sp, #16
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
 800d314:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d316:	2300      	movs	r3, #0
 800d318:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	781b      	ldrb	r3, [r3, #0]
 800d31e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d322:	2b40      	cmp	r3, #64	@ 0x40
 800d324:	d005      	beq.n	800d332 <USBD_StdDevReq+0x26>
 800d326:	2b40      	cmp	r3, #64	@ 0x40
 800d328:	d857      	bhi.n	800d3da <USBD_StdDevReq+0xce>
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00f      	beq.n	800d34e <USBD_StdDevReq+0x42>
 800d32e:	2b20      	cmp	r3, #32
 800d330:	d153      	bne.n	800d3da <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	32ae      	adds	r2, #174	@ 0xae
 800d33c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d340:	689b      	ldr	r3, [r3, #8]
 800d342:	6839      	ldr	r1, [r7, #0]
 800d344:	6878      	ldr	r0, [r7, #4]
 800d346:	4798      	blx	r3
 800d348:	4603      	mov	r3, r0
 800d34a:	73fb      	strb	r3, [r7, #15]
      break;
 800d34c:	e04a      	b.n	800d3e4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	785b      	ldrb	r3, [r3, #1]
 800d352:	2b09      	cmp	r3, #9
 800d354:	d83b      	bhi.n	800d3ce <USBD_StdDevReq+0xc2>
 800d356:	a201      	add	r2, pc, #4	@ (adr r2, 800d35c <USBD_StdDevReq+0x50>)
 800d358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d35c:	0800d3b1 	.word	0x0800d3b1
 800d360:	0800d3c5 	.word	0x0800d3c5
 800d364:	0800d3cf 	.word	0x0800d3cf
 800d368:	0800d3bb 	.word	0x0800d3bb
 800d36c:	0800d3cf 	.word	0x0800d3cf
 800d370:	0800d38f 	.word	0x0800d38f
 800d374:	0800d385 	.word	0x0800d385
 800d378:	0800d3cf 	.word	0x0800d3cf
 800d37c:	0800d3a7 	.word	0x0800d3a7
 800d380:	0800d399 	.word	0x0800d399
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d384:	6839      	ldr	r1, [r7, #0]
 800d386:	6878      	ldr	r0, [r7, #4]
 800d388:	f000 fa3c 	bl	800d804 <USBD_GetDescriptor>
          break;
 800d38c:	e024      	b.n	800d3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d38e:	6839      	ldr	r1, [r7, #0]
 800d390:	6878      	ldr	r0, [r7, #4]
 800d392:	f000 fba1 	bl	800dad8 <USBD_SetAddress>
          break;
 800d396:	e01f      	b.n	800d3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d398:	6839      	ldr	r1, [r7, #0]
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f000 fbe0 	bl	800db60 <USBD_SetConfig>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	73fb      	strb	r3, [r7, #15]
          break;
 800d3a4:	e018      	b.n	800d3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d3a6:	6839      	ldr	r1, [r7, #0]
 800d3a8:	6878      	ldr	r0, [r7, #4]
 800d3aa:	f000 fc83 	bl	800dcb4 <USBD_GetConfig>
          break;
 800d3ae:	e013      	b.n	800d3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d3b0:	6839      	ldr	r1, [r7, #0]
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f000 fcb4 	bl	800dd20 <USBD_GetStatus>
          break;
 800d3b8:	e00e      	b.n	800d3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d3ba:	6839      	ldr	r1, [r7, #0]
 800d3bc:	6878      	ldr	r0, [r7, #4]
 800d3be:	f000 fce3 	bl	800dd88 <USBD_SetFeature>
          break;
 800d3c2:	e009      	b.n	800d3d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d3c4:	6839      	ldr	r1, [r7, #0]
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f000 fd07 	bl	800ddda <USBD_ClrFeature>
          break;
 800d3cc:	e004      	b.n	800d3d8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d3ce:	6839      	ldr	r1, [r7, #0]
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f000 fd5e 	bl	800de92 <USBD_CtlError>
          break;
 800d3d6:	bf00      	nop
      }
      break;
 800d3d8:	e004      	b.n	800d3e4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d3da:	6839      	ldr	r1, [r7, #0]
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f000 fd58 	bl	800de92 <USBD_CtlError>
      break;
 800d3e2:	bf00      	nop
  }

  return ret;
 800d3e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	3710      	adds	r7, #16
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd80      	pop	{r7, pc}
 800d3ee:	bf00      	nop

0800d3f0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b084      	sub	sp, #16
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d406:	2b40      	cmp	r3, #64	@ 0x40
 800d408:	d005      	beq.n	800d416 <USBD_StdItfReq+0x26>
 800d40a:	2b40      	cmp	r3, #64	@ 0x40
 800d40c:	d852      	bhi.n	800d4b4 <USBD_StdItfReq+0xc4>
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d001      	beq.n	800d416 <USBD_StdItfReq+0x26>
 800d412:	2b20      	cmp	r3, #32
 800d414:	d14e      	bne.n	800d4b4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d41c:	b2db      	uxtb	r3, r3
 800d41e:	3b01      	subs	r3, #1
 800d420:	2b02      	cmp	r3, #2
 800d422:	d840      	bhi.n	800d4a6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d424:	683b      	ldr	r3, [r7, #0]
 800d426:	889b      	ldrh	r3, [r3, #4]
 800d428:	b2db      	uxtb	r3, r3
 800d42a:	2b01      	cmp	r3, #1
 800d42c:	d836      	bhi.n	800d49c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	889b      	ldrh	r3, [r3, #4]
 800d432:	b2db      	uxtb	r3, r3
 800d434:	4619      	mov	r1, r3
 800d436:	6878      	ldr	r0, [r7, #4]
 800d438:	f7ff fedb 	bl	800d1f2 <USBD_CoreFindIF>
 800d43c:	4603      	mov	r3, r0
 800d43e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d440:	7bbb      	ldrb	r3, [r7, #14]
 800d442:	2bff      	cmp	r3, #255	@ 0xff
 800d444:	d01d      	beq.n	800d482 <USBD_StdItfReq+0x92>
 800d446:	7bbb      	ldrb	r3, [r7, #14]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d11a      	bne.n	800d482 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d44c:	7bba      	ldrb	r2, [r7, #14]
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	32ae      	adds	r2, #174	@ 0xae
 800d452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d00f      	beq.n	800d47c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d45c:	7bba      	ldrb	r2, [r7, #14]
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d464:	7bba      	ldrb	r2, [r7, #14]
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	32ae      	adds	r2, #174	@ 0xae
 800d46a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d46e:	689b      	ldr	r3, [r3, #8]
 800d470:	6839      	ldr	r1, [r7, #0]
 800d472:	6878      	ldr	r0, [r7, #4]
 800d474:	4798      	blx	r3
 800d476:	4603      	mov	r3, r0
 800d478:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d47a:	e004      	b.n	800d486 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d47c:	2303      	movs	r3, #3
 800d47e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d480:	e001      	b.n	800d486 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d482:	2303      	movs	r3, #3
 800d484:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	88db      	ldrh	r3, [r3, #6]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d110      	bne.n	800d4b0 <USBD_StdItfReq+0xc0>
 800d48e:	7bfb      	ldrb	r3, [r7, #15]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d10d      	bne.n	800d4b0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d494:	6878      	ldr	r0, [r7, #4]
 800d496:	f000 fdd3 	bl	800e040 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d49a:	e009      	b.n	800d4b0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d49c:	6839      	ldr	r1, [r7, #0]
 800d49e:	6878      	ldr	r0, [r7, #4]
 800d4a0:	f000 fcf7 	bl	800de92 <USBD_CtlError>
          break;
 800d4a4:	e004      	b.n	800d4b0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d4a6:	6839      	ldr	r1, [r7, #0]
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f000 fcf2 	bl	800de92 <USBD_CtlError>
          break;
 800d4ae:	e000      	b.n	800d4b2 <USBD_StdItfReq+0xc2>
          break;
 800d4b0:	bf00      	nop
      }
      break;
 800d4b2:	e004      	b.n	800d4be <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d4b4:	6839      	ldr	r1, [r7, #0]
 800d4b6:	6878      	ldr	r0, [r7, #4]
 800d4b8:	f000 fceb 	bl	800de92 <USBD_CtlError>
      break;
 800d4bc:	bf00      	nop
  }

  return ret;
 800d4be:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	3710      	adds	r7, #16
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bd80      	pop	{r7, pc}

0800d4c8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b084      	sub	sp, #16
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
 800d4d0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	889b      	ldrh	r3, [r3, #4]
 800d4da:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	781b      	ldrb	r3, [r3, #0]
 800d4e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d4e4:	2b40      	cmp	r3, #64	@ 0x40
 800d4e6:	d007      	beq.n	800d4f8 <USBD_StdEPReq+0x30>
 800d4e8:	2b40      	cmp	r3, #64	@ 0x40
 800d4ea:	f200 817f 	bhi.w	800d7ec <USBD_StdEPReq+0x324>
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d02a      	beq.n	800d548 <USBD_StdEPReq+0x80>
 800d4f2:	2b20      	cmp	r3, #32
 800d4f4:	f040 817a 	bne.w	800d7ec <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d4f8:	7bbb      	ldrb	r3, [r7, #14]
 800d4fa:	4619      	mov	r1, r3
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f7ff fe85 	bl	800d20c <USBD_CoreFindEP>
 800d502:	4603      	mov	r3, r0
 800d504:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d506:	7b7b      	ldrb	r3, [r7, #13]
 800d508:	2bff      	cmp	r3, #255	@ 0xff
 800d50a:	f000 8174 	beq.w	800d7f6 <USBD_StdEPReq+0x32e>
 800d50e:	7b7b      	ldrb	r3, [r7, #13]
 800d510:	2b00      	cmp	r3, #0
 800d512:	f040 8170 	bne.w	800d7f6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800d516:	7b7a      	ldrb	r2, [r7, #13]
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d51e:	7b7a      	ldrb	r2, [r7, #13]
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	32ae      	adds	r2, #174	@ 0xae
 800d524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d528:	689b      	ldr	r3, [r3, #8]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	f000 8163 	beq.w	800d7f6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d530:	7b7a      	ldrb	r2, [r7, #13]
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	32ae      	adds	r2, #174	@ 0xae
 800d536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d53a:	689b      	ldr	r3, [r3, #8]
 800d53c:	6839      	ldr	r1, [r7, #0]
 800d53e:	6878      	ldr	r0, [r7, #4]
 800d540:	4798      	blx	r3
 800d542:	4603      	mov	r3, r0
 800d544:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d546:	e156      	b.n	800d7f6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	785b      	ldrb	r3, [r3, #1]
 800d54c:	2b03      	cmp	r3, #3
 800d54e:	d008      	beq.n	800d562 <USBD_StdEPReq+0x9a>
 800d550:	2b03      	cmp	r3, #3
 800d552:	f300 8145 	bgt.w	800d7e0 <USBD_StdEPReq+0x318>
 800d556:	2b00      	cmp	r3, #0
 800d558:	f000 809b 	beq.w	800d692 <USBD_StdEPReq+0x1ca>
 800d55c:	2b01      	cmp	r3, #1
 800d55e:	d03c      	beq.n	800d5da <USBD_StdEPReq+0x112>
 800d560:	e13e      	b.n	800d7e0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d568:	b2db      	uxtb	r3, r3
 800d56a:	2b02      	cmp	r3, #2
 800d56c:	d002      	beq.n	800d574 <USBD_StdEPReq+0xac>
 800d56e:	2b03      	cmp	r3, #3
 800d570:	d016      	beq.n	800d5a0 <USBD_StdEPReq+0xd8>
 800d572:	e02c      	b.n	800d5ce <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d574:	7bbb      	ldrb	r3, [r7, #14]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d00d      	beq.n	800d596 <USBD_StdEPReq+0xce>
 800d57a:	7bbb      	ldrb	r3, [r7, #14]
 800d57c:	2b80      	cmp	r3, #128	@ 0x80
 800d57e:	d00a      	beq.n	800d596 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d580:	7bbb      	ldrb	r3, [r7, #14]
 800d582:	4619      	mov	r1, r3
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f001 f949 	bl	800e81c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d58a:	2180      	movs	r1, #128	@ 0x80
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f001 f945 	bl	800e81c <USBD_LL_StallEP>
 800d592:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d594:	e020      	b.n	800d5d8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d596:	6839      	ldr	r1, [r7, #0]
 800d598:	6878      	ldr	r0, [r7, #4]
 800d59a:	f000 fc7a 	bl	800de92 <USBD_CtlError>
              break;
 800d59e:	e01b      	b.n	800d5d8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	885b      	ldrh	r3, [r3, #2]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d10e      	bne.n	800d5c6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d5a8:	7bbb      	ldrb	r3, [r7, #14]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d00b      	beq.n	800d5c6 <USBD_StdEPReq+0xfe>
 800d5ae:	7bbb      	ldrb	r3, [r7, #14]
 800d5b0:	2b80      	cmp	r3, #128	@ 0x80
 800d5b2:	d008      	beq.n	800d5c6 <USBD_StdEPReq+0xfe>
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	88db      	ldrh	r3, [r3, #6]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d104      	bne.n	800d5c6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d5bc:	7bbb      	ldrb	r3, [r7, #14]
 800d5be:	4619      	mov	r1, r3
 800d5c0:	6878      	ldr	r0, [r7, #4]
 800d5c2:	f001 f92b 	bl	800e81c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	f000 fd3a 	bl	800e040 <USBD_CtlSendStatus>

              break;
 800d5cc:	e004      	b.n	800d5d8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d5ce:	6839      	ldr	r1, [r7, #0]
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 fc5e 	bl	800de92 <USBD_CtlError>
              break;
 800d5d6:	bf00      	nop
          }
          break;
 800d5d8:	e107      	b.n	800d7ea <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5e0:	b2db      	uxtb	r3, r3
 800d5e2:	2b02      	cmp	r3, #2
 800d5e4:	d002      	beq.n	800d5ec <USBD_StdEPReq+0x124>
 800d5e6:	2b03      	cmp	r3, #3
 800d5e8:	d016      	beq.n	800d618 <USBD_StdEPReq+0x150>
 800d5ea:	e04b      	b.n	800d684 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d5ec:	7bbb      	ldrb	r3, [r7, #14]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d00d      	beq.n	800d60e <USBD_StdEPReq+0x146>
 800d5f2:	7bbb      	ldrb	r3, [r7, #14]
 800d5f4:	2b80      	cmp	r3, #128	@ 0x80
 800d5f6:	d00a      	beq.n	800d60e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d5f8:	7bbb      	ldrb	r3, [r7, #14]
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f001 f90d 	bl	800e81c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d602:	2180      	movs	r1, #128	@ 0x80
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f001 f909 	bl	800e81c <USBD_LL_StallEP>
 800d60a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d60c:	e040      	b.n	800d690 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d60e:	6839      	ldr	r1, [r7, #0]
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f000 fc3e 	bl	800de92 <USBD_CtlError>
              break;
 800d616:	e03b      	b.n	800d690 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	885b      	ldrh	r3, [r3, #2]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d136      	bne.n	800d68e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d620:	7bbb      	ldrb	r3, [r7, #14]
 800d622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d626:	2b00      	cmp	r3, #0
 800d628:	d004      	beq.n	800d634 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d62a:	7bbb      	ldrb	r3, [r7, #14]
 800d62c:	4619      	mov	r1, r3
 800d62e:	6878      	ldr	r0, [r7, #4]
 800d630:	f001 f913 	bl	800e85a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d634:	6878      	ldr	r0, [r7, #4]
 800d636:	f000 fd03 	bl	800e040 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d63a:	7bbb      	ldrb	r3, [r7, #14]
 800d63c:	4619      	mov	r1, r3
 800d63e:	6878      	ldr	r0, [r7, #4]
 800d640:	f7ff fde4 	bl	800d20c <USBD_CoreFindEP>
 800d644:	4603      	mov	r3, r0
 800d646:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d648:	7b7b      	ldrb	r3, [r7, #13]
 800d64a:	2bff      	cmp	r3, #255	@ 0xff
 800d64c:	d01f      	beq.n	800d68e <USBD_StdEPReq+0x1c6>
 800d64e:	7b7b      	ldrb	r3, [r7, #13]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d11c      	bne.n	800d68e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d654:	7b7a      	ldrb	r2, [r7, #13]
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d65c:	7b7a      	ldrb	r2, [r7, #13]
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	32ae      	adds	r2, #174	@ 0xae
 800d662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d666:	689b      	ldr	r3, [r3, #8]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d010      	beq.n	800d68e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d66c:	7b7a      	ldrb	r2, [r7, #13]
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	32ae      	adds	r2, #174	@ 0xae
 800d672:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d676:	689b      	ldr	r3, [r3, #8]
 800d678:	6839      	ldr	r1, [r7, #0]
 800d67a:	6878      	ldr	r0, [r7, #4]
 800d67c:	4798      	blx	r3
 800d67e:	4603      	mov	r3, r0
 800d680:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d682:	e004      	b.n	800d68e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d684:	6839      	ldr	r1, [r7, #0]
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f000 fc03 	bl	800de92 <USBD_CtlError>
              break;
 800d68c:	e000      	b.n	800d690 <USBD_StdEPReq+0x1c8>
              break;
 800d68e:	bf00      	nop
          }
          break;
 800d690:	e0ab      	b.n	800d7ea <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d698:	b2db      	uxtb	r3, r3
 800d69a:	2b02      	cmp	r3, #2
 800d69c:	d002      	beq.n	800d6a4 <USBD_StdEPReq+0x1dc>
 800d69e:	2b03      	cmp	r3, #3
 800d6a0:	d032      	beq.n	800d708 <USBD_StdEPReq+0x240>
 800d6a2:	e097      	b.n	800d7d4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d6a4:	7bbb      	ldrb	r3, [r7, #14]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d007      	beq.n	800d6ba <USBD_StdEPReq+0x1f2>
 800d6aa:	7bbb      	ldrb	r3, [r7, #14]
 800d6ac:	2b80      	cmp	r3, #128	@ 0x80
 800d6ae:	d004      	beq.n	800d6ba <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d6b0:	6839      	ldr	r1, [r7, #0]
 800d6b2:	6878      	ldr	r0, [r7, #4]
 800d6b4:	f000 fbed 	bl	800de92 <USBD_CtlError>
                break;
 800d6b8:	e091      	b.n	800d7de <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	da0b      	bge.n	800d6da <USBD_StdEPReq+0x212>
 800d6c2:	7bbb      	ldrb	r3, [r7, #14]
 800d6c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d6c8:	4613      	mov	r3, r2
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	4413      	add	r3, r2
 800d6ce:	009b      	lsls	r3, r3, #2
 800d6d0:	3310      	adds	r3, #16
 800d6d2:	687a      	ldr	r2, [r7, #4]
 800d6d4:	4413      	add	r3, r2
 800d6d6:	3304      	adds	r3, #4
 800d6d8:	e00b      	b.n	800d6f2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d6da:	7bbb      	ldrb	r3, [r7, #14]
 800d6dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d6e0:	4613      	mov	r3, r2
 800d6e2:	009b      	lsls	r3, r3, #2
 800d6e4:	4413      	add	r3, r2
 800d6e6:	009b      	lsls	r3, r3, #2
 800d6e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d6ec:	687a      	ldr	r2, [r7, #4]
 800d6ee:	4413      	add	r3, r2
 800d6f0:	3304      	adds	r3, #4
 800d6f2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d6f4:	68bb      	ldr	r3, [r7, #8]
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	2202      	movs	r2, #2
 800d6fe:	4619      	mov	r1, r3
 800d700:	6878      	ldr	r0, [r7, #4]
 800d702:	f000 fc43 	bl	800df8c <USBD_CtlSendData>
              break;
 800d706:	e06a      	b.n	800d7de <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d708:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	da11      	bge.n	800d734 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d710:	7bbb      	ldrb	r3, [r7, #14]
 800d712:	f003 020f 	and.w	r2, r3, #15
 800d716:	6879      	ldr	r1, [r7, #4]
 800d718:	4613      	mov	r3, r2
 800d71a:	009b      	lsls	r3, r3, #2
 800d71c:	4413      	add	r3, r2
 800d71e:	009b      	lsls	r3, r3, #2
 800d720:	440b      	add	r3, r1
 800d722:	3324      	adds	r3, #36	@ 0x24
 800d724:	881b      	ldrh	r3, [r3, #0]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d117      	bne.n	800d75a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d72a:	6839      	ldr	r1, [r7, #0]
 800d72c:	6878      	ldr	r0, [r7, #4]
 800d72e:	f000 fbb0 	bl	800de92 <USBD_CtlError>
                  break;
 800d732:	e054      	b.n	800d7de <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d734:	7bbb      	ldrb	r3, [r7, #14]
 800d736:	f003 020f 	and.w	r2, r3, #15
 800d73a:	6879      	ldr	r1, [r7, #4]
 800d73c:	4613      	mov	r3, r2
 800d73e:	009b      	lsls	r3, r3, #2
 800d740:	4413      	add	r3, r2
 800d742:	009b      	lsls	r3, r3, #2
 800d744:	440b      	add	r3, r1
 800d746:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d74a:	881b      	ldrh	r3, [r3, #0]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d104      	bne.n	800d75a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d750:	6839      	ldr	r1, [r7, #0]
 800d752:	6878      	ldr	r0, [r7, #4]
 800d754:	f000 fb9d 	bl	800de92 <USBD_CtlError>
                  break;
 800d758:	e041      	b.n	800d7de <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d75a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	da0b      	bge.n	800d77a <USBD_StdEPReq+0x2b2>
 800d762:	7bbb      	ldrb	r3, [r7, #14]
 800d764:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d768:	4613      	mov	r3, r2
 800d76a:	009b      	lsls	r3, r3, #2
 800d76c:	4413      	add	r3, r2
 800d76e:	009b      	lsls	r3, r3, #2
 800d770:	3310      	adds	r3, #16
 800d772:	687a      	ldr	r2, [r7, #4]
 800d774:	4413      	add	r3, r2
 800d776:	3304      	adds	r3, #4
 800d778:	e00b      	b.n	800d792 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d77a:	7bbb      	ldrb	r3, [r7, #14]
 800d77c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d780:	4613      	mov	r3, r2
 800d782:	009b      	lsls	r3, r3, #2
 800d784:	4413      	add	r3, r2
 800d786:	009b      	lsls	r3, r3, #2
 800d788:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d78c:	687a      	ldr	r2, [r7, #4]
 800d78e:	4413      	add	r3, r2
 800d790:	3304      	adds	r3, #4
 800d792:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d794:	7bbb      	ldrb	r3, [r7, #14]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d002      	beq.n	800d7a0 <USBD_StdEPReq+0x2d8>
 800d79a:	7bbb      	ldrb	r3, [r7, #14]
 800d79c:	2b80      	cmp	r3, #128	@ 0x80
 800d79e:	d103      	bne.n	800d7a8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	601a      	str	r2, [r3, #0]
 800d7a6:	e00e      	b.n	800d7c6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d7a8:	7bbb      	ldrb	r3, [r7, #14]
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f001 f873 	bl	800e898 <USBD_LL_IsStallEP>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d003      	beq.n	800d7c0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d7b8:	68bb      	ldr	r3, [r7, #8]
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	601a      	str	r2, [r3, #0]
 800d7be:	e002      	b.n	800d7c6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	2202      	movs	r2, #2
 800d7ca:	4619      	mov	r1, r3
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 fbdd 	bl	800df8c <USBD_CtlSendData>
              break;
 800d7d2:	e004      	b.n	800d7de <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d7d4:	6839      	ldr	r1, [r7, #0]
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 fb5b 	bl	800de92 <USBD_CtlError>
              break;
 800d7dc:	bf00      	nop
          }
          break;
 800d7de:	e004      	b.n	800d7ea <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d7e0:	6839      	ldr	r1, [r7, #0]
 800d7e2:	6878      	ldr	r0, [r7, #4]
 800d7e4:	f000 fb55 	bl	800de92 <USBD_CtlError>
          break;
 800d7e8:	bf00      	nop
      }
      break;
 800d7ea:	e005      	b.n	800d7f8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d7ec:	6839      	ldr	r1, [r7, #0]
 800d7ee:	6878      	ldr	r0, [r7, #4]
 800d7f0:	f000 fb4f 	bl	800de92 <USBD_CtlError>
      break;
 800d7f4:	e000      	b.n	800d7f8 <USBD_StdEPReq+0x330>
      break;
 800d7f6:	bf00      	nop
  }

  return ret;
 800d7f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3710      	adds	r7, #16
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
	...

0800d804 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d804:	b580      	push	{r7, lr}
 800d806:	b084      	sub	sp, #16
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d80e:	2300      	movs	r3, #0
 800d810:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d812:	2300      	movs	r3, #0
 800d814:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d816:	2300      	movs	r3, #0
 800d818:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	885b      	ldrh	r3, [r3, #2]
 800d81e:	0a1b      	lsrs	r3, r3, #8
 800d820:	b29b      	uxth	r3, r3
 800d822:	3b01      	subs	r3, #1
 800d824:	2b06      	cmp	r3, #6
 800d826:	f200 8128 	bhi.w	800da7a <USBD_GetDescriptor+0x276>
 800d82a:	a201      	add	r2, pc, #4	@ (adr r2, 800d830 <USBD_GetDescriptor+0x2c>)
 800d82c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d830:	0800d84d 	.word	0x0800d84d
 800d834:	0800d865 	.word	0x0800d865
 800d838:	0800d8a5 	.word	0x0800d8a5
 800d83c:	0800da7b 	.word	0x0800da7b
 800d840:	0800da7b 	.word	0x0800da7b
 800d844:	0800da1b 	.word	0x0800da1b
 800d848:	0800da47 	.word	0x0800da47
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	687a      	ldr	r2, [r7, #4]
 800d856:	7c12      	ldrb	r2, [r2, #16]
 800d858:	f107 0108 	add.w	r1, r7, #8
 800d85c:	4610      	mov	r0, r2
 800d85e:	4798      	blx	r3
 800d860:	60f8      	str	r0, [r7, #12]
      break;
 800d862:	e112      	b.n	800da8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	7c1b      	ldrb	r3, [r3, #16]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d10d      	bne.n	800d888 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d874:	f107 0208 	add.w	r2, r7, #8
 800d878:	4610      	mov	r0, r2
 800d87a:	4798      	blx	r3
 800d87c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	3301      	adds	r3, #1
 800d882:	2202      	movs	r2, #2
 800d884:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d886:	e100      	b.n	800da8a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d88e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d890:	f107 0208 	add.w	r2, r7, #8
 800d894:	4610      	mov	r0, r2
 800d896:	4798      	blx	r3
 800d898:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	3301      	adds	r3, #1
 800d89e:	2202      	movs	r2, #2
 800d8a0:	701a      	strb	r2, [r3, #0]
      break;
 800d8a2:	e0f2      	b.n	800da8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d8a4:	683b      	ldr	r3, [r7, #0]
 800d8a6:	885b      	ldrh	r3, [r3, #2]
 800d8a8:	b2db      	uxtb	r3, r3
 800d8aa:	2b05      	cmp	r3, #5
 800d8ac:	f200 80ac 	bhi.w	800da08 <USBD_GetDescriptor+0x204>
 800d8b0:	a201      	add	r2, pc, #4	@ (adr r2, 800d8b8 <USBD_GetDescriptor+0xb4>)
 800d8b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8b6:	bf00      	nop
 800d8b8:	0800d8d1 	.word	0x0800d8d1
 800d8bc:	0800d905 	.word	0x0800d905
 800d8c0:	0800d939 	.word	0x0800d939
 800d8c4:	0800d96d 	.word	0x0800d96d
 800d8c8:	0800d9a1 	.word	0x0800d9a1
 800d8cc:	0800d9d5 	.word	0x0800d9d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8d6:	685b      	ldr	r3, [r3, #4]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d00b      	beq.n	800d8f4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d8e2:	685b      	ldr	r3, [r3, #4]
 800d8e4:	687a      	ldr	r2, [r7, #4]
 800d8e6:	7c12      	ldrb	r2, [r2, #16]
 800d8e8:	f107 0108 	add.w	r1, r7, #8
 800d8ec:	4610      	mov	r0, r2
 800d8ee:	4798      	blx	r3
 800d8f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d8f2:	e091      	b.n	800da18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d8f4:	6839      	ldr	r1, [r7, #0]
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	f000 facb 	bl	800de92 <USBD_CtlError>
            err++;
 800d8fc:	7afb      	ldrb	r3, [r7, #11]
 800d8fe:	3301      	adds	r3, #1
 800d900:	72fb      	strb	r3, [r7, #11]
          break;
 800d902:	e089      	b.n	800da18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d90a:	689b      	ldr	r3, [r3, #8]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d00b      	beq.n	800d928 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d916:	689b      	ldr	r3, [r3, #8]
 800d918:	687a      	ldr	r2, [r7, #4]
 800d91a:	7c12      	ldrb	r2, [r2, #16]
 800d91c:	f107 0108 	add.w	r1, r7, #8
 800d920:	4610      	mov	r0, r2
 800d922:	4798      	blx	r3
 800d924:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d926:	e077      	b.n	800da18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d928:	6839      	ldr	r1, [r7, #0]
 800d92a:	6878      	ldr	r0, [r7, #4]
 800d92c:	f000 fab1 	bl	800de92 <USBD_CtlError>
            err++;
 800d930:	7afb      	ldrb	r3, [r7, #11]
 800d932:	3301      	adds	r3, #1
 800d934:	72fb      	strb	r3, [r7, #11]
          break;
 800d936:	e06f      	b.n	800da18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d93e:	68db      	ldr	r3, [r3, #12]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d00b      	beq.n	800d95c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d94a:	68db      	ldr	r3, [r3, #12]
 800d94c:	687a      	ldr	r2, [r7, #4]
 800d94e:	7c12      	ldrb	r2, [r2, #16]
 800d950:	f107 0108 	add.w	r1, r7, #8
 800d954:	4610      	mov	r0, r2
 800d956:	4798      	blx	r3
 800d958:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d95a:	e05d      	b.n	800da18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d95c:	6839      	ldr	r1, [r7, #0]
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f000 fa97 	bl	800de92 <USBD_CtlError>
            err++;
 800d964:	7afb      	ldrb	r3, [r7, #11]
 800d966:	3301      	adds	r3, #1
 800d968:	72fb      	strb	r3, [r7, #11]
          break;
 800d96a:	e055      	b.n	800da18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d972:	691b      	ldr	r3, [r3, #16]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d00b      	beq.n	800d990 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	687a      	ldr	r2, [r7, #4]
 800d982:	7c12      	ldrb	r2, [r2, #16]
 800d984:	f107 0108 	add.w	r1, r7, #8
 800d988:	4610      	mov	r0, r2
 800d98a:	4798      	blx	r3
 800d98c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d98e:	e043      	b.n	800da18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d990:	6839      	ldr	r1, [r7, #0]
 800d992:	6878      	ldr	r0, [r7, #4]
 800d994:	f000 fa7d 	bl	800de92 <USBD_CtlError>
            err++;
 800d998:	7afb      	ldrb	r3, [r7, #11]
 800d99a:	3301      	adds	r3, #1
 800d99c:	72fb      	strb	r3, [r7, #11]
          break;
 800d99e:	e03b      	b.n	800da18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9a6:	695b      	ldr	r3, [r3, #20]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d00b      	beq.n	800d9c4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9b2:	695b      	ldr	r3, [r3, #20]
 800d9b4:	687a      	ldr	r2, [r7, #4]
 800d9b6:	7c12      	ldrb	r2, [r2, #16]
 800d9b8:	f107 0108 	add.w	r1, r7, #8
 800d9bc:	4610      	mov	r0, r2
 800d9be:	4798      	blx	r3
 800d9c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9c2:	e029      	b.n	800da18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d9c4:	6839      	ldr	r1, [r7, #0]
 800d9c6:	6878      	ldr	r0, [r7, #4]
 800d9c8:	f000 fa63 	bl	800de92 <USBD_CtlError>
            err++;
 800d9cc:	7afb      	ldrb	r3, [r7, #11]
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	72fb      	strb	r3, [r7, #11]
          break;
 800d9d2:	e021      	b.n	800da18 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9da:	699b      	ldr	r3, [r3, #24]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d00b      	beq.n	800d9f8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9e6:	699b      	ldr	r3, [r3, #24]
 800d9e8:	687a      	ldr	r2, [r7, #4]
 800d9ea:	7c12      	ldrb	r2, [r2, #16]
 800d9ec:	f107 0108 	add.w	r1, r7, #8
 800d9f0:	4610      	mov	r0, r2
 800d9f2:	4798      	blx	r3
 800d9f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d9f6:	e00f      	b.n	800da18 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d9f8:	6839      	ldr	r1, [r7, #0]
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f000 fa49 	bl	800de92 <USBD_CtlError>
            err++;
 800da00:	7afb      	ldrb	r3, [r7, #11]
 800da02:	3301      	adds	r3, #1
 800da04:	72fb      	strb	r3, [r7, #11]
          break;
 800da06:	e007      	b.n	800da18 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800da08:	6839      	ldr	r1, [r7, #0]
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f000 fa41 	bl	800de92 <USBD_CtlError>
          err++;
 800da10:	7afb      	ldrb	r3, [r7, #11]
 800da12:	3301      	adds	r3, #1
 800da14:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800da16:	bf00      	nop
      }
      break;
 800da18:	e037      	b.n	800da8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	7c1b      	ldrb	r3, [r3, #16]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d109      	bne.n	800da36 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800da2a:	f107 0208 	add.w	r2, r7, #8
 800da2e:	4610      	mov	r0, r2
 800da30:	4798      	blx	r3
 800da32:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da34:	e029      	b.n	800da8a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800da36:	6839      	ldr	r1, [r7, #0]
 800da38:	6878      	ldr	r0, [r7, #4]
 800da3a:	f000 fa2a 	bl	800de92 <USBD_CtlError>
        err++;
 800da3e:	7afb      	ldrb	r3, [r7, #11]
 800da40:	3301      	adds	r3, #1
 800da42:	72fb      	strb	r3, [r7, #11]
      break;
 800da44:	e021      	b.n	800da8a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	7c1b      	ldrb	r3, [r3, #16]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d10d      	bne.n	800da6a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da56:	f107 0208 	add.w	r2, r7, #8
 800da5a:	4610      	mov	r0, r2
 800da5c:	4798      	blx	r3
 800da5e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	3301      	adds	r3, #1
 800da64:	2207      	movs	r2, #7
 800da66:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800da68:	e00f      	b.n	800da8a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800da6a:	6839      	ldr	r1, [r7, #0]
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f000 fa10 	bl	800de92 <USBD_CtlError>
        err++;
 800da72:	7afb      	ldrb	r3, [r7, #11]
 800da74:	3301      	adds	r3, #1
 800da76:	72fb      	strb	r3, [r7, #11]
      break;
 800da78:	e007      	b.n	800da8a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800da7a:	6839      	ldr	r1, [r7, #0]
 800da7c:	6878      	ldr	r0, [r7, #4]
 800da7e:	f000 fa08 	bl	800de92 <USBD_CtlError>
      err++;
 800da82:	7afb      	ldrb	r3, [r7, #11]
 800da84:	3301      	adds	r3, #1
 800da86:	72fb      	strb	r3, [r7, #11]
      break;
 800da88:	bf00      	nop
  }

  if (err != 0U)
 800da8a:	7afb      	ldrb	r3, [r7, #11]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d11e      	bne.n	800dace <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	88db      	ldrh	r3, [r3, #6]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d016      	beq.n	800dac6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800da98:	893b      	ldrh	r3, [r7, #8]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d00e      	beq.n	800dabc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	88da      	ldrh	r2, [r3, #6]
 800daa2:	893b      	ldrh	r3, [r7, #8]
 800daa4:	4293      	cmp	r3, r2
 800daa6:	bf28      	it	cs
 800daa8:	4613      	movcs	r3, r2
 800daaa:	b29b      	uxth	r3, r3
 800daac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800daae:	893b      	ldrh	r3, [r7, #8]
 800dab0:	461a      	mov	r2, r3
 800dab2:	68f9      	ldr	r1, [r7, #12]
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f000 fa69 	bl	800df8c <USBD_CtlSendData>
 800daba:	e009      	b.n	800dad0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800dabc:	6839      	ldr	r1, [r7, #0]
 800dabe:	6878      	ldr	r0, [r7, #4]
 800dac0:	f000 f9e7 	bl	800de92 <USBD_CtlError>
 800dac4:	e004      	b.n	800dad0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f000 faba 	bl	800e040 <USBD_CtlSendStatus>
 800dacc:	e000      	b.n	800dad0 <USBD_GetDescriptor+0x2cc>
    return;
 800dace:	bf00      	nop
  }
}
 800dad0:	3710      	adds	r7, #16
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd80      	pop	{r7, pc}
 800dad6:	bf00      	nop

0800dad8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b084      	sub	sp, #16
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	889b      	ldrh	r3, [r3, #4]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d131      	bne.n	800db4e <USBD_SetAddress+0x76>
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	88db      	ldrh	r3, [r3, #6]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d12d      	bne.n	800db4e <USBD_SetAddress+0x76>
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	885b      	ldrh	r3, [r3, #2]
 800daf6:	2b7f      	cmp	r3, #127	@ 0x7f
 800daf8:	d829      	bhi.n	800db4e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dafa:	683b      	ldr	r3, [r7, #0]
 800dafc:	885b      	ldrh	r3, [r3, #2]
 800dafe:	b2db      	uxtb	r3, r3
 800db00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db04:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db0c:	b2db      	uxtb	r3, r3
 800db0e:	2b03      	cmp	r3, #3
 800db10:	d104      	bne.n	800db1c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800db12:	6839      	ldr	r1, [r7, #0]
 800db14:	6878      	ldr	r0, [r7, #4]
 800db16:	f000 f9bc 	bl	800de92 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db1a:	e01d      	b.n	800db58 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	7bfa      	ldrb	r2, [r7, #15]
 800db20:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800db24:	7bfb      	ldrb	r3, [r7, #15]
 800db26:	4619      	mov	r1, r3
 800db28:	6878      	ldr	r0, [r7, #4]
 800db2a:	f000 fee1 	bl	800e8f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800db2e:	6878      	ldr	r0, [r7, #4]
 800db30:	f000 fa86 	bl	800e040 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800db34:	7bfb      	ldrb	r3, [r7, #15]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d004      	beq.n	800db44 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	2202      	movs	r2, #2
 800db3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db42:	e009      	b.n	800db58 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2201      	movs	r2, #1
 800db48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db4c:	e004      	b.n	800db58 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800db4e:	6839      	ldr	r1, [r7, #0]
 800db50:	6878      	ldr	r0, [r7, #4]
 800db52:	f000 f99e 	bl	800de92 <USBD_CtlError>
  }
}
 800db56:	bf00      	nop
 800db58:	bf00      	nop
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b084      	sub	sp, #16
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
 800db68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800db6a:	2300      	movs	r3, #0
 800db6c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	885b      	ldrh	r3, [r3, #2]
 800db72:	b2da      	uxtb	r2, r3
 800db74:	4b4e      	ldr	r3, [pc, #312]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800db76:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800db78:	4b4d      	ldr	r3, [pc, #308]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d905      	bls.n	800db8c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800db80:	6839      	ldr	r1, [r7, #0]
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f000 f985 	bl	800de92 <USBD_CtlError>
    return USBD_FAIL;
 800db88:	2303      	movs	r3, #3
 800db8a:	e08c      	b.n	800dca6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db92:	b2db      	uxtb	r3, r3
 800db94:	2b02      	cmp	r3, #2
 800db96:	d002      	beq.n	800db9e <USBD_SetConfig+0x3e>
 800db98:	2b03      	cmp	r3, #3
 800db9a:	d029      	beq.n	800dbf0 <USBD_SetConfig+0x90>
 800db9c:	e075      	b.n	800dc8a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800db9e:	4b44      	ldr	r3, [pc, #272]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dba0:	781b      	ldrb	r3, [r3, #0]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d020      	beq.n	800dbe8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800dba6:	4b42      	ldr	r3, [pc, #264]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dba8:	781b      	ldrb	r3, [r3, #0]
 800dbaa:	461a      	mov	r2, r3
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dbb0:	4b3f      	ldr	r3, [pc, #252]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dbb2:	781b      	ldrb	r3, [r3, #0]
 800dbb4:	4619      	mov	r1, r3
 800dbb6:	6878      	ldr	r0, [r7, #4]
 800dbb8:	f7fe ffe3 	bl	800cb82 <USBD_SetClassConfig>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800dbc0:	7bfb      	ldrb	r3, [r7, #15]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d008      	beq.n	800dbd8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800dbc6:	6839      	ldr	r1, [r7, #0]
 800dbc8:	6878      	ldr	r0, [r7, #4]
 800dbca:	f000 f962 	bl	800de92 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	2202      	movs	r2, #2
 800dbd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dbd6:	e065      	b.n	800dca4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dbd8:	6878      	ldr	r0, [r7, #4]
 800dbda:	f000 fa31 	bl	800e040 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	2203      	movs	r2, #3
 800dbe2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dbe6:	e05d      	b.n	800dca4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dbe8:	6878      	ldr	r0, [r7, #4]
 800dbea:	f000 fa29 	bl	800e040 <USBD_CtlSendStatus>
      break;
 800dbee:	e059      	b.n	800dca4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800dbf0:	4b2f      	ldr	r3, [pc, #188]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d112      	bne.n	800dc1e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2202      	movs	r2, #2
 800dbfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800dc00:	4b2b      	ldr	r3, [pc, #172]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dc02:	781b      	ldrb	r3, [r3, #0]
 800dc04:	461a      	mov	r2, r3
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dc0a:	4b29      	ldr	r3, [pc, #164]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dc0c:	781b      	ldrb	r3, [r3, #0]
 800dc0e:	4619      	mov	r1, r3
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f7fe ffd2 	bl	800cbba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f000 fa12 	bl	800e040 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dc1c:	e042      	b.n	800dca4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800dc1e:	4b24      	ldr	r3, [pc, #144]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dc20:	781b      	ldrb	r3, [r3, #0]
 800dc22:	461a      	mov	r2, r3
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	685b      	ldr	r3, [r3, #4]
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	d02a      	beq.n	800dc82 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	685b      	ldr	r3, [r3, #4]
 800dc30:	b2db      	uxtb	r3, r3
 800dc32:	4619      	mov	r1, r3
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	f7fe ffc0 	bl	800cbba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800dc3a:	4b1d      	ldr	r3, [pc, #116]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dc3c:	781b      	ldrb	r3, [r3, #0]
 800dc3e:	461a      	mov	r2, r3
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dc44:	4b1a      	ldr	r3, [pc, #104]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dc46:	781b      	ldrb	r3, [r3, #0]
 800dc48:	4619      	mov	r1, r3
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f7fe ff99 	bl	800cb82 <USBD_SetClassConfig>
 800dc50:	4603      	mov	r3, r0
 800dc52:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dc54:	7bfb      	ldrb	r3, [r7, #15]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00f      	beq.n	800dc7a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800dc5a:	6839      	ldr	r1, [r7, #0]
 800dc5c:	6878      	ldr	r0, [r7, #4]
 800dc5e:	f000 f918 	bl	800de92 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	685b      	ldr	r3, [r3, #4]
 800dc66:	b2db      	uxtb	r3, r3
 800dc68:	4619      	mov	r1, r3
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f7fe ffa5 	bl	800cbba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2202      	movs	r2, #2
 800dc74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dc78:	e014      	b.n	800dca4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 f9e0 	bl	800e040 <USBD_CtlSendStatus>
      break;
 800dc80:	e010      	b.n	800dca4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 f9dc 	bl	800e040 <USBD_CtlSendStatus>
      break;
 800dc88:	e00c      	b.n	800dca4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800dc8a:	6839      	ldr	r1, [r7, #0]
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f000 f900 	bl	800de92 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dc92:	4b07      	ldr	r3, [pc, #28]	@ (800dcb0 <USBD_SetConfig+0x150>)
 800dc94:	781b      	ldrb	r3, [r3, #0]
 800dc96:	4619      	mov	r1, r3
 800dc98:	6878      	ldr	r0, [r7, #4]
 800dc9a:	f7fe ff8e 	bl	800cbba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800dc9e:	2303      	movs	r3, #3
 800dca0:	73fb      	strb	r3, [r7, #15]
      break;
 800dca2:	bf00      	nop
  }

  return ret;
 800dca4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3710      	adds	r7, #16
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
 800dcae:	bf00      	nop
 800dcb0:	20000570 	.word	0x20000570

0800dcb4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b082      	sub	sp, #8
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
 800dcbc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	88db      	ldrh	r3, [r3, #6]
 800dcc2:	2b01      	cmp	r3, #1
 800dcc4:	d004      	beq.n	800dcd0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800dcc6:	6839      	ldr	r1, [r7, #0]
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f000 f8e2 	bl	800de92 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800dcce:	e023      	b.n	800dd18 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcd6:	b2db      	uxtb	r3, r3
 800dcd8:	2b02      	cmp	r3, #2
 800dcda:	dc02      	bgt.n	800dce2 <USBD_GetConfig+0x2e>
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	dc03      	bgt.n	800dce8 <USBD_GetConfig+0x34>
 800dce0:	e015      	b.n	800dd0e <USBD_GetConfig+0x5a>
 800dce2:	2b03      	cmp	r3, #3
 800dce4:	d00b      	beq.n	800dcfe <USBD_GetConfig+0x4a>
 800dce6:	e012      	b.n	800dd0e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2200      	movs	r2, #0
 800dcec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	3308      	adds	r3, #8
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 f948 	bl	800df8c <USBD_CtlSendData>
        break;
 800dcfc:	e00c      	b.n	800dd18 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	3304      	adds	r3, #4
 800dd02:	2201      	movs	r2, #1
 800dd04:	4619      	mov	r1, r3
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	f000 f940 	bl	800df8c <USBD_CtlSendData>
        break;
 800dd0c:	e004      	b.n	800dd18 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800dd0e:	6839      	ldr	r1, [r7, #0]
 800dd10:	6878      	ldr	r0, [r7, #4]
 800dd12:	f000 f8be 	bl	800de92 <USBD_CtlError>
        break;
 800dd16:	bf00      	nop
}
 800dd18:	bf00      	nop
 800dd1a:	3708      	adds	r7, #8
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}

0800dd20 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b082      	sub	sp, #8
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
 800dd28:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd30:	b2db      	uxtb	r3, r3
 800dd32:	3b01      	subs	r3, #1
 800dd34:	2b02      	cmp	r3, #2
 800dd36:	d81e      	bhi.n	800dd76 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	88db      	ldrh	r3, [r3, #6]
 800dd3c:	2b02      	cmp	r3, #2
 800dd3e:	d004      	beq.n	800dd4a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dd40:	6839      	ldr	r1, [r7, #0]
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f000 f8a5 	bl	800de92 <USBD_CtlError>
        break;
 800dd48:	e01a      	b.n	800dd80 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2201      	movs	r2, #1
 800dd4e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d005      	beq.n	800dd66 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	68db      	ldr	r3, [r3, #12]
 800dd5e:	f043 0202 	orr.w	r2, r3, #2
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	330c      	adds	r3, #12
 800dd6a:	2202      	movs	r2, #2
 800dd6c:	4619      	mov	r1, r3
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f000 f90c 	bl	800df8c <USBD_CtlSendData>
      break;
 800dd74:	e004      	b.n	800dd80 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dd76:	6839      	ldr	r1, [r7, #0]
 800dd78:	6878      	ldr	r0, [r7, #4]
 800dd7a:	f000 f88a 	bl	800de92 <USBD_CtlError>
      break;
 800dd7e:	bf00      	nop
  }
}
 800dd80:	bf00      	nop
 800dd82:	3708      	adds	r7, #8
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}

0800dd88 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b082      	sub	sp, #8
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
 800dd90:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	885b      	ldrh	r3, [r3, #2]
 800dd96:	2b01      	cmp	r3, #1
 800dd98:	d107      	bne.n	800ddaa <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2201      	movs	r2, #1
 800dd9e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dda2:	6878      	ldr	r0, [r7, #4]
 800dda4:	f000 f94c 	bl	800e040 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800dda8:	e013      	b.n	800ddd2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	885b      	ldrh	r3, [r3, #2]
 800ddae:	2b02      	cmp	r3, #2
 800ddb0:	d10b      	bne.n	800ddca <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	889b      	ldrh	r3, [r3, #4]
 800ddb6:	0a1b      	lsrs	r3, r3, #8
 800ddb8:	b29b      	uxth	r3, r3
 800ddba:	b2da      	uxtb	r2, r3
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ddc2:	6878      	ldr	r0, [r7, #4]
 800ddc4:	f000 f93c 	bl	800e040 <USBD_CtlSendStatus>
}
 800ddc8:	e003      	b.n	800ddd2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ddca:	6839      	ldr	r1, [r7, #0]
 800ddcc:	6878      	ldr	r0, [r7, #4]
 800ddce:	f000 f860 	bl	800de92 <USBD_CtlError>
}
 800ddd2:	bf00      	nop
 800ddd4:	3708      	adds	r7, #8
 800ddd6:	46bd      	mov	sp, r7
 800ddd8:	bd80      	pop	{r7, pc}

0800ddda <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddda:	b580      	push	{r7, lr}
 800dddc:	b082      	sub	sp, #8
 800ddde:	af00      	add	r7, sp, #0
 800dde0:	6078      	str	r0, [r7, #4]
 800dde2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddea:	b2db      	uxtb	r3, r3
 800ddec:	3b01      	subs	r3, #1
 800ddee:	2b02      	cmp	r3, #2
 800ddf0:	d80b      	bhi.n	800de0a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ddf2:	683b      	ldr	r3, [r7, #0]
 800ddf4:	885b      	ldrh	r3, [r3, #2]
 800ddf6:	2b01      	cmp	r3, #1
 800ddf8:	d10c      	bne.n	800de14 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800de02:	6878      	ldr	r0, [r7, #4]
 800de04:	f000 f91c 	bl	800e040 <USBD_CtlSendStatus>
      }
      break;
 800de08:	e004      	b.n	800de14 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800de0a:	6839      	ldr	r1, [r7, #0]
 800de0c:	6878      	ldr	r0, [r7, #4]
 800de0e:	f000 f840 	bl	800de92 <USBD_CtlError>
      break;
 800de12:	e000      	b.n	800de16 <USBD_ClrFeature+0x3c>
      break;
 800de14:	bf00      	nop
  }
}
 800de16:	bf00      	nop
 800de18:	3708      	adds	r7, #8
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}

0800de1e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800de1e:	b580      	push	{r7, lr}
 800de20:	b084      	sub	sp, #16
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
 800de26:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800de28:	683b      	ldr	r3, [r7, #0]
 800de2a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	781a      	ldrb	r2, [r3, #0]
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	3301      	adds	r3, #1
 800de38:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	781a      	ldrb	r2, [r3, #0]
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	3301      	adds	r3, #1
 800de46:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800de48:	68f8      	ldr	r0, [r7, #12]
 800de4a:	f7ff fa40 	bl	800d2ce <SWAPBYTE>
 800de4e:	4603      	mov	r3, r0
 800de50:	461a      	mov	r2, r3
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	3301      	adds	r3, #1
 800de5a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	3301      	adds	r3, #1
 800de60:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800de62:	68f8      	ldr	r0, [r7, #12]
 800de64:	f7ff fa33 	bl	800d2ce <SWAPBYTE>
 800de68:	4603      	mov	r3, r0
 800de6a:	461a      	mov	r2, r3
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	3301      	adds	r3, #1
 800de74:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	3301      	adds	r3, #1
 800de7a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800de7c:	68f8      	ldr	r0, [r7, #12]
 800de7e:	f7ff fa26 	bl	800d2ce <SWAPBYTE>
 800de82:	4603      	mov	r3, r0
 800de84:	461a      	mov	r2, r3
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	80da      	strh	r2, [r3, #6]
}
 800de8a:	bf00      	nop
 800de8c:	3710      	adds	r7, #16
 800de8e:	46bd      	mov	sp, r7
 800de90:	bd80      	pop	{r7, pc}

0800de92 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de92:	b580      	push	{r7, lr}
 800de94:	b082      	sub	sp, #8
 800de96:	af00      	add	r7, sp, #0
 800de98:	6078      	str	r0, [r7, #4]
 800de9a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800de9c:	2180      	movs	r1, #128	@ 0x80
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f000 fcbc 	bl	800e81c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dea4:	2100      	movs	r1, #0
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f000 fcb8 	bl	800e81c <USBD_LL_StallEP>
}
 800deac:	bf00      	nop
 800deae:	3708      	adds	r7, #8
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}

0800deb4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b086      	sub	sp, #24
 800deb8:	af00      	add	r7, sp, #0
 800deba:	60f8      	str	r0, [r7, #12]
 800debc:	60b9      	str	r1, [r7, #8]
 800debe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800dec0:	2300      	movs	r3, #0
 800dec2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d042      	beq.n	800df50 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800dece:	6938      	ldr	r0, [r7, #16]
 800ded0:	f000 f842 	bl	800df58 <USBD_GetLen>
 800ded4:	4603      	mov	r3, r0
 800ded6:	3301      	adds	r3, #1
 800ded8:	005b      	lsls	r3, r3, #1
 800deda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dede:	d808      	bhi.n	800def2 <USBD_GetString+0x3e>
 800dee0:	6938      	ldr	r0, [r7, #16]
 800dee2:	f000 f839 	bl	800df58 <USBD_GetLen>
 800dee6:	4603      	mov	r3, r0
 800dee8:	3301      	adds	r3, #1
 800deea:	b29b      	uxth	r3, r3
 800deec:	005b      	lsls	r3, r3, #1
 800deee:	b29a      	uxth	r2, r3
 800def0:	e001      	b.n	800def6 <USBD_GetString+0x42>
 800def2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800defa:	7dfb      	ldrb	r3, [r7, #23]
 800defc:	68ba      	ldr	r2, [r7, #8]
 800defe:	4413      	add	r3, r2
 800df00:	687a      	ldr	r2, [r7, #4]
 800df02:	7812      	ldrb	r2, [r2, #0]
 800df04:	701a      	strb	r2, [r3, #0]
  idx++;
 800df06:	7dfb      	ldrb	r3, [r7, #23]
 800df08:	3301      	adds	r3, #1
 800df0a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800df0c:	7dfb      	ldrb	r3, [r7, #23]
 800df0e:	68ba      	ldr	r2, [r7, #8]
 800df10:	4413      	add	r3, r2
 800df12:	2203      	movs	r2, #3
 800df14:	701a      	strb	r2, [r3, #0]
  idx++;
 800df16:	7dfb      	ldrb	r3, [r7, #23]
 800df18:	3301      	adds	r3, #1
 800df1a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800df1c:	e013      	b.n	800df46 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800df1e:	7dfb      	ldrb	r3, [r7, #23]
 800df20:	68ba      	ldr	r2, [r7, #8]
 800df22:	4413      	add	r3, r2
 800df24:	693a      	ldr	r2, [r7, #16]
 800df26:	7812      	ldrb	r2, [r2, #0]
 800df28:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800df2a:	693b      	ldr	r3, [r7, #16]
 800df2c:	3301      	adds	r3, #1
 800df2e:	613b      	str	r3, [r7, #16]
    idx++;
 800df30:	7dfb      	ldrb	r3, [r7, #23]
 800df32:	3301      	adds	r3, #1
 800df34:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800df36:	7dfb      	ldrb	r3, [r7, #23]
 800df38:	68ba      	ldr	r2, [r7, #8]
 800df3a:	4413      	add	r3, r2
 800df3c:	2200      	movs	r2, #0
 800df3e:	701a      	strb	r2, [r3, #0]
    idx++;
 800df40:	7dfb      	ldrb	r3, [r7, #23]
 800df42:	3301      	adds	r3, #1
 800df44:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	781b      	ldrb	r3, [r3, #0]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d1e7      	bne.n	800df1e <USBD_GetString+0x6a>
 800df4e:	e000      	b.n	800df52 <USBD_GetString+0x9e>
    return;
 800df50:	bf00      	nop
  }
}
 800df52:	3718      	adds	r7, #24
 800df54:	46bd      	mov	sp, r7
 800df56:	bd80      	pop	{r7, pc}

0800df58 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800df58:	b480      	push	{r7}
 800df5a:	b085      	sub	sp, #20
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800df60:	2300      	movs	r3, #0
 800df62:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800df68:	e005      	b.n	800df76 <USBD_GetLen+0x1e>
  {
    len++;
 800df6a:	7bfb      	ldrb	r3, [r7, #15]
 800df6c:	3301      	adds	r3, #1
 800df6e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	3301      	adds	r3, #1
 800df74:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800df76:	68bb      	ldr	r3, [r7, #8]
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d1f5      	bne.n	800df6a <USBD_GetLen+0x12>
  }

  return len;
 800df7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800df80:	4618      	mov	r0, r3
 800df82:	3714      	adds	r7, #20
 800df84:	46bd      	mov	sp, r7
 800df86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8a:	4770      	bx	lr

0800df8c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b084      	sub	sp, #16
 800df90:	af00      	add	r7, sp, #0
 800df92:	60f8      	str	r0, [r7, #12]
 800df94:	60b9      	str	r1, [r7, #8]
 800df96:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800df98:	68fb      	ldr	r3, [r7, #12]
 800df9a:	2202      	movs	r2, #2
 800df9c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	687a      	ldr	r2, [r7, #4]
 800dfa4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	687a      	ldr	r2, [r7, #4]
 800dfaa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	68ba      	ldr	r2, [r7, #8]
 800dfb0:	2100      	movs	r1, #0
 800dfb2:	68f8      	ldr	r0, [r7, #12]
 800dfb4:	f000 fcbb 	bl	800e92e <USBD_LL_Transmit>

  return USBD_OK;
 800dfb8:	2300      	movs	r3, #0
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3710      	adds	r7, #16
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}

0800dfc2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800dfc2:	b580      	push	{r7, lr}
 800dfc4:	b084      	sub	sp, #16
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	60f8      	str	r0, [r7, #12]
 800dfca:	60b9      	str	r1, [r7, #8]
 800dfcc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	68ba      	ldr	r2, [r7, #8]
 800dfd2:	2100      	movs	r1, #0
 800dfd4:	68f8      	ldr	r0, [r7, #12]
 800dfd6:	f000 fcaa 	bl	800e92e <USBD_LL_Transmit>

  return USBD_OK;
 800dfda:	2300      	movs	r3, #0
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3710      	adds	r7, #16
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}

0800dfe4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b084      	sub	sp, #16
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	60f8      	str	r0, [r7, #12]
 800dfec:	60b9      	str	r1, [r7, #8]
 800dfee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	2203      	movs	r2, #3
 800dff4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	687a      	ldr	r2, [r7, #4]
 800dffc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	687a      	ldr	r2, [r7, #4]
 800e004:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	68ba      	ldr	r2, [r7, #8]
 800e00c:	2100      	movs	r1, #0
 800e00e:	68f8      	ldr	r0, [r7, #12]
 800e010:	f000 fcae 	bl	800e970 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e014:	2300      	movs	r3, #0
}
 800e016:	4618      	mov	r0, r3
 800e018:	3710      	adds	r7, #16
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}

0800e01e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e01e:	b580      	push	{r7, lr}
 800e020:	b084      	sub	sp, #16
 800e022:	af00      	add	r7, sp, #0
 800e024:	60f8      	str	r0, [r7, #12]
 800e026:	60b9      	str	r1, [r7, #8]
 800e028:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	68ba      	ldr	r2, [r7, #8]
 800e02e:	2100      	movs	r1, #0
 800e030:	68f8      	ldr	r0, [r7, #12]
 800e032:	f000 fc9d 	bl	800e970 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e036:	2300      	movs	r3, #0
}
 800e038:	4618      	mov	r0, r3
 800e03a:	3710      	adds	r7, #16
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bd80      	pop	{r7, pc}

0800e040 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b082      	sub	sp, #8
 800e044:	af00      	add	r7, sp, #0
 800e046:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2204      	movs	r2, #4
 800e04c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e050:	2300      	movs	r3, #0
 800e052:	2200      	movs	r2, #0
 800e054:	2100      	movs	r1, #0
 800e056:	6878      	ldr	r0, [r7, #4]
 800e058:	f000 fc69 	bl	800e92e <USBD_LL_Transmit>

  return USBD_OK;
 800e05c:	2300      	movs	r3, #0
}
 800e05e:	4618      	mov	r0, r3
 800e060:	3708      	adds	r7, #8
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}

0800e066 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e066:	b580      	push	{r7, lr}
 800e068:	b082      	sub	sp, #8
 800e06a:	af00      	add	r7, sp, #0
 800e06c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2205      	movs	r2, #5
 800e072:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e076:	2300      	movs	r3, #0
 800e078:	2200      	movs	r2, #0
 800e07a:	2100      	movs	r1, #0
 800e07c:	6878      	ldr	r0, [r7, #4]
 800e07e:	f000 fc77 	bl	800e970 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e082:	2300      	movs	r3, #0
}
 800e084:	4618      	mov	r0, r3
 800e086:	3708      	adds	r7, #8
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}

0800e08c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e090:	2200      	movs	r2, #0
 800e092:	4912      	ldr	r1, [pc, #72]	@ (800e0dc <MX_USB_DEVICE_Init+0x50>)
 800e094:	4812      	ldr	r0, [pc, #72]	@ (800e0e0 <MX_USB_DEVICE_Init+0x54>)
 800e096:	f7fe fcf7 	bl	800ca88 <USBD_Init>
 800e09a:	4603      	mov	r3, r0
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d001      	beq.n	800e0a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e0a0:	f7f3 ff28 	bl	8001ef4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e0a4:	490f      	ldr	r1, [pc, #60]	@ (800e0e4 <MX_USB_DEVICE_Init+0x58>)
 800e0a6:	480e      	ldr	r0, [pc, #56]	@ (800e0e0 <MX_USB_DEVICE_Init+0x54>)
 800e0a8:	f7fe fd1e 	bl	800cae8 <USBD_RegisterClass>
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d001      	beq.n	800e0b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e0b2:	f7f3 ff1f 	bl	8001ef4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e0b6:	490c      	ldr	r1, [pc, #48]	@ (800e0e8 <MX_USB_DEVICE_Init+0x5c>)
 800e0b8:	4809      	ldr	r0, [pc, #36]	@ (800e0e0 <MX_USB_DEVICE_Init+0x54>)
 800e0ba:	f7fe fc55 	bl	800c968 <USBD_CDC_RegisterInterface>
 800e0be:	4603      	mov	r3, r0
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d001      	beq.n	800e0c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e0c4:	f7f3 ff16 	bl	8001ef4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e0c8:	4805      	ldr	r0, [pc, #20]	@ (800e0e0 <MX_USB_DEVICE_Init+0x54>)
 800e0ca:	f7fe fd43 	bl	800cb54 <USBD_Start>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d001      	beq.n	800e0d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e0d4:	f7f3 ff0e 	bl	8001ef4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e0d8:	bf00      	nop
 800e0da:	bd80      	pop	{r7, pc}
 800e0dc:	200000c0 	.word	0x200000c0
 800e0e0:	20000574 	.word	0x20000574
 800e0e4:	2000002c 	.word	0x2000002c
 800e0e8:	200000ac 	.word	0x200000ac

0800e0ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	4905      	ldr	r1, [pc, #20]	@ (800e108 <CDC_Init_FS+0x1c>)
 800e0f4:	4805      	ldr	r0, [pc, #20]	@ (800e10c <CDC_Init_FS+0x20>)
 800e0f6:	f7fe fc51 	bl	800c99c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e0fa:	4905      	ldr	r1, [pc, #20]	@ (800e110 <CDC_Init_FS+0x24>)
 800e0fc:	4803      	ldr	r0, [pc, #12]	@ (800e10c <CDC_Init_FS+0x20>)
 800e0fe:	f7fe fc6f 	bl	800c9e0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e102:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e104:	4618      	mov	r0, r3
 800e106:	bd80      	pop	{r7, pc}
 800e108:	20001050 	.word	0x20001050
 800e10c:	20000574 	.word	0x20000574
 800e110:	20000850 	.word	0x20000850

0800e114 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e114:	b480      	push	{r7}
 800e116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e118:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e11a:	4618      	mov	r0, r3
 800e11c:	46bd      	mov	sp, r7
 800e11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e122:	4770      	bx	lr

0800e124 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e124:	b480      	push	{r7}
 800e126:	b083      	sub	sp, #12
 800e128:	af00      	add	r7, sp, #0
 800e12a:	4603      	mov	r3, r0
 800e12c:	6039      	str	r1, [r7, #0]
 800e12e:	71fb      	strb	r3, [r7, #7]
 800e130:	4613      	mov	r3, r2
 800e132:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e134:	79fb      	ldrb	r3, [r7, #7]
 800e136:	2b23      	cmp	r3, #35	@ 0x23
 800e138:	d84a      	bhi.n	800e1d0 <CDC_Control_FS+0xac>
 800e13a:	a201      	add	r2, pc, #4	@ (adr r2, 800e140 <CDC_Control_FS+0x1c>)
 800e13c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e140:	0800e1d1 	.word	0x0800e1d1
 800e144:	0800e1d1 	.word	0x0800e1d1
 800e148:	0800e1d1 	.word	0x0800e1d1
 800e14c:	0800e1d1 	.word	0x0800e1d1
 800e150:	0800e1d1 	.word	0x0800e1d1
 800e154:	0800e1d1 	.word	0x0800e1d1
 800e158:	0800e1d1 	.word	0x0800e1d1
 800e15c:	0800e1d1 	.word	0x0800e1d1
 800e160:	0800e1d1 	.word	0x0800e1d1
 800e164:	0800e1d1 	.word	0x0800e1d1
 800e168:	0800e1d1 	.word	0x0800e1d1
 800e16c:	0800e1d1 	.word	0x0800e1d1
 800e170:	0800e1d1 	.word	0x0800e1d1
 800e174:	0800e1d1 	.word	0x0800e1d1
 800e178:	0800e1d1 	.word	0x0800e1d1
 800e17c:	0800e1d1 	.word	0x0800e1d1
 800e180:	0800e1d1 	.word	0x0800e1d1
 800e184:	0800e1d1 	.word	0x0800e1d1
 800e188:	0800e1d1 	.word	0x0800e1d1
 800e18c:	0800e1d1 	.word	0x0800e1d1
 800e190:	0800e1d1 	.word	0x0800e1d1
 800e194:	0800e1d1 	.word	0x0800e1d1
 800e198:	0800e1d1 	.word	0x0800e1d1
 800e19c:	0800e1d1 	.word	0x0800e1d1
 800e1a0:	0800e1d1 	.word	0x0800e1d1
 800e1a4:	0800e1d1 	.word	0x0800e1d1
 800e1a8:	0800e1d1 	.word	0x0800e1d1
 800e1ac:	0800e1d1 	.word	0x0800e1d1
 800e1b0:	0800e1d1 	.word	0x0800e1d1
 800e1b4:	0800e1d1 	.word	0x0800e1d1
 800e1b8:	0800e1d1 	.word	0x0800e1d1
 800e1bc:	0800e1d1 	.word	0x0800e1d1
 800e1c0:	0800e1d1 	.word	0x0800e1d1
 800e1c4:	0800e1d1 	.word	0x0800e1d1
 800e1c8:	0800e1d1 	.word	0x0800e1d1
 800e1cc:	0800e1d1 	.word	0x0800e1d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e1d0:	bf00      	nop
  }

  return (USBD_OK);
 800e1d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	370c      	adds	r7, #12
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1de:	4770      	bx	lr

0800e1e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b082      	sub	sp, #8
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e1ea:	6879      	ldr	r1, [r7, #4]
 800e1ec:	4805      	ldr	r0, [pc, #20]	@ (800e204 <CDC_Receive_FS+0x24>)
 800e1ee:	f7fe fbf7 	bl	800c9e0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e1f2:	4804      	ldr	r0, [pc, #16]	@ (800e204 <CDC_Receive_FS+0x24>)
 800e1f4:	f7fe fc12 	bl	800ca1c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e1f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	3708      	adds	r7, #8
 800e1fe:	46bd      	mov	sp, r7
 800e200:	bd80      	pop	{r7, pc}
 800e202:	bf00      	nop
 800e204:	20000574 	.word	0x20000574

0800e208 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e208:	b480      	push	{r7}
 800e20a:	b087      	sub	sp, #28
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	60f8      	str	r0, [r7, #12]
 800e210:	60b9      	str	r1, [r7, #8]
 800e212:	4613      	mov	r3, r2
 800e214:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e216:	2300      	movs	r3, #0
 800e218:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e21a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e21e:	4618      	mov	r0, r3
 800e220:	371c      	adds	r7, #28
 800e222:	46bd      	mov	sp, r7
 800e224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e228:	4770      	bx	lr
	...

0800e22c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e22c:	b480      	push	{r7}
 800e22e:	b083      	sub	sp, #12
 800e230:	af00      	add	r7, sp, #0
 800e232:	4603      	mov	r3, r0
 800e234:	6039      	str	r1, [r7, #0]
 800e236:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e238:	683b      	ldr	r3, [r7, #0]
 800e23a:	2212      	movs	r2, #18
 800e23c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e23e:	4b03      	ldr	r3, [pc, #12]	@ (800e24c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e240:	4618      	mov	r0, r3
 800e242:	370c      	adds	r7, #12
 800e244:	46bd      	mov	sp, r7
 800e246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24a:	4770      	bx	lr
 800e24c:	200000dc 	.word	0x200000dc

0800e250 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e250:	b480      	push	{r7}
 800e252:	b083      	sub	sp, #12
 800e254:	af00      	add	r7, sp, #0
 800e256:	4603      	mov	r3, r0
 800e258:	6039      	str	r1, [r7, #0]
 800e25a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e25c:	683b      	ldr	r3, [r7, #0]
 800e25e:	2204      	movs	r2, #4
 800e260:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e262:	4b03      	ldr	r3, [pc, #12]	@ (800e270 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e264:	4618      	mov	r0, r3
 800e266:	370c      	adds	r7, #12
 800e268:	46bd      	mov	sp, r7
 800e26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26e:	4770      	bx	lr
 800e270:	200000f0 	.word	0x200000f0

0800e274 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e274:	b580      	push	{r7, lr}
 800e276:	b082      	sub	sp, #8
 800e278:	af00      	add	r7, sp, #0
 800e27a:	4603      	mov	r3, r0
 800e27c:	6039      	str	r1, [r7, #0]
 800e27e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e280:	79fb      	ldrb	r3, [r7, #7]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d105      	bne.n	800e292 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e286:	683a      	ldr	r2, [r7, #0]
 800e288:	4907      	ldr	r1, [pc, #28]	@ (800e2a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e28a:	4808      	ldr	r0, [pc, #32]	@ (800e2ac <USBD_FS_ProductStrDescriptor+0x38>)
 800e28c:	f7ff fe12 	bl	800deb4 <USBD_GetString>
 800e290:	e004      	b.n	800e29c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e292:	683a      	ldr	r2, [r7, #0]
 800e294:	4904      	ldr	r1, [pc, #16]	@ (800e2a8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e296:	4805      	ldr	r0, [pc, #20]	@ (800e2ac <USBD_FS_ProductStrDescriptor+0x38>)
 800e298:	f7ff fe0c 	bl	800deb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e29c:	4b02      	ldr	r3, [pc, #8]	@ (800e2a8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3708      	adds	r7, #8
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	20001850 	.word	0x20001850
 800e2ac:	08011cec 	.word	0x08011cec

0800e2b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b082      	sub	sp, #8
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	4603      	mov	r3, r0
 800e2b8:	6039      	str	r1, [r7, #0]
 800e2ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e2bc:	683a      	ldr	r2, [r7, #0]
 800e2be:	4904      	ldr	r1, [pc, #16]	@ (800e2d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e2c0:	4804      	ldr	r0, [pc, #16]	@ (800e2d4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e2c2:	f7ff fdf7 	bl	800deb4 <USBD_GetString>
  return USBD_StrDesc;
 800e2c6:	4b02      	ldr	r3, [pc, #8]	@ (800e2d0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e2c8:	4618      	mov	r0, r3
 800e2ca:	3708      	adds	r7, #8
 800e2cc:	46bd      	mov	sp, r7
 800e2ce:	bd80      	pop	{r7, pc}
 800e2d0:	20001850 	.word	0x20001850
 800e2d4:	08011d04 	.word	0x08011d04

0800e2d8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2d8:	b580      	push	{r7, lr}
 800e2da:	b082      	sub	sp, #8
 800e2dc:	af00      	add	r7, sp, #0
 800e2de:	4603      	mov	r3, r0
 800e2e0:	6039      	str	r1, [r7, #0]
 800e2e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e2e4:	683b      	ldr	r3, [r7, #0]
 800e2e6:	221a      	movs	r2, #26
 800e2e8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e2ea:	f000 f843 	bl	800e374 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e2ee:	4b02      	ldr	r3, [pc, #8]	@ (800e2f8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	3708      	adds	r7, #8
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	bd80      	pop	{r7, pc}
 800e2f8:	200000f4 	.word	0x200000f4

0800e2fc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b082      	sub	sp, #8
 800e300:	af00      	add	r7, sp, #0
 800e302:	4603      	mov	r3, r0
 800e304:	6039      	str	r1, [r7, #0]
 800e306:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e308:	79fb      	ldrb	r3, [r7, #7]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d105      	bne.n	800e31a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e30e:	683a      	ldr	r2, [r7, #0]
 800e310:	4907      	ldr	r1, [pc, #28]	@ (800e330 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e312:	4808      	ldr	r0, [pc, #32]	@ (800e334 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e314:	f7ff fdce 	bl	800deb4 <USBD_GetString>
 800e318:	e004      	b.n	800e324 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e31a:	683a      	ldr	r2, [r7, #0]
 800e31c:	4904      	ldr	r1, [pc, #16]	@ (800e330 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e31e:	4805      	ldr	r0, [pc, #20]	@ (800e334 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e320:	f7ff fdc8 	bl	800deb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e324:	4b02      	ldr	r3, [pc, #8]	@ (800e330 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e326:	4618      	mov	r0, r3
 800e328:	3708      	adds	r7, #8
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}
 800e32e:	bf00      	nop
 800e330:	20001850 	.word	0x20001850
 800e334:	08011d18 	.word	0x08011d18

0800e338 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b082      	sub	sp, #8
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	4603      	mov	r3, r0
 800e340:	6039      	str	r1, [r7, #0]
 800e342:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e344:	79fb      	ldrb	r3, [r7, #7]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d105      	bne.n	800e356 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e34a:	683a      	ldr	r2, [r7, #0]
 800e34c:	4907      	ldr	r1, [pc, #28]	@ (800e36c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e34e:	4808      	ldr	r0, [pc, #32]	@ (800e370 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e350:	f7ff fdb0 	bl	800deb4 <USBD_GetString>
 800e354:	e004      	b.n	800e360 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e356:	683a      	ldr	r2, [r7, #0]
 800e358:	4904      	ldr	r1, [pc, #16]	@ (800e36c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e35a:	4805      	ldr	r0, [pc, #20]	@ (800e370 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e35c:	f7ff fdaa 	bl	800deb4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e360:	4b02      	ldr	r3, [pc, #8]	@ (800e36c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e362:	4618      	mov	r0, r3
 800e364:	3708      	adds	r7, #8
 800e366:	46bd      	mov	sp, r7
 800e368:	bd80      	pop	{r7, pc}
 800e36a:	bf00      	nop
 800e36c:	20001850 	.word	0x20001850
 800e370:	08011d24 	.word	0x08011d24

0800e374 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b084      	sub	sp, #16
 800e378:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e37a:	4b0f      	ldr	r3, [pc, #60]	@ (800e3b8 <Get_SerialNum+0x44>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e380:	4b0e      	ldr	r3, [pc, #56]	@ (800e3bc <Get_SerialNum+0x48>)
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e386:	4b0e      	ldr	r3, [pc, #56]	@ (800e3c0 <Get_SerialNum+0x4c>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e38c:	68fa      	ldr	r2, [r7, #12]
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	4413      	add	r3, r2
 800e392:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d009      	beq.n	800e3ae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e39a:	2208      	movs	r2, #8
 800e39c:	4909      	ldr	r1, [pc, #36]	@ (800e3c4 <Get_SerialNum+0x50>)
 800e39e:	68f8      	ldr	r0, [r7, #12]
 800e3a0:	f000 f814 	bl	800e3cc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e3a4:	2204      	movs	r2, #4
 800e3a6:	4908      	ldr	r1, [pc, #32]	@ (800e3c8 <Get_SerialNum+0x54>)
 800e3a8:	68b8      	ldr	r0, [r7, #8]
 800e3aa:	f000 f80f 	bl	800e3cc <IntToUnicode>
  }
}
 800e3ae:	bf00      	nop
 800e3b0:	3710      	adds	r7, #16
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}
 800e3b6:	bf00      	nop
 800e3b8:	1fff7a10 	.word	0x1fff7a10
 800e3bc:	1fff7a14 	.word	0x1fff7a14
 800e3c0:	1fff7a18 	.word	0x1fff7a18
 800e3c4:	200000f6 	.word	0x200000f6
 800e3c8:	20000106 	.word	0x20000106

0800e3cc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b087      	sub	sp, #28
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	60f8      	str	r0, [r7, #12]
 800e3d4:	60b9      	str	r1, [r7, #8]
 800e3d6:	4613      	mov	r3, r2
 800e3d8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e3da:	2300      	movs	r3, #0
 800e3dc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e3de:	2300      	movs	r3, #0
 800e3e0:	75fb      	strb	r3, [r7, #23]
 800e3e2:	e027      	b.n	800e434 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	0f1b      	lsrs	r3, r3, #28
 800e3e8:	2b09      	cmp	r3, #9
 800e3ea:	d80b      	bhi.n	800e404 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	0f1b      	lsrs	r3, r3, #28
 800e3f0:	b2da      	uxtb	r2, r3
 800e3f2:	7dfb      	ldrb	r3, [r7, #23]
 800e3f4:	005b      	lsls	r3, r3, #1
 800e3f6:	4619      	mov	r1, r3
 800e3f8:	68bb      	ldr	r3, [r7, #8]
 800e3fa:	440b      	add	r3, r1
 800e3fc:	3230      	adds	r2, #48	@ 0x30
 800e3fe:	b2d2      	uxtb	r2, r2
 800e400:	701a      	strb	r2, [r3, #0]
 800e402:	e00a      	b.n	800e41a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	0f1b      	lsrs	r3, r3, #28
 800e408:	b2da      	uxtb	r2, r3
 800e40a:	7dfb      	ldrb	r3, [r7, #23]
 800e40c:	005b      	lsls	r3, r3, #1
 800e40e:	4619      	mov	r1, r3
 800e410:	68bb      	ldr	r3, [r7, #8]
 800e412:	440b      	add	r3, r1
 800e414:	3237      	adds	r2, #55	@ 0x37
 800e416:	b2d2      	uxtb	r2, r2
 800e418:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	011b      	lsls	r3, r3, #4
 800e41e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e420:	7dfb      	ldrb	r3, [r7, #23]
 800e422:	005b      	lsls	r3, r3, #1
 800e424:	3301      	adds	r3, #1
 800e426:	68ba      	ldr	r2, [r7, #8]
 800e428:	4413      	add	r3, r2
 800e42a:	2200      	movs	r2, #0
 800e42c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e42e:	7dfb      	ldrb	r3, [r7, #23]
 800e430:	3301      	adds	r3, #1
 800e432:	75fb      	strb	r3, [r7, #23]
 800e434:	7dfa      	ldrb	r2, [r7, #23]
 800e436:	79fb      	ldrb	r3, [r7, #7]
 800e438:	429a      	cmp	r2, r3
 800e43a:	d3d3      	bcc.n	800e3e4 <IntToUnicode+0x18>
  }
}
 800e43c:	bf00      	nop
 800e43e:	bf00      	nop
 800e440:	371c      	adds	r7, #28
 800e442:	46bd      	mov	sp, r7
 800e444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e448:	4770      	bx	lr
	...

0800e44c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b08a      	sub	sp, #40	@ 0x28
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e454:	f107 0314 	add.w	r3, r7, #20
 800e458:	2200      	movs	r2, #0
 800e45a:	601a      	str	r2, [r3, #0]
 800e45c:	605a      	str	r2, [r3, #4]
 800e45e:	609a      	str	r2, [r3, #8]
 800e460:	60da      	str	r2, [r3, #12]
 800e462:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e46c:	d13a      	bne.n	800e4e4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e46e:	2300      	movs	r3, #0
 800e470:	613b      	str	r3, [r7, #16]
 800e472:	4b1e      	ldr	r3, [pc, #120]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e476:	4a1d      	ldr	r2, [pc, #116]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e478:	f043 0301 	orr.w	r3, r3, #1
 800e47c:	6313      	str	r3, [r2, #48]	@ 0x30
 800e47e:	4b1b      	ldr	r3, [pc, #108]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e482:	f003 0301 	and.w	r3, r3, #1
 800e486:	613b      	str	r3, [r7, #16]
 800e488:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e48a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e48e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e490:	2302      	movs	r3, #2
 800e492:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e494:	2300      	movs	r3, #0
 800e496:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e498:	2303      	movs	r3, #3
 800e49a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e49c:	230a      	movs	r3, #10
 800e49e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e4a0:	f107 0314 	add.w	r3, r7, #20
 800e4a4:	4619      	mov	r1, r3
 800e4a6:	4812      	ldr	r0, [pc, #72]	@ (800e4f0 <HAL_PCD_MspInit+0xa4>)
 800e4a8:	f7f5 fc1e 	bl	8003ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e4ac:	4b0f      	ldr	r3, [pc, #60]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e4ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4b0:	4a0e      	ldr	r2, [pc, #56]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e4b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4b6:	6353      	str	r3, [r2, #52]	@ 0x34
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	60fb      	str	r3, [r7, #12]
 800e4bc:	4b0b      	ldr	r3, [pc, #44]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e4be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4c0:	4a0a      	ldr	r2, [pc, #40]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e4c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e4c6:	6453      	str	r3, [r2, #68]	@ 0x44
 800e4c8:	4b08      	ldr	r3, [pc, #32]	@ (800e4ec <HAL_PCD_MspInit+0xa0>)
 800e4ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4d0:	60fb      	str	r3, [r7, #12]
 800e4d2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	2100      	movs	r1, #0
 800e4d8:	2043      	movs	r0, #67	@ 0x43
 800e4da:	f7f5 f844 	bl	8003566 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e4de:	2043      	movs	r0, #67	@ 0x43
 800e4e0:	f7f5 f85d 	bl	800359e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e4e4:	bf00      	nop
 800e4e6:	3728      	adds	r7, #40	@ 0x28
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}
 800e4ec:	40023800 	.word	0x40023800
 800e4f0:	40020000 	.word	0x40020000

0800e4f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4f4:	b580      	push	{r7, lr}
 800e4f6:	b082      	sub	sp, #8
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e508:	4619      	mov	r1, r3
 800e50a:	4610      	mov	r0, r2
 800e50c:	f7fe fb6f 	bl	800cbee <USBD_LL_SetupStage>
}
 800e510:	bf00      	nop
 800e512:	3708      	adds	r7, #8
 800e514:	46bd      	mov	sp, r7
 800e516:	bd80      	pop	{r7, pc}

0800e518 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b082      	sub	sp, #8
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
 800e520:	460b      	mov	r3, r1
 800e522:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e52a:	78fa      	ldrb	r2, [r7, #3]
 800e52c:	6879      	ldr	r1, [r7, #4]
 800e52e:	4613      	mov	r3, r2
 800e530:	00db      	lsls	r3, r3, #3
 800e532:	4413      	add	r3, r2
 800e534:	009b      	lsls	r3, r3, #2
 800e536:	440b      	add	r3, r1
 800e538:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e53c:	681a      	ldr	r2, [r3, #0]
 800e53e:	78fb      	ldrb	r3, [r7, #3]
 800e540:	4619      	mov	r1, r3
 800e542:	f7fe fba9 	bl	800cc98 <USBD_LL_DataOutStage>
}
 800e546:	bf00      	nop
 800e548:	3708      	adds	r7, #8
 800e54a:	46bd      	mov	sp, r7
 800e54c:	bd80      	pop	{r7, pc}

0800e54e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e54e:	b580      	push	{r7, lr}
 800e550:	b082      	sub	sp, #8
 800e552:	af00      	add	r7, sp, #0
 800e554:	6078      	str	r0, [r7, #4]
 800e556:	460b      	mov	r3, r1
 800e558:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e560:	78fa      	ldrb	r2, [r7, #3]
 800e562:	6879      	ldr	r1, [r7, #4]
 800e564:	4613      	mov	r3, r2
 800e566:	00db      	lsls	r3, r3, #3
 800e568:	4413      	add	r3, r2
 800e56a:	009b      	lsls	r3, r3, #2
 800e56c:	440b      	add	r3, r1
 800e56e:	3320      	adds	r3, #32
 800e570:	681a      	ldr	r2, [r3, #0]
 800e572:	78fb      	ldrb	r3, [r7, #3]
 800e574:	4619      	mov	r1, r3
 800e576:	f7fe fc42 	bl	800cdfe <USBD_LL_DataInStage>
}
 800e57a:	bf00      	nop
 800e57c:	3708      	adds	r7, #8
 800e57e:	46bd      	mov	sp, r7
 800e580:	bd80      	pop	{r7, pc}

0800e582 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e582:	b580      	push	{r7, lr}
 800e584:	b082      	sub	sp, #8
 800e586:	af00      	add	r7, sp, #0
 800e588:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e590:	4618      	mov	r0, r3
 800e592:	f7fe fd7c 	bl	800d08e <USBD_LL_SOF>
}
 800e596:	bf00      	nop
 800e598:	3708      	adds	r7, #8
 800e59a:	46bd      	mov	sp, r7
 800e59c:	bd80      	pop	{r7, pc}

0800e59e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e59e:	b580      	push	{r7, lr}
 800e5a0:	b084      	sub	sp, #16
 800e5a2:	af00      	add	r7, sp, #0
 800e5a4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	79db      	ldrb	r3, [r3, #7]
 800e5ae:	2b02      	cmp	r3, #2
 800e5b0:	d001      	beq.n	800e5b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e5b2:	f7f3 fc9f 	bl	8001ef4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5bc:	7bfa      	ldrb	r2, [r7, #15]
 800e5be:	4611      	mov	r1, r2
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f7fe fd20 	bl	800d006 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5cc:	4618      	mov	r0, r3
 800e5ce:	f7fe fcc8 	bl	800cf62 <USBD_LL_Reset>
}
 800e5d2:	bf00      	nop
 800e5d4:	3710      	adds	r7, #16
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}
	...

0800e5dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	b082      	sub	sp, #8
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	f7fe fd1b 	bl	800d026 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	687a      	ldr	r2, [r7, #4]
 800e5fc:	6812      	ldr	r2, [r2, #0]
 800e5fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e602:	f043 0301 	orr.w	r3, r3, #1
 800e606:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	7adb      	ldrb	r3, [r3, #11]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d005      	beq.n	800e61c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e610:	4b04      	ldr	r3, [pc, #16]	@ (800e624 <HAL_PCD_SuspendCallback+0x48>)
 800e612:	691b      	ldr	r3, [r3, #16]
 800e614:	4a03      	ldr	r2, [pc, #12]	@ (800e624 <HAL_PCD_SuspendCallback+0x48>)
 800e616:	f043 0306 	orr.w	r3, r3, #6
 800e61a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e61c:	bf00      	nop
 800e61e:	3708      	adds	r7, #8
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}
 800e624:	e000ed00 	.word	0xe000ed00

0800e628 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e628:	b580      	push	{r7, lr}
 800e62a:	b082      	sub	sp, #8
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e636:	4618      	mov	r0, r3
 800e638:	f7fe fd11 	bl	800d05e <USBD_LL_Resume>
}
 800e63c:	bf00      	nop
 800e63e:	3708      	adds	r7, #8
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}

0800e644 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b082      	sub	sp, #8
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
 800e64c:	460b      	mov	r3, r1
 800e64e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e656:	78fa      	ldrb	r2, [r7, #3]
 800e658:	4611      	mov	r1, r2
 800e65a:	4618      	mov	r0, r3
 800e65c:	f7fe fd69 	bl	800d132 <USBD_LL_IsoOUTIncomplete>
}
 800e660:	bf00      	nop
 800e662:	3708      	adds	r7, #8
 800e664:	46bd      	mov	sp, r7
 800e666:	bd80      	pop	{r7, pc}

0800e668 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e668:	b580      	push	{r7, lr}
 800e66a:	b082      	sub	sp, #8
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
 800e670:	460b      	mov	r3, r1
 800e672:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e67a:	78fa      	ldrb	r2, [r7, #3]
 800e67c:	4611      	mov	r1, r2
 800e67e:	4618      	mov	r0, r3
 800e680:	f7fe fd25 	bl	800d0ce <USBD_LL_IsoINIncomplete>
}
 800e684:	bf00      	nop
 800e686:	3708      	adds	r7, #8
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}

0800e68c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b082      	sub	sp, #8
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e69a:	4618      	mov	r0, r3
 800e69c:	f7fe fd7b 	bl	800d196 <USBD_LL_DevConnected>
}
 800e6a0:	bf00      	nop
 800e6a2:	3708      	adds	r7, #8
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	bd80      	pop	{r7, pc}

0800e6a8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b082      	sub	sp, #8
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	f7fe fd78 	bl	800d1ac <USBD_LL_DevDisconnected>
}
 800e6bc:	bf00      	nop
 800e6be:	3708      	adds	r7, #8
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}

0800e6c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b082      	sub	sp, #8
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	781b      	ldrb	r3, [r3, #0]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d13c      	bne.n	800e74e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e6d4:	4a20      	ldr	r2, [pc, #128]	@ (800e758 <USBD_LL_Init+0x94>)
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	4a1e      	ldr	r2, [pc, #120]	@ (800e758 <USBD_LL_Init+0x94>)
 800e6e0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e6e4:	4b1c      	ldr	r3, [pc, #112]	@ (800e758 <USBD_LL_Init+0x94>)
 800e6e6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e6ea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e6ec:	4b1a      	ldr	r3, [pc, #104]	@ (800e758 <USBD_LL_Init+0x94>)
 800e6ee:	2204      	movs	r2, #4
 800e6f0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e6f2:	4b19      	ldr	r3, [pc, #100]	@ (800e758 <USBD_LL_Init+0x94>)
 800e6f4:	2202      	movs	r2, #2
 800e6f6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e6f8:	4b17      	ldr	r3, [pc, #92]	@ (800e758 <USBD_LL_Init+0x94>)
 800e6fa:	2200      	movs	r2, #0
 800e6fc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e6fe:	4b16      	ldr	r3, [pc, #88]	@ (800e758 <USBD_LL_Init+0x94>)
 800e700:	2202      	movs	r2, #2
 800e702:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e704:	4b14      	ldr	r3, [pc, #80]	@ (800e758 <USBD_LL_Init+0x94>)
 800e706:	2200      	movs	r2, #0
 800e708:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e70a:	4b13      	ldr	r3, [pc, #76]	@ (800e758 <USBD_LL_Init+0x94>)
 800e70c:	2200      	movs	r2, #0
 800e70e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e710:	4b11      	ldr	r3, [pc, #68]	@ (800e758 <USBD_LL_Init+0x94>)
 800e712:	2200      	movs	r2, #0
 800e714:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e716:	4b10      	ldr	r3, [pc, #64]	@ (800e758 <USBD_LL_Init+0x94>)
 800e718:	2200      	movs	r2, #0
 800e71a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e71c:	4b0e      	ldr	r3, [pc, #56]	@ (800e758 <USBD_LL_Init+0x94>)
 800e71e:	2200      	movs	r2, #0
 800e720:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e722:	480d      	ldr	r0, [pc, #52]	@ (800e758 <USBD_LL_Init+0x94>)
 800e724:	f7f8 fae1 	bl	8006cea <HAL_PCD_Init>
 800e728:	4603      	mov	r3, r0
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d001      	beq.n	800e732 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e72e:	f7f3 fbe1 	bl	8001ef4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e732:	2180      	movs	r1, #128	@ 0x80
 800e734:	4808      	ldr	r0, [pc, #32]	@ (800e758 <USBD_LL_Init+0x94>)
 800e736:	f7f9 fd0e 	bl	8008156 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e73a:	2240      	movs	r2, #64	@ 0x40
 800e73c:	2100      	movs	r1, #0
 800e73e:	4806      	ldr	r0, [pc, #24]	@ (800e758 <USBD_LL_Init+0x94>)
 800e740:	f7f9 fcc2 	bl	80080c8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e744:	2280      	movs	r2, #128	@ 0x80
 800e746:	2101      	movs	r1, #1
 800e748:	4803      	ldr	r0, [pc, #12]	@ (800e758 <USBD_LL_Init+0x94>)
 800e74a:	f7f9 fcbd 	bl	80080c8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e74e:	2300      	movs	r3, #0
}
 800e750:	4618      	mov	r0, r3
 800e752:	3708      	adds	r7, #8
 800e754:	46bd      	mov	sp, r7
 800e756:	bd80      	pop	{r7, pc}
 800e758:	20001a50 	.word	0x20001a50

0800e75c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b084      	sub	sp, #16
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e764:	2300      	movs	r3, #0
 800e766:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e768:	2300      	movs	r3, #0
 800e76a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e772:	4618      	mov	r0, r3
 800e774:	f7f8 fbc8 	bl	8006f08 <HAL_PCD_Start>
 800e778:	4603      	mov	r3, r0
 800e77a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e77c:	7bfb      	ldrb	r3, [r7, #15]
 800e77e:	4618      	mov	r0, r3
 800e780:	f000 f942 	bl	800ea08 <USBD_Get_USB_Status>
 800e784:	4603      	mov	r3, r0
 800e786:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e788:	7bbb      	ldrb	r3, [r7, #14]
}
 800e78a:	4618      	mov	r0, r3
 800e78c:	3710      	adds	r7, #16
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}

0800e792 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e792:	b580      	push	{r7, lr}
 800e794:	b084      	sub	sp, #16
 800e796:	af00      	add	r7, sp, #0
 800e798:	6078      	str	r0, [r7, #4]
 800e79a:	4608      	mov	r0, r1
 800e79c:	4611      	mov	r1, r2
 800e79e:	461a      	mov	r2, r3
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	70fb      	strb	r3, [r7, #3]
 800e7a4:	460b      	mov	r3, r1
 800e7a6:	70bb      	strb	r3, [r7, #2]
 800e7a8:	4613      	mov	r3, r2
 800e7aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7ac:	2300      	movs	r3, #0
 800e7ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e7ba:	78bb      	ldrb	r3, [r7, #2]
 800e7bc:	883a      	ldrh	r2, [r7, #0]
 800e7be:	78f9      	ldrb	r1, [r7, #3]
 800e7c0:	f7f9 f89c 	bl	80078fc <HAL_PCD_EP_Open>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7c8:	7bfb      	ldrb	r3, [r7, #15]
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	f000 f91c 	bl	800ea08 <USBD_Get_USB_Status>
 800e7d0:	4603      	mov	r3, r0
 800e7d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7d6:	4618      	mov	r0, r3
 800e7d8:	3710      	adds	r7, #16
 800e7da:	46bd      	mov	sp, r7
 800e7dc:	bd80      	pop	{r7, pc}

0800e7de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7de:	b580      	push	{r7, lr}
 800e7e0:	b084      	sub	sp, #16
 800e7e2:	af00      	add	r7, sp, #0
 800e7e4:	6078      	str	r0, [r7, #4]
 800e7e6:	460b      	mov	r3, r1
 800e7e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7ea:	2300      	movs	r3, #0
 800e7ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e7f8:	78fa      	ldrb	r2, [r7, #3]
 800e7fa:	4611      	mov	r1, r2
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	f7f9 f8e7 	bl	80079d0 <HAL_PCD_EP_Close>
 800e802:	4603      	mov	r3, r0
 800e804:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e806:	7bfb      	ldrb	r3, [r7, #15]
 800e808:	4618      	mov	r0, r3
 800e80a:	f000 f8fd 	bl	800ea08 <USBD_Get_USB_Status>
 800e80e:	4603      	mov	r3, r0
 800e810:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e812:	7bbb      	ldrb	r3, [r7, #14]
}
 800e814:	4618      	mov	r0, r3
 800e816:	3710      	adds	r7, #16
 800e818:	46bd      	mov	sp, r7
 800e81a:	bd80      	pop	{r7, pc}

0800e81c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e81c:	b580      	push	{r7, lr}
 800e81e:	b084      	sub	sp, #16
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
 800e824:	460b      	mov	r3, r1
 800e826:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e828:	2300      	movs	r3, #0
 800e82a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e82c:	2300      	movs	r3, #0
 800e82e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e836:	78fa      	ldrb	r2, [r7, #3]
 800e838:	4611      	mov	r1, r2
 800e83a:	4618      	mov	r0, r3
 800e83c:	f7f9 f99f 	bl	8007b7e <HAL_PCD_EP_SetStall>
 800e840:	4603      	mov	r3, r0
 800e842:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e844:	7bfb      	ldrb	r3, [r7, #15]
 800e846:	4618      	mov	r0, r3
 800e848:	f000 f8de 	bl	800ea08 <USBD_Get_USB_Status>
 800e84c:	4603      	mov	r3, r0
 800e84e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e850:	7bbb      	ldrb	r3, [r7, #14]
}
 800e852:	4618      	mov	r0, r3
 800e854:	3710      	adds	r7, #16
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}

0800e85a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e85a:	b580      	push	{r7, lr}
 800e85c:	b084      	sub	sp, #16
 800e85e:	af00      	add	r7, sp, #0
 800e860:	6078      	str	r0, [r7, #4]
 800e862:	460b      	mov	r3, r1
 800e864:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e866:	2300      	movs	r3, #0
 800e868:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e86a:	2300      	movs	r3, #0
 800e86c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e874:	78fa      	ldrb	r2, [r7, #3]
 800e876:	4611      	mov	r1, r2
 800e878:	4618      	mov	r0, r3
 800e87a:	f7f9 f9e3 	bl	8007c44 <HAL_PCD_EP_ClrStall>
 800e87e:	4603      	mov	r3, r0
 800e880:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e882:	7bfb      	ldrb	r3, [r7, #15]
 800e884:	4618      	mov	r0, r3
 800e886:	f000 f8bf 	bl	800ea08 <USBD_Get_USB_Status>
 800e88a:	4603      	mov	r3, r0
 800e88c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e88e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e890:	4618      	mov	r0, r3
 800e892:	3710      	adds	r7, #16
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}

0800e898 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e898:	b480      	push	{r7}
 800e89a:	b085      	sub	sp, #20
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
 800e8a0:	460b      	mov	r3, r1
 800e8a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e8aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e8ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	da0b      	bge.n	800e8cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e8b4:	78fb      	ldrb	r3, [r7, #3]
 800e8b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e8ba:	68f9      	ldr	r1, [r7, #12]
 800e8bc:	4613      	mov	r3, r2
 800e8be:	00db      	lsls	r3, r3, #3
 800e8c0:	4413      	add	r3, r2
 800e8c2:	009b      	lsls	r3, r3, #2
 800e8c4:	440b      	add	r3, r1
 800e8c6:	3316      	adds	r3, #22
 800e8c8:	781b      	ldrb	r3, [r3, #0]
 800e8ca:	e00b      	b.n	800e8e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e8cc:	78fb      	ldrb	r3, [r7, #3]
 800e8ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e8d2:	68f9      	ldr	r1, [r7, #12]
 800e8d4:	4613      	mov	r3, r2
 800e8d6:	00db      	lsls	r3, r3, #3
 800e8d8:	4413      	add	r3, r2
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	440b      	add	r3, r1
 800e8de:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e8e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3714      	adds	r7, #20
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ee:	4770      	bx	lr

0800e8f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b084      	sub	sp, #16
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
 800e8f8:	460b      	mov	r3, r1
 800e8fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e900:	2300      	movs	r3, #0
 800e902:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e90a:	78fa      	ldrb	r2, [r7, #3]
 800e90c:	4611      	mov	r1, r2
 800e90e:	4618      	mov	r0, r3
 800e910:	f7f8 ffd0 	bl	80078b4 <HAL_PCD_SetAddress>
 800e914:	4603      	mov	r3, r0
 800e916:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e918:	7bfb      	ldrb	r3, [r7, #15]
 800e91a:	4618      	mov	r0, r3
 800e91c:	f000 f874 	bl	800ea08 <USBD_Get_USB_Status>
 800e920:	4603      	mov	r3, r0
 800e922:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e924:	7bbb      	ldrb	r3, [r7, #14]
}
 800e926:	4618      	mov	r0, r3
 800e928:	3710      	adds	r7, #16
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd80      	pop	{r7, pc}

0800e92e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e92e:	b580      	push	{r7, lr}
 800e930:	b086      	sub	sp, #24
 800e932:	af00      	add	r7, sp, #0
 800e934:	60f8      	str	r0, [r7, #12]
 800e936:	607a      	str	r2, [r7, #4]
 800e938:	603b      	str	r3, [r7, #0]
 800e93a:	460b      	mov	r3, r1
 800e93c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e93e:	2300      	movs	r3, #0
 800e940:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e942:	2300      	movs	r3, #0
 800e944:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e94c:	7af9      	ldrb	r1, [r7, #11]
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	687a      	ldr	r2, [r7, #4]
 800e952:	f7f9 f8da 	bl	8007b0a <HAL_PCD_EP_Transmit>
 800e956:	4603      	mov	r3, r0
 800e958:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e95a:	7dfb      	ldrb	r3, [r7, #23]
 800e95c:	4618      	mov	r0, r3
 800e95e:	f000 f853 	bl	800ea08 <USBD_Get_USB_Status>
 800e962:	4603      	mov	r3, r0
 800e964:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e966:	7dbb      	ldrb	r3, [r7, #22]
}
 800e968:	4618      	mov	r0, r3
 800e96a:	3718      	adds	r7, #24
 800e96c:	46bd      	mov	sp, r7
 800e96e:	bd80      	pop	{r7, pc}

0800e970 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b086      	sub	sp, #24
 800e974:	af00      	add	r7, sp, #0
 800e976:	60f8      	str	r0, [r7, #12]
 800e978:	607a      	str	r2, [r7, #4]
 800e97a:	603b      	str	r3, [r7, #0]
 800e97c:	460b      	mov	r3, r1
 800e97e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e980:	2300      	movs	r3, #0
 800e982:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e984:	2300      	movs	r3, #0
 800e986:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e98e:	7af9      	ldrb	r1, [r7, #11]
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	687a      	ldr	r2, [r7, #4]
 800e994:	f7f9 f866 	bl	8007a64 <HAL_PCD_EP_Receive>
 800e998:	4603      	mov	r3, r0
 800e99a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e99c:	7dfb      	ldrb	r3, [r7, #23]
 800e99e:	4618      	mov	r0, r3
 800e9a0:	f000 f832 	bl	800ea08 <USBD_Get_USB_Status>
 800e9a4:	4603      	mov	r3, r0
 800e9a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e9a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	3718      	adds	r7, #24
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}

0800e9b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e9b2:	b580      	push	{r7, lr}
 800e9b4:	b082      	sub	sp, #8
 800e9b6:	af00      	add	r7, sp, #0
 800e9b8:	6078      	str	r0, [r7, #4]
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e9c4:	78fa      	ldrb	r2, [r7, #3]
 800e9c6:	4611      	mov	r1, r2
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	f7f9 f886 	bl	8007ada <HAL_PCD_EP_GetRxCount>
 800e9ce:	4603      	mov	r3, r0
}
 800e9d0:	4618      	mov	r0, r3
 800e9d2:	3708      	adds	r7, #8
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	bd80      	pop	{r7, pc}

0800e9d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e9d8:	b480      	push	{r7}
 800e9da:	b083      	sub	sp, #12
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e9e0:	4b03      	ldr	r3, [pc, #12]	@ (800e9f0 <USBD_static_malloc+0x18>)
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	370c      	adds	r7, #12
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ec:	4770      	bx	lr
 800e9ee:	bf00      	nop
 800e9f0:	20001f34 	.word	0x20001f34

0800e9f4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e9f4:	b480      	push	{r7}
 800e9f6:	b083      	sub	sp, #12
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]

}
 800e9fc:	bf00      	nop
 800e9fe:	370c      	adds	r7, #12
 800ea00:	46bd      	mov	sp, r7
 800ea02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea06:	4770      	bx	lr

0800ea08 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ea08:	b480      	push	{r7}
 800ea0a:	b085      	sub	sp, #20
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	4603      	mov	r3, r0
 800ea10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea12:	2300      	movs	r3, #0
 800ea14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ea16:	79fb      	ldrb	r3, [r7, #7]
 800ea18:	2b03      	cmp	r3, #3
 800ea1a:	d817      	bhi.n	800ea4c <USBD_Get_USB_Status+0x44>
 800ea1c:	a201      	add	r2, pc, #4	@ (adr r2, 800ea24 <USBD_Get_USB_Status+0x1c>)
 800ea1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea22:	bf00      	nop
 800ea24:	0800ea35 	.word	0x0800ea35
 800ea28:	0800ea3b 	.word	0x0800ea3b
 800ea2c:	0800ea41 	.word	0x0800ea41
 800ea30:	0800ea47 	.word	0x0800ea47
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ea34:	2300      	movs	r3, #0
 800ea36:	73fb      	strb	r3, [r7, #15]
    break;
 800ea38:	e00b      	b.n	800ea52 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ea3a:	2303      	movs	r3, #3
 800ea3c:	73fb      	strb	r3, [r7, #15]
    break;
 800ea3e:	e008      	b.n	800ea52 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ea40:	2301      	movs	r3, #1
 800ea42:	73fb      	strb	r3, [r7, #15]
    break;
 800ea44:	e005      	b.n	800ea52 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ea46:	2303      	movs	r3, #3
 800ea48:	73fb      	strb	r3, [r7, #15]
    break;
 800ea4a:	e002      	b.n	800ea52 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ea4c:	2303      	movs	r3, #3
 800ea4e:	73fb      	strb	r3, [r7, #15]
    break;
 800ea50:	bf00      	nop
  }
  return usb_status;
 800ea52:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea54:	4618      	mov	r0, r3
 800ea56:	3714      	adds	r7, #20
 800ea58:	46bd      	mov	sp, r7
 800ea5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5e:	4770      	bx	lr

0800ea60 <__cxa_guard_acquire>:
 800ea60:	6802      	ldr	r2, [r0, #0]
 800ea62:	07d2      	lsls	r2, r2, #31
 800ea64:	4603      	mov	r3, r0
 800ea66:	d405      	bmi.n	800ea74 <__cxa_guard_acquire+0x14>
 800ea68:	7842      	ldrb	r2, [r0, #1]
 800ea6a:	b102      	cbz	r2, 800ea6e <__cxa_guard_acquire+0xe>
 800ea6c:	deff      	udf	#255	@ 0xff
 800ea6e:	2001      	movs	r0, #1
 800ea70:	7058      	strb	r0, [r3, #1]
 800ea72:	4770      	bx	lr
 800ea74:	2000      	movs	r0, #0
 800ea76:	4770      	bx	lr

0800ea78 <__cxa_guard_release>:
 800ea78:	2301      	movs	r3, #1
 800ea7a:	6003      	str	r3, [r0, #0]
 800ea7c:	4770      	bx	lr

0800ea7e <_Znwj>:
 800ea7e:	2801      	cmp	r0, #1
 800ea80:	bf38      	it	cc
 800ea82:	2001      	movcc	r0, #1
 800ea84:	b510      	push	{r4, lr}
 800ea86:	4604      	mov	r4, r0
 800ea88:	4620      	mov	r0, r4
 800ea8a:	f000 fb89 	bl	800f1a0 <malloc>
 800ea8e:	b100      	cbz	r0, 800ea92 <_Znwj+0x14>
 800ea90:	bd10      	pop	{r4, pc}
 800ea92:	f000 f805 	bl	800eaa0 <_ZSt15get_new_handlerv>
 800ea96:	b908      	cbnz	r0, 800ea9c <_Znwj+0x1e>
 800ea98:	f000 fb7a 	bl	800f190 <abort>
 800ea9c:	4780      	blx	r0
 800ea9e:	e7f3      	b.n	800ea88 <_Znwj+0xa>

0800eaa0 <_ZSt15get_new_handlerv>:
 800eaa0:	4b02      	ldr	r3, [pc, #8]	@ (800eaac <_ZSt15get_new_handlerv+0xc>)
 800eaa2:	6818      	ldr	r0, [r3, #0]
 800eaa4:	f3bf 8f5b 	dmb	ish
 800eaa8:	4770      	bx	lr
 800eaaa:	bf00      	nop
 800eaac:	20002154 	.word	0x20002154

0800eab0 <atan2>:
 800eab0:	f000 b906 	b.w	800ecc0 <__ieee754_atan2>

0800eab4 <sqrt>:
 800eab4:	b538      	push	{r3, r4, r5, lr}
 800eab6:	ed2d 8b02 	vpush	{d8}
 800eaba:	ec55 4b10 	vmov	r4, r5, d0
 800eabe:	f000 f825 	bl	800eb0c <__ieee754_sqrt>
 800eac2:	4622      	mov	r2, r4
 800eac4:	462b      	mov	r3, r5
 800eac6:	4620      	mov	r0, r4
 800eac8:	4629      	mov	r1, r5
 800eaca:	eeb0 8a40 	vmov.f32	s16, s0
 800eace:	eef0 8a60 	vmov.f32	s17, s1
 800ead2:	f7f2 f833 	bl	8000b3c <__aeabi_dcmpun>
 800ead6:	b990      	cbnz	r0, 800eafe <sqrt+0x4a>
 800ead8:	2200      	movs	r2, #0
 800eada:	2300      	movs	r3, #0
 800eadc:	4620      	mov	r0, r4
 800eade:	4629      	mov	r1, r5
 800eae0:	f7f2 f804 	bl	8000aec <__aeabi_dcmplt>
 800eae4:	b158      	cbz	r0, 800eafe <sqrt+0x4a>
 800eae6:	f001 fb19 	bl	801011c <__errno>
 800eaea:	2321      	movs	r3, #33	@ 0x21
 800eaec:	6003      	str	r3, [r0, #0]
 800eaee:	2200      	movs	r2, #0
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	4610      	mov	r0, r2
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	f7f1 feb1 	bl	800085c <__aeabi_ddiv>
 800eafa:	ec41 0b18 	vmov	d8, r0, r1
 800eafe:	eeb0 0a48 	vmov.f32	s0, s16
 800eb02:	eef0 0a68 	vmov.f32	s1, s17
 800eb06:	ecbd 8b02 	vpop	{d8}
 800eb0a:	bd38      	pop	{r3, r4, r5, pc}

0800eb0c <__ieee754_sqrt>:
 800eb0c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb10:	4a68      	ldr	r2, [pc, #416]	@ (800ecb4 <__ieee754_sqrt+0x1a8>)
 800eb12:	ec55 4b10 	vmov	r4, r5, d0
 800eb16:	43aa      	bics	r2, r5
 800eb18:	462b      	mov	r3, r5
 800eb1a:	4621      	mov	r1, r4
 800eb1c:	d110      	bne.n	800eb40 <__ieee754_sqrt+0x34>
 800eb1e:	4622      	mov	r2, r4
 800eb20:	4620      	mov	r0, r4
 800eb22:	4629      	mov	r1, r5
 800eb24:	f7f1 fd70 	bl	8000608 <__aeabi_dmul>
 800eb28:	4602      	mov	r2, r0
 800eb2a:	460b      	mov	r3, r1
 800eb2c:	4620      	mov	r0, r4
 800eb2e:	4629      	mov	r1, r5
 800eb30:	f7f1 fbb4 	bl	800029c <__adddf3>
 800eb34:	4604      	mov	r4, r0
 800eb36:	460d      	mov	r5, r1
 800eb38:	ec45 4b10 	vmov	d0, r4, r5
 800eb3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb40:	2d00      	cmp	r5, #0
 800eb42:	dc0e      	bgt.n	800eb62 <__ieee754_sqrt+0x56>
 800eb44:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800eb48:	4322      	orrs	r2, r4
 800eb4a:	d0f5      	beq.n	800eb38 <__ieee754_sqrt+0x2c>
 800eb4c:	b19d      	cbz	r5, 800eb76 <__ieee754_sqrt+0x6a>
 800eb4e:	4622      	mov	r2, r4
 800eb50:	4620      	mov	r0, r4
 800eb52:	4629      	mov	r1, r5
 800eb54:	f7f1 fba0 	bl	8000298 <__aeabi_dsub>
 800eb58:	4602      	mov	r2, r0
 800eb5a:	460b      	mov	r3, r1
 800eb5c:	f7f1 fe7e 	bl	800085c <__aeabi_ddiv>
 800eb60:	e7e8      	b.n	800eb34 <__ieee754_sqrt+0x28>
 800eb62:	152a      	asrs	r2, r5, #20
 800eb64:	d115      	bne.n	800eb92 <__ieee754_sqrt+0x86>
 800eb66:	2000      	movs	r0, #0
 800eb68:	e009      	b.n	800eb7e <__ieee754_sqrt+0x72>
 800eb6a:	0acb      	lsrs	r3, r1, #11
 800eb6c:	3a15      	subs	r2, #21
 800eb6e:	0549      	lsls	r1, r1, #21
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d0fa      	beq.n	800eb6a <__ieee754_sqrt+0x5e>
 800eb74:	e7f7      	b.n	800eb66 <__ieee754_sqrt+0x5a>
 800eb76:	462a      	mov	r2, r5
 800eb78:	e7fa      	b.n	800eb70 <__ieee754_sqrt+0x64>
 800eb7a:	005b      	lsls	r3, r3, #1
 800eb7c:	3001      	adds	r0, #1
 800eb7e:	02dc      	lsls	r4, r3, #11
 800eb80:	d5fb      	bpl.n	800eb7a <__ieee754_sqrt+0x6e>
 800eb82:	1e44      	subs	r4, r0, #1
 800eb84:	1b12      	subs	r2, r2, r4
 800eb86:	f1c0 0420 	rsb	r4, r0, #32
 800eb8a:	fa21 f404 	lsr.w	r4, r1, r4
 800eb8e:	4323      	orrs	r3, r4
 800eb90:	4081      	lsls	r1, r0
 800eb92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb96:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800eb9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eb9e:	07d2      	lsls	r2, r2, #31
 800eba0:	bf5c      	itt	pl
 800eba2:	005b      	lslpl	r3, r3, #1
 800eba4:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800eba8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ebac:	bf58      	it	pl
 800ebae:	0049      	lslpl	r1, r1, #1
 800ebb0:	2600      	movs	r6, #0
 800ebb2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800ebb6:	106d      	asrs	r5, r5, #1
 800ebb8:	0049      	lsls	r1, r1, #1
 800ebba:	2016      	movs	r0, #22
 800ebbc:	4632      	mov	r2, r6
 800ebbe:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800ebc2:	1917      	adds	r7, r2, r4
 800ebc4:	429f      	cmp	r7, r3
 800ebc6:	bfde      	ittt	le
 800ebc8:	193a      	addle	r2, r7, r4
 800ebca:	1bdb      	suble	r3, r3, r7
 800ebcc:	1936      	addle	r6, r6, r4
 800ebce:	0fcf      	lsrs	r7, r1, #31
 800ebd0:	3801      	subs	r0, #1
 800ebd2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800ebd6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ebda:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800ebde:	d1f0      	bne.n	800ebc2 <__ieee754_sqrt+0xb6>
 800ebe0:	4604      	mov	r4, r0
 800ebe2:	2720      	movs	r7, #32
 800ebe4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800ebe8:	429a      	cmp	r2, r3
 800ebea:	eb00 0e0c 	add.w	lr, r0, ip
 800ebee:	db02      	blt.n	800ebf6 <__ieee754_sqrt+0xea>
 800ebf0:	d113      	bne.n	800ec1a <__ieee754_sqrt+0x10e>
 800ebf2:	458e      	cmp	lr, r1
 800ebf4:	d811      	bhi.n	800ec1a <__ieee754_sqrt+0x10e>
 800ebf6:	f1be 0f00 	cmp.w	lr, #0
 800ebfa:	eb0e 000c 	add.w	r0, lr, ip
 800ebfe:	da42      	bge.n	800ec86 <__ieee754_sqrt+0x17a>
 800ec00:	2800      	cmp	r0, #0
 800ec02:	db40      	blt.n	800ec86 <__ieee754_sqrt+0x17a>
 800ec04:	f102 0801 	add.w	r8, r2, #1
 800ec08:	1a9b      	subs	r3, r3, r2
 800ec0a:	458e      	cmp	lr, r1
 800ec0c:	bf88      	it	hi
 800ec0e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ec12:	eba1 010e 	sub.w	r1, r1, lr
 800ec16:	4464      	add	r4, ip
 800ec18:	4642      	mov	r2, r8
 800ec1a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800ec1e:	3f01      	subs	r7, #1
 800ec20:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800ec24:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800ec28:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ec2c:	d1dc      	bne.n	800ebe8 <__ieee754_sqrt+0xdc>
 800ec2e:	4319      	orrs	r1, r3
 800ec30:	d01b      	beq.n	800ec6a <__ieee754_sqrt+0x15e>
 800ec32:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ecb8 <__ieee754_sqrt+0x1ac>
 800ec36:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800ecbc <__ieee754_sqrt+0x1b0>
 800ec3a:	e9da 0100 	ldrd	r0, r1, [sl]
 800ec3e:	e9db 2300 	ldrd	r2, r3, [fp]
 800ec42:	f7f1 fb29 	bl	8000298 <__aeabi_dsub>
 800ec46:	e9da 8900 	ldrd	r8, r9, [sl]
 800ec4a:	4602      	mov	r2, r0
 800ec4c:	460b      	mov	r3, r1
 800ec4e:	4640      	mov	r0, r8
 800ec50:	4649      	mov	r1, r9
 800ec52:	f7f1 ff55 	bl	8000b00 <__aeabi_dcmple>
 800ec56:	b140      	cbz	r0, 800ec6a <__ieee754_sqrt+0x15e>
 800ec58:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ec5c:	e9da 0100 	ldrd	r0, r1, [sl]
 800ec60:	e9db 2300 	ldrd	r2, r3, [fp]
 800ec64:	d111      	bne.n	800ec8a <__ieee754_sqrt+0x17e>
 800ec66:	3601      	adds	r6, #1
 800ec68:	463c      	mov	r4, r7
 800ec6a:	1072      	asrs	r2, r6, #1
 800ec6c:	0863      	lsrs	r3, r4, #1
 800ec6e:	07f1      	lsls	r1, r6, #31
 800ec70:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800ec74:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800ec78:	bf48      	it	mi
 800ec7a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800ec7e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800ec82:	4618      	mov	r0, r3
 800ec84:	e756      	b.n	800eb34 <__ieee754_sqrt+0x28>
 800ec86:	4690      	mov	r8, r2
 800ec88:	e7be      	b.n	800ec08 <__ieee754_sqrt+0xfc>
 800ec8a:	f7f1 fb07 	bl	800029c <__adddf3>
 800ec8e:	e9da 8900 	ldrd	r8, r9, [sl]
 800ec92:	4602      	mov	r2, r0
 800ec94:	460b      	mov	r3, r1
 800ec96:	4640      	mov	r0, r8
 800ec98:	4649      	mov	r1, r9
 800ec9a:	f7f1 ff27 	bl	8000aec <__aeabi_dcmplt>
 800ec9e:	b120      	cbz	r0, 800ecaa <__ieee754_sqrt+0x19e>
 800eca0:	1ca0      	adds	r0, r4, #2
 800eca2:	bf08      	it	eq
 800eca4:	3601      	addeq	r6, #1
 800eca6:	3402      	adds	r4, #2
 800eca8:	e7df      	b.n	800ec6a <__ieee754_sqrt+0x15e>
 800ecaa:	1c63      	adds	r3, r4, #1
 800ecac:	f023 0401 	bic.w	r4, r3, #1
 800ecb0:	e7db      	b.n	800ec6a <__ieee754_sqrt+0x15e>
 800ecb2:	bf00      	nop
 800ecb4:	7ff00000 	.word	0x7ff00000
 800ecb8:	20000118 	.word	0x20000118
 800ecbc:	20000110 	.word	0x20000110

0800ecc0 <__ieee754_atan2>:
 800ecc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecc4:	ec57 6b11 	vmov	r6, r7, d1
 800ecc8:	4273      	negs	r3, r6
 800ecca:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800ee48 <__ieee754_atan2+0x188>
 800ecce:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800ecd2:	4333      	orrs	r3, r6
 800ecd4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ecd8:	4543      	cmp	r3, r8
 800ecda:	ec51 0b10 	vmov	r0, r1, d0
 800ecde:	4635      	mov	r5, r6
 800ece0:	d809      	bhi.n	800ecf6 <__ieee754_atan2+0x36>
 800ece2:	4244      	negs	r4, r0
 800ece4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ece8:	4304      	orrs	r4, r0
 800ecea:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ecee:	4544      	cmp	r4, r8
 800ecf0:	468e      	mov	lr, r1
 800ecf2:	4681      	mov	r9, r0
 800ecf4:	d907      	bls.n	800ed06 <__ieee754_atan2+0x46>
 800ecf6:	4632      	mov	r2, r6
 800ecf8:	463b      	mov	r3, r7
 800ecfa:	f7f1 facf 	bl	800029c <__adddf3>
 800ecfe:	ec41 0b10 	vmov	d0, r0, r1
 800ed02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed06:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800ed0a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800ed0e:	4334      	orrs	r4, r6
 800ed10:	d103      	bne.n	800ed1a <__ieee754_atan2+0x5a>
 800ed12:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed16:	f000 b89b 	b.w	800ee50 <atan>
 800ed1a:	17bc      	asrs	r4, r7, #30
 800ed1c:	f004 0402 	and.w	r4, r4, #2
 800ed20:	ea53 0909 	orrs.w	r9, r3, r9
 800ed24:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ed28:	d107      	bne.n	800ed3a <__ieee754_atan2+0x7a>
 800ed2a:	2c02      	cmp	r4, #2
 800ed2c:	d05f      	beq.n	800edee <__ieee754_atan2+0x12e>
 800ed2e:	2c03      	cmp	r4, #3
 800ed30:	d1e5      	bne.n	800ecfe <__ieee754_atan2+0x3e>
 800ed32:	a141      	add	r1, pc, #260	@ (adr r1, 800ee38 <__ieee754_atan2+0x178>)
 800ed34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed38:	e7e1      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800ed3a:	4315      	orrs	r5, r2
 800ed3c:	d106      	bne.n	800ed4c <__ieee754_atan2+0x8c>
 800ed3e:	f1be 0f00 	cmp.w	lr, #0
 800ed42:	da5f      	bge.n	800ee04 <__ieee754_atan2+0x144>
 800ed44:	a13e      	add	r1, pc, #248	@ (adr r1, 800ee40 <__ieee754_atan2+0x180>)
 800ed46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ed4a:	e7d8      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800ed4c:	4542      	cmp	r2, r8
 800ed4e:	d10f      	bne.n	800ed70 <__ieee754_atan2+0xb0>
 800ed50:	4293      	cmp	r3, r2
 800ed52:	f104 34ff 	add.w	r4, r4, #4294967295
 800ed56:	d107      	bne.n	800ed68 <__ieee754_atan2+0xa8>
 800ed58:	2c02      	cmp	r4, #2
 800ed5a:	d84c      	bhi.n	800edf6 <__ieee754_atan2+0x136>
 800ed5c:	4b34      	ldr	r3, [pc, #208]	@ (800ee30 <__ieee754_atan2+0x170>)
 800ed5e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ed62:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ed66:	e7ca      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800ed68:	2c02      	cmp	r4, #2
 800ed6a:	d848      	bhi.n	800edfe <__ieee754_atan2+0x13e>
 800ed6c:	4b31      	ldr	r3, [pc, #196]	@ (800ee34 <__ieee754_atan2+0x174>)
 800ed6e:	e7f6      	b.n	800ed5e <__ieee754_atan2+0x9e>
 800ed70:	4543      	cmp	r3, r8
 800ed72:	d0e4      	beq.n	800ed3e <__ieee754_atan2+0x7e>
 800ed74:	1a9b      	subs	r3, r3, r2
 800ed76:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800ed7a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ed7e:	da1e      	bge.n	800edbe <__ieee754_atan2+0xfe>
 800ed80:	2f00      	cmp	r7, #0
 800ed82:	da01      	bge.n	800ed88 <__ieee754_atan2+0xc8>
 800ed84:	323c      	adds	r2, #60	@ 0x3c
 800ed86:	db1e      	blt.n	800edc6 <__ieee754_atan2+0x106>
 800ed88:	4632      	mov	r2, r6
 800ed8a:	463b      	mov	r3, r7
 800ed8c:	f7f1 fd66 	bl	800085c <__aeabi_ddiv>
 800ed90:	ec41 0b10 	vmov	d0, r0, r1
 800ed94:	f000 f9f4 	bl	800f180 <fabs>
 800ed98:	f000 f85a 	bl	800ee50 <atan>
 800ed9c:	ec51 0b10 	vmov	r0, r1, d0
 800eda0:	2c01      	cmp	r4, #1
 800eda2:	d013      	beq.n	800edcc <__ieee754_atan2+0x10c>
 800eda4:	2c02      	cmp	r4, #2
 800eda6:	d015      	beq.n	800edd4 <__ieee754_atan2+0x114>
 800eda8:	2c00      	cmp	r4, #0
 800edaa:	d0a8      	beq.n	800ecfe <__ieee754_atan2+0x3e>
 800edac:	a318      	add	r3, pc, #96	@ (adr r3, 800ee10 <__ieee754_atan2+0x150>)
 800edae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edb2:	f7f1 fa71 	bl	8000298 <__aeabi_dsub>
 800edb6:	a318      	add	r3, pc, #96	@ (adr r3, 800ee18 <__ieee754_atan2+0x158>)
 800edb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edbc:	e014      	b.n	800ede8 <__ieee754_atan2+0x128>
 800edbe:	a118      	add	r1, pc, #96	@ (adr r1, 800ee20 <__ieee754_atan2+0x160>)
 800edc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edc4:	e7ec      	b.n	800eda0 <__ieee754_atan2+0xe0>
 800edc6:	2000      	movs	r0, #0
 800edc8:	2100      	movs	r1, #0
 800edca:	e7e9      	b.n	800eda0 <__ieee754_atan2+0xe0>
 800edcc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800edd0:	4619      	mov	r1, r3
 800edd2:	e794      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800edd4:	a30e      	add	r3, pc, #56	@ (adr r3, 800ee10 <__ieee754_atan2+0x150>)
 800edd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edda:	f7f1 fa5d 	bl	8000298 <__aeabi_dsub>
 800edde:	4602      	mov	r2, r0
 800ede0:	460b      	mov	r3, r1
 800ede2:	a10d      	add	r1, pc, #52	@ (adr r1, 800ee18 <__ieee754_atan2+0x158>)
 800ede4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ede8:	f7f1 fa56 	bl	8000298 <__aeabi_dsub>
 800edec:	e787      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800edee:	a10a      	add	r1, pc, #40	@ (adr r1, 800ee18 <__ieee754_atan2+0x158>)
 800edf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edf4:	e783      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800edf6:	a10c      	add	r1, pc, #48	@ (adr r1, 800ee28 <__ieee754_atan2+0x168>)
 800edf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800edfc:	e77f      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800edfe:	2000      	movs	r0, #0
 800ee00:	2100      	movs	r1, #0
 800ee02:	e77c      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800ee04:	a106      	add	r1, pc, #24	@ (adr r1, 800ee20 <__ieee754_atan2+0x160>)
 800ee06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee0a:	e778      	b.n	800ecfe <__ieee754_atan2+0x3e>
 800ee0c:	f3af 8000 	nop.w
 800ee10:	33145c07 	.word	0x33145c07
 800ee14:	3ca1a626 	.word	0x3ca1a626
 800ee18:	54442d18 	.word	0x54442d18
 800ee1c:	400921fb 	.word	0x400921fb
 800ee20:	54442d18 	.word	0x54442d18
 800ee24:	3ff921fb 	.word	0x3ff921fb
 800ee28:	54442d18 	.word	0x54442d18
 800ee2c:	3fe921fb 	.word	0x3fe921fb
 800ee30:	08011d70 	.word	0x08011d70
 800ee34:	08011d58 	.word	0x08011d58
 800ee38:	54442d18 	.word	0x54442d18
 800ee3c:	c00921fb 	.word	0xc00921fb
 800ee40:	54442d18 	.word	0x54442d18
 800ee44:	bff921fb 	.word	0xbff921fb
 800ee48:	7ff00000 	.word	0x7ff00000
 800ee4c:	00000000 	.word	0x00000000

0800ee50 <atan>:
 800ee50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee54:	ec55 4b10 	vmov	r4, r5, d0
 800ee58:	4bbf      	ldr	r3, [pc, #764]	@ (800f158 <atan+0x308>)
 800ee5a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ee5e:	429e      	cmp	r6, r3
 800ee60:	46ab      	mov	fp, r5
 800ee62:	d918      	bls.n	800ee96 <atan+0x46>
 800ee64:	4bbd      	ldr	r3, [pc, #756]	@ (800f15c <atan+0x30c>)
 800ee66:	429e      	cmp	r6, r3
 800ee68:	d801      	bhi.n	800ee6e <atan+0x1e>
 800ee6a:	d109      	bne.n	800ee80 <atan+0x30>
 800ee6c:	b144      	cbz	r4, 800ee80 <atan+0x30>
 800ee6e:	4622      	mov	r2, r4
 800ee70:	462b      	mov	r3, r5
 800ee72:	4620      	mov	r0, r4
 800ee74:	4629      	mov	r1, r5
 800ee76:	f7f1 fa11 	bl	800029c <__adddf3>
 800ee7a:	4604      	mov	r4, r0
 800ee7c:	460d      	mov	r5, r1
 800ee7e:	e006      	b.n	800ee8e <atan+0x3e>
 800ee80:	f1bb 0f00 	cmp.w	fp, #0
 800ee84:	f340 812b 	ble.w	800f0de <atan+0x28e>
 800ee88:	a597      	add	r5, pc, #604	@ (adr r5, 800f0e8 <atan+0x298>)
 800ee8a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ee8e:	ec45 4b10 	vmov	d0, r4, r5
 800ee92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee96:	4bb2      	ldr	r3, [pc, #712]	@ (800f160 <atan+0x310>)
 800ee98:	429e      	cmp	r6, r3
 800ee9a:	d813      	bhi.n	800eec4 <atan+0x74>
 800ee9c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800eea0:	429e      	cmp	r6, r3
 800eea2:	d80c      	bhi.n	800eebe <atan+0x6e>
 800eea4:	a392      	add	r3, pc, #584	@ (adr r3, 800f0f0 <atan+0x2a0>)
 800eea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeaa:	4620      	mov	r0, r4
 800eeac:	4629      	mov	r1, r5
 800eeae:	f7f1 f9f5 	bl	800029c <__adddf3>
 800eeb2:	4bac      	ldr	r3, [pc, #688]	@ (800f164 <atan+0x314>)
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	f7f1 fe37 	bl	8000b28 <__aeabi_dcmpgt>
 800eeba:	2800      	cmp	r0, #0
 800eebc:	d1e7      	bne.n	800ee8e <atan+0x3e>
 800eebe:	f04f 3aff 	mov.w	sl, #4294967295
 800eec2:	e029      	b.n	800ef18 <atan+0xc8>
 800eec4:	f000 f95c 	bl	800f180 <fabs>
 800eec8:	4ba7      	ldr	r3, [pc, #668]	@ (800f168 <atan+0x318>)
 800eeca:	429e      	cmp	r6, r3
 800eecc:	ec55 4b10 	vmov	r4, r5, d0
 800eed0:	f200 80bc 	bhi.w	800f04c <atan+0x1fc>
 800eed4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800eed8:	429e      	cmp	r6, r3
 800eeda:	f200 809e 	bhi.w	800f01a <atan+0x1ca>
 800eede:	4622      	mov	r2, r4
 800eee0:	462b      	mov	r3, r5
 800eee2:	4620      	mov	r0, r4
 800eee4:	4629      	mov	r1, r5
 800eee6:	f7f1 f9d9 	bl	800029c <__adddf3>
 800eeea:	4b9e      	ldr	r3, [pc, #632]	@ (800f164 <atan+0x314>)
 800eeec:	2200      	movs	r2, #0
 800eeee:	f7f1 f9d3 	bl	8000298 <__aeabi_dsub>
 800eef2:	2200      	movs	r2, #0
 800eef4:	4606      	mov	r6, r0
 800eef6:	460f      	mov	r7, r1
 800eef8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800eefc:	4620      	mov	r0, r4
 800eefe:	4629      	mov	r1, r5
 800ef00:	f7f1 f9cc 	bl	800029c <__adddf3>
 800ef04:	4602      	mov	r2, r0
 800ef06:	460b      	mov	r3, r1
 800ef08:	4630      	mov	r0, r6
 800ef0a:	4639      	mov	r1, r7
 800ef0c:	f7f1 fca6 	bl	800085c <__aeabi_ddiv>
 800ef10:	f04f 0a00 	mov.w	sl, #0
 800ef14:	4604      	mov	r4, r0
 800ef16:	460d      	mov	r5, r1
 800ef18:	4622      	mov	r2, r4
 800ef1a:	462b      	mov	r3, r5
 800ef1c:	4620      	mov	r0, r4
 800ef1e:	4629      	mov	r1, r5
 800ef20:	f7f1 fb72 	bl	8000608 <__aeabi_dmul>
 800ef24:	4602      	mov	r2, r0
 800ef26:	460b      	mov	r3, r1
 800ef28:	4680      	mov	r8, r0
 800ef2a:	4689      	mov	r9, r1
 800ef2c:	f7f1 fb6c 	bl	8000608 <__aeabi_dmul>
 800ef30:	a371      	add	r3, pc, #452	@ (adr r3, 800f0f8 <atan+0x2a8>)
 800ef32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef36:	4606      	mov	r6, r0
 800ef38:	460f      	mov	r7, r1
 800ef3a:	f7f1 fb65 	bl	8000608 <__aeabi_dmul>
 800ef3e:	a370      	add	r3, pc, #448	@ (adr r3, 800f100 <atan+0x2b0>)
 800ef40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef44:	f7f1 f9aa 	bl	800029c <__adddf3>
 800ef48:	4632      	mov	r2, r6
 800ef4a:	463b      	mov	r3, r7
 800ef4c:	f7f1 fb5c 	bl	8000608 <__aeabi_dmul>
 800ef50:	a36d      	add	r3, pc, #436	@ (adr r3, 800f108 <atan+0x2b8>)
 800ef52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef56:	f7f1 f9a1 	bl	800029c <__adddf3>
 800ef5a:	4632      	mov	r2, r6
 800ef5c:	463b      	mov	r3, r7
 800ef5e:	f7f1 fb53 	bl	8000608 <__aeabi_dmul>
 800ef62:	a36b      	add	r3, pc, #428	@ (adr r3, 800f110 <atan+0x2c0>)
 800ef64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef68:	f7f1 f998 	bl	800029c <__adddf3>
 800ef6c:	4632      	mov	r2, r6
 800ef6e:	463b      	mov	r3, r7
 800ef70:	f7f1 fb4a 	bl	8000608 <__aeabi_dmul>
 800ef74:	a368      	add	r3, pc, #416	@ (adr r3, 800f118 <atan+0x2c8>)
 800ef76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef7a:	f7f1 f98f 	bl	800029c <__adddf3>
 800ef7e:	4632      	mov	r2, r6
 800ef80:	463b      	mov	r3, r7
 800ef82:	f7f1 fb41 	bl	8000608 <__aeabi_dmul>
 800ef86:	a366      	add	r3, pc, #408	@ (adr r3, 800f120 <atan+0x2d0>)
 800ef88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef8c:	f7f1 f986 	bl	800029c <__adddf3>
 800ef90:	4642      	mov	r2, r8
 800ef92:	464b      	mov	r3, r9
 800ef94:	f7f1 fb38 	bl	8000608 <__aeabi_dmul>
 800ef98:	a363      	add	r3, pc, #396	@ (adr r3, 800f128 <atan+0x2d8>)
 800ef9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef9e:	4680      	mov	r8, r0
 800efa0:	4689      	mov	r9, r1
 800efa2:	4630      	mov	r0, r6
 800efa4:	4639      	mov	r1, r7
 800efa6:	f7f1 fb2f 	bl	8000608 <__aeabi_dmul>
 800efaa:	a361      	add	r3, pc, #388	@ (adr r3, 800f130 <atan+0x2e0>)
 800efac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb0:	f7f1 f972 	bl	8000298 <__aeabi_dsub>
 800efb4:	4632      	mov	r2, r6
 800efb6:	463b      	mov	r3, r7
 800efb8:	f7f1 fb26 	bl	8000608 <__aeabi_dmul>
 800efbc:	a35e      	add	r3, pc, #376	@ (adr r3, 800f138 <atan+0x2e8>)
 800efbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc2:	f7f1 f969 	bl	8000298 <__aeabi_dsub>
 800efc6:	4632      	mov	r2, r6
 800efc8:	463b      	mov	r3, r7
 800efca:	f7f1 fb1d 	bl	8000608 <__aeabi_dmul>
 800efce:	a35c      	add	r3, pc, #368	@ (adr r3, 800f140 <atan+0x2f0>)
 800efd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efd4:	f7f1 f960 	bl	8000298 <__aeabi_dsub>
 800efd8:	4632      	mov	r2, r6
 800efda:	463b      	mov	r3, r7
 800efdc:	f7f1 fb14 	bl	8000608 <__aeabi_dmul>
 800efe0:	a359      	add	r3, pc, #356	@ (adr r3, 800f148 <atan+0x2f8>)
 800efe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe6:	f7f1 f957 	bl	8000298 <__aeabi_dsub>
 800efea:	4632      	mov	r2, r6
 800efec:	463b      	mov	r3, r7
 800efee:	f7f1 fb0b 	bl	8000608 <__aeabi_dmul>
 800eff2:	4602      	mov	r2, r0
 800eff4:	460b      	mov	r3, r1
 800eff6:	4640      	mov	r0, r8
 800eff8:	4649      	mov	r1, r9
 800effa:	f7f1 f94f 	bl	800029c <__adddf3>
 800effe:	4622      	mov	r2, r4
 800f000:	462b      	mov	r3, r5
 800f002:	f7f1 fb01 	bl	8000608 <__aeabi_dmul>
 800f006:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f00a:	4602      	mov	r2, r0
 800f00c:	460b      	mov	r3, r1
 800f00e:	d148      	bne.n	800f0a2 <atan+0x252>
 800f010:	4620      	mov	r0, r4
 800f012:	4629      	mov	r1, r5
 800f014:	f7f1 f940 	bl	8000298 <__aeabi_dsub>
 800f018:	e72f      	b.n	800ee7a <atan+0x2a>
 800f01a:	4b52      	ldr	r3, [pc, #328]	@ (800f164 <atan+0x314>)
 800f01c:	2200      	movs	r2, #0
 800f01e:	4620      	mov	r0, r4
 800f020:	4629      	mov	r1, r5
 800f022:	f7f1 f939 	bl	8000298 <__aeabi_dsub>
 800f026:	4b4f      	ldr	r3, [pc, #316]	@ (800f164 <atan+0x314>)
 800f028:	4606      	mov	r6, r0
 800f02a:	460f      	mov	r7, r1
 800f02c:	2200      	movs	r2, #0
 800f02e:	4620      	mov	r0, r4
 800f030:	4629      	mov	r1, r5
 800f032:	f7f1 f933 	bl	800029c <__adddf3>
 800f036:	4602      	mov	r2, r0
 800f038:	460b      	mov	r3, r1
 800f03a:	4630      	mov	r0, r6
 800f03c:	4639      	mov	r1, r7
 800f03e:	f7f1 fc0d 	bl	800085c <__aeabi_ddiv>
 800f042:	f04f 0a01 	mov.w	sl, #1
 800f046:	4604      	mov	r4, r0
 800f048:	460d      	mov	r5, r1
 800f04a:	e765      	b.n	800ef18 <atan+0xc8>
 800f04c:	4b47      	ldr	r3, [pc, #284]	@ (800f16c <atan+0x31c>)
 800f04e:	429e      	cmp	r6, r3
 800f050:	d21c      	bcs.n	800f08c <atan+0x23c>
 800f052:	4b47      	ldr	r3, [pc, #284]	@ (800f170 <atan+0x320>)
 800f054:	2200      	movs	r2, #0
 800f056:	4620      	mov	r0, r4
 800f058:	4629      	mov	r1, r5
 800f05a:	f7f1 f91d 	bl	8000298 <__aeabi_dsub>
 800f05e:	4b44      	ldr	r3, [pc, #272]	@ (800f170 <atan+0x320>)
 800f060:	4606      	mov	r6, r0
 800f062:	460f      	mov	r7, r1
 800f064:	2200      	movs	r2, #0
 800f066:	4620      	mov	r0, r4
 800f068:	4629      	mov	r1, r5
 800f06a:	f7f1 facd 	bl	8000608 <__aeabi_dmul>
 800f06e:	4b3d      	ldr	r3, [pc, #244]	@ (800f164 <atan+0x314>)
 800f070:	2200      	movs	r2, #0
 800f072:	f7f1 f913 	bl	800029c <__adddf3>
 800f076:	4602      	mov	r2, r0
 800f078:	460b      	mov	r3, r1
 800f07a:	4630      	mov	r0, r6
 800f07c:	4639      	mov	r1, r7
 800f07e:	f7f1 fbed 	bl	800085c <__aeabi_ddiv>
 800f082:	f04f 0a02 	mov.w	sl, #2
 800f086:	4604      	mov	r4, r0
 800f088:	460d      	mov	r5, r1
 800f08a:	e745      	b.n	800ef18 <atan+0xc8>
 800f08c:	4622      	mov	r2, r4
 800f08e:	462b      	mov	r3, r5
 800f090:	4938      	ldr	r1, [pc, #224]	@ (800f174 <atan+0x324>)
 800f092:	2000      	movs	r0, #0
 800f094:	f7f1 fbe2 	bl	800085c <__aeabi_ddiv>
 800f098:	f04f 0a03 	mov.w	sl, #3
 800f09c:	4604      	mov	r4, r0
 800f09e:	460d      	mov	r5, r1
 800f0a0:	e73a      	b.n	800ef18 <atan+0xc8>
 800f0a2:	4b35      	ldr	r3, [pc, #212]	@ (800f178 <atan+0x328>)
 800f0a4:	4e35      	ldr	r6, [pc, #212]	@ (800f17c <atan+0x32c>)
 800f0a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ae:	f7f1 f8f3 	bl	8000298 <__aeabi_dsub>
 800f0b2:	4622      	mov	r2, r4
 800f0b4:	462b      	mov	r3, r5
 800f0b6:	f7f1 f8ef 	bl	8000298 <__aeabi_dsub>
 800f0ba:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f0be:	4602      	mov	r2, r0
 800f0c0:	460b      	mov	r3, r1
 800f0c2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f0c6:	f7f1 f8e7 	bl	8000298 <__aeabi_dsub>
 800f0ca:	f1bb 0f00 	cmp.w	fp, #0
 800f0ce:	4604      	mov	r4, r0
 800f0d0:	460d      	mov	r5, r1
 800f0d2:	f6bf aedc 	bge.w	800ee8e <atan+0x3e>
 800f0d6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f0da:	461d      	mov	r5, r3
 800f0dc:	e6d7      	b.n	800ee8e <atan+0x3e>
 800f0de:	a51c      	add	r5, pc, #112	@ (adr r5, 800f150 <atan+0x300>)
 800f0e0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f0e4:	e6d3      	b.n	800ee8e <atan+0x3e>
 800f0e6:	bf00      	nop
 800f0e8:	54442d18 	.word	0x54442d18
 800f0ec:	3ff921fb 	.word	0x3ff921fb
 800f0f0:	8800759c 	.word	0x8800759c
 800f0f4:	7e37e43c 	.word	0x7e37e43c
 800f0f8:	e322da11 	.word	0xe322da11
 800f0fc:	3f90ad3a 	.word	0x3f90ad3a
 800f100:	24760deb 	.word	0x24760deb
 800f104:	3fa97b4b 	.word	0x3fa97b4b
 800f108:	a0d03d51 	.word	0xa0d03d51
 800f10c:	3fb10d66 	.word	0x3fb10d66
 800f110:	c54c206e 	.word	0xc54c206e
 800f114:	3fb745cd 	.word	0x3fb745cd
 800f118:	920083ff 	.word	0x920083ff
 800f11c:	3fc24924 	.word	0x3fc24924
 800f120:	5555550d 	.word	0x5555550d
 800f124:	3fd55555 	.word	0x3fd55555
 800f128:	2c6a6c2f 	.word	0x2c6a6c2f
 800f12c:	bfa2b444 	.word	0xbfa2b444
 800f130:	52defd9a 	.word	0x52defd9a
 800f134:	3fadde2d 	.word	0x3fadde2d
 800f138:	af749a6d 	.word	0xaf749a6d
 800f13c:	3fb3b0f2 	.word	0x3fb3b0f2
 800f140:	fe231671 	.word	0xfe231671
 800f144:	3fbc71c6 	.word	0x3fbc71c6
 800f148:	9998ebc4 	.word	0x9998ebc4
 800f14c:	3fc99999 	.word	0x3fc99999
 800f150:	54442d18 	.word	0x54442d18
 800f154:	bff921fb 	.word	0xbff921fb
 800f158:	440fffff 	.word	0x440fffff
 800f15c:	7ff00000 	.word	0x7ff00000
 800f160:	3fdbffff 	.word	0x3fdbffff
 800f164:	3ff00000 	.word	0x3ff00000
 800f168:	3ff2ffff 	.word	0x3ff2ffff
 800f16c:	40038000 	.word	0x40038000
 800f170:	3ff80000 	.word	0x3ff80000
 800f174:	bff00000 	.word	0xbff00000
 800f178:	08011d88 	.word	0x08011d88
 800f17c:	08011da8 	.word	0x08011da8

0800f180 <fabs>:
 800f180:	ec51 0b10 	vmov	r0, r1, d0
 800f184:	4602      	mov	r2, r0
 800f186:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f18a:	ec43 2b10 	vmov	d0, r2, r3
 800f18e:	4770      	bx	lr

0800f190 <abort>:
 800f190:	b508      	push	{r3, lr}
 800f192:	2006      	movs	r0, #6
 800f194:	f000 ff4c 	bl	8010030 <raise>
 800f198:	2001      	movs	r0, #1
 800f19a:	f7f3 fbe7 	bl	800296c <_exit>
	...

0800f1a0 <malloc>:
 800f1a0:	4b02      	ldr	r3, [pc, #8]	@ (800f1ac <malloc+0xc>)
 800f1a2:	4601      	mov	r1, r0
 800f1a4:	6818      	ldr	r0, [r3, #0]
 800f1a6:	f000 b825 	b.w	800f1f4 <_malloc_r>
 800f1aa:	bf00      	nop
 800f1ac:	2000012c 	.word	0x2000012c

0800f1b0 <sbrk_aligned>:
 800f1b0:	b570      	push	{r4, r5, r6, lr}
 800f1b2:	4e0f      	ldr	r6, [pc, #60]	@ (800f1f0 <sbrk_aligned+0x40>)
 800f1b4:	460c      	mov	r4, r1
 800f1b6:	6831      	ldr	r1, [r6, #0]
 800f1b8:	4605      	mov	r5, r0
 800f1ba:	b911      	cbnz	r1, 800f1c2 <sbrk_aligned+0x12>
 800f1bc:	f000 ff8c 	bl	80100d8 <_sbrk_r>
 800f1c0:	6030      	str	r0, [r6, #0]
 800f1c2:	4621      	mov	r1, r4
 800f1c4:	4628      	mov	r0, r5
 800f1c6:	f000 ff87 	bl	80100d8 <_sbrk_r>
 800f1ca:	1c43      	adds	r3, r0, #1
 800f1cc:	d103      	bne.n	800f1d6 <sbrk_aligned+0x26>
 800f1ce:	f04f 34ff 	mov.w	r4, #4294967295
 800f1d2:	4620      	mov	r0, r4
 800f1d4:	bd70      	pop	{r4, r5, r6, pc}
 800f1d6:	1cc4      	adds	r4, r0, #3
 800f1d8:	f024 0403 	bic.w	r4, r4, #3
 800f1dc:	42a0      	cmp	r0, r4
 800f1de:	d0f8      	beq.n	800f1d2 <sbrk_aligned+0x22>
 800f1e0:	1a21      	subs	r1, r4, r0
 800f1e2:	4628      	mov	r0, r5
 800f1e4:	f000 ff78 	bl	80100d8 <_sbrk_r>
 800f1e8:	3001      	adds	r0, #1
 800f1ea:	d1f2      	bne.n	800f1d2 <sbrk_aligned+0x22>
 800f1ec:	e7ef      	b.n	800f1ce <sbrk_aligned+0x1e>
 800f1ee:	bf00      	nop
 800f1f0:	20002158 	.word	0x20002158

0800f1f4 <_malloc_r>:
 800f1f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f1f8:	1ccd      	adds	r5, r1, #3
 800f1fa:	f025 0503 	bic.w	r5, r5, #3
 800f1fe:	3508      	adds	r5, #8
 800f200:	2d0c      	cmp	r5, #12
 800f202:	bf38      	it	cc
 800f204:	250c      	movcc	r5, #12
 800f206:	2d00      	cmp	r5, #0
 800f208:	4606      	mov	r6, r0
 800f20a:	db01      	blt.n	800f210 <_malloc_r+0x1c>
 800f20c:	42a9      	cmp	r1, r5
 800f20e:	d904      	bls.n	800f21a <_malloc_r+0x26>
 800f210:	230c      	movs	r3, #12
 800f212:	6033      	str	r3, [r6, #0]
 800f214:	2000      	movs	r0, #0
 800f216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f21a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f2f0 <_malloc_r+0xfc>
 800f21e:	f000 f869 	bl	800f2f4 <__malloc_lock>
 800f222:	f8d8 3000 	ldr.w	r3, [r8]
 800f226:	461c      	mov	r4, r3
 800f228:	bb44      	cbnz	r4, 800f27c <_malloc_r+0x88>
 800f22a:	4629      	mov	r1, r5
 800f22c:	4630      	mov	r0, r6
 800f22e:	f7ff ffbf 	bl	800f1b0 <sbrk_aligned>
 800f232:	1c43      	adds	r3, r0, #1
 800f234:	4604      	mov	r4, r0
 800f236:	d158      	bne.n	800f2ea <_malloc_r+0xf6>
 800f238:	f8d8 4000 	ldr.w	r4, [r8]
 800f23c:	4627      	mov	r7, r4
 800f23e:	2f00      	cmp	r7, #0
 800f240:	d143      	bne.n	800f2ca <_malloc_r+0xd6>
 800f242:	2c00      	cmp	r4, #0
 800f244:	d04b      	beq.n	800f2de <_malloc_r+0xea>
 800f246:	6823      	ldr	r3, [r4, #0]
 800f248:	4639      	mov	r1, r7
 800f24a:	4630      	mov	r0, r6
 800f24c:	eb04 0903 	add.w	r9, r4, r3
 800f250:	f000 ff42 	bl	80100d8 <_sbrk_r>
 800f254:	4581      	cmp	r9, r0
 800f256:	d142      	bne.n	800f2de <_malloc_r+0xea>
 800f258:	6821      	ldr	r1, [r4, #0]
 800f25a:	1a6d      	subs	r5, r5, r1
 800f25c:	4629      	mov	r1, r5
 800f25e:	4630      	mov	r0, r6
 800f260:	f7ff ffa6 	bl	800f1b0 <sbrk_aligned>
 800f264:	3001      	adds	r0, #1
 800f266:	d03a      	beq.n	800f2de <_malloc_r+0xea>
 800f268:	6823      	ldr	r3, [r4, #0]
 800f26a:	442b      	add	r3, r5
 800f26c:	6023      	str	r3, [r4, #0]
 800f26e:	f8d8 3000 	ldr.w	r3, [r8]
 800f272:	685a      	ldr	r2, [r3, #4]
 800f274:	bb62      	cbnz	r2, 800f2d0 <_malloc_r+0xdc>
 800f276:	f8c8 7000 	str.w	r7, [r8]
 800f27a:	e00f      	b.n	800f29c <_malloc_r+0xa8>
 800f27c:	6822      	ldr	r2, [r4, #0]
 800f27e:	1b52      	subs	r2, r2, r5
 800f280:	d420      	bmi.n	800f2c4 <_malloc_r+0xd0>
 800f282:	2a0b      	cmp	r2, #11
 800f284:	d917      	bls.n	800f2b6 <_malloc_r+0xc2>
 800f286:	1961      	adds	r1, r4, r5
 800f288:	42a3      	cmp	r3, r4
 800f28a:	6025      	str	r5, [r4, #0]
 800f28c:	bf18      	it	ne
 800f28e:	6059      	strne	r1, [r3, #4]
 800f290:	6863      	ldr	r3, [r4, #4]
 800f292:	bf08      	it	eq
 800f294:	f8c8 1000 	streq.w	r1, [r8]
 800f298:	5162      	str	r2, [r4, r5]
 800f29a:	604b      	str	r3, [r1, #4]
 800f29c:	4630      	mov	r0, r6
 800f29e:	f000 f82f 	bl	800f300 <__malloc_unlock>
 800f2a2:	f104 000b 	add.w	r0, r4, #11
 800f2a6:	1d23      	adds	r3, r4, #4
 800f2a8:	f020 0007 	bic.w	r0, r0, #7
 800f2ac:	1ac2      	subs	r2, r0, r3
 800f2ae:	bf1c      	itt	ne
 800f2b0:	1a1b      	subne	r3, r3, r0
 800f2b2:	50a3      	strne	r3, [r4, r2]
 800f2b4:	e7af      	b.n	800f216 <_malloc_r+0x22>
 800f2b6:	6862      	ldr	r2, [r4, #4]
 800f2b8:	42a3      	cmp	r3, r4
 800f2ba:	bf0c      	ite	eq
 800f2bc:	f8c8 2000 	streq.w	r2, [r8]
 800f2c0:	605a      	strne	r2, [r3, #4]
 800f2c2:	e7eb      	b.n	800f29c <_malloc_r+0xa8>
 800f2c4:	4623      	mov	r3, r4
 800f2c6:	6864      	ldr	r4, [r4, #4]
 800f2c8:	e7ae      	b.n	800f228 <_malloc_r+0x34>
 800f2ca:	463c      	mov	r4, r7
 800f2cc:	687f      	ldr	r7, [r7, #4]
 800f2ce:	e7b6      	b.n	800f23e <_malloc_r+0x4a>
 800f2d0:	461a      	mov	r2, r3
 800f2d2:	685b      	ldr	r3, [r3, #4]
 800f2d4:	42a3      	cmp	r3, r4
 800f2d6:	d1fb      	bne.n	800f2d0 <_malloc_r+0xdc>
 800f2d8:	2300      	movs	r3, #0
 800f2da:	6053      	str	r3, [r2, #4]
 800f2dc:	e7de      	b.n	800f29c <_malloc_r+0xa8>
 800f2de:	230c      	movs	r3, #12
 800f2e0:	6033      	str	r3, [r6, #0]
 800f2e2:	4630      	mov	r0, r6
 800f2e4:	f000 f80c 	bl	800f300 <__malloc_unlock>
 800f2e8:	e794      	b.n	800f214 <_malloc_r+0x20>
 800f2ea:	6005      	str	r5, [r0, #0]
 800f2ec:	e7d6      	b.n	800f29c <_malloc_r+0xa8>
 800f2ee:	bf00      	nop
 800f2f0:	2000215c 	.word	0x2000215c

0800f2f4 <__malloc_lock>:
 800f2f4:	4801      	ldr	r0, [pc, #4]	@ (800f2fc <__malloc_lock+0x8>)
 800f2f6:	f000 bf3c 	b.w	8010172 <__retarget_lock_acquire_recursive>
 800f2fa:	bf00      	nop
 800f2fc:	200022a0 	.word	0x200022a0

0800f300 <__malloc_unlock>:
 800f300:	4801      	ldr	r0, [pc, #4]	@ (800f308 <__malloc_unlock+0x8>)
 800f302:	f000 bf37 	b.w	8010174 <__retarget_lock_release_recursive>
 800f306:	bf00      	nop
 800f308:	200022a0 	.word	0x200022a0

0800f30c <__cvt>:
 800f30c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f310:	ec57 6b10 	vmov	r6, r7, d0
 800f314:	2f00      	cmp	r7, #0
 800f316:	460c      	mov	r4, r1
 800f318:	4619      	mov	r1, r3
 800f31a:	463b      	mov	r3, r7
 800f31c:	bfbb      	ittet	lt
 800f31e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f322:	461f      	movlt	r7, r3
 800f324:	2300      	movge	r3, #0
 800f326:	232d      	movlt	r3, #45	@ 0x2d
 800f328:	700b      	strb	r3, [r1, #0]
 800f32a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f32c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f330:	4691      	mov	r9, r2
 800f332:	f023 0820 	bic.w	r8, r3, #32
 800f336:	bfbc      	itt	lt
 800f338:	4632      	movlt	r2, r6
 800f33a:	4616      	movlt	r6, r2
 800f33c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f340:	d005      	beq.n	800f34e <__cvt+0x42>
 800f342:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f346:	d100      	bne.n	800f34a <__cvt+0x3e>
 800f348:	3401      	adds	r4, #1
 800f34a:	2102      	movs	r1, #2
 800f34c:	e000      	b.n	800f350 <__cvt+0x44>
 800f34e:	2103      	movs	r1, #3
 800f350:	ab03      	add	r3, sp, #12
 800f352:	9301      	str	r3, [sp, #4]
 800f354:	ab02      	add	r3, sp, #8
 800f356:	9300      	str	r3, [sp, #0]
 800f358:	ec47 6b10 	vmov	d0, r6, r7
 800f35c:	4653      	mov	r3, sl
 800f35e:	4622      	mov	r2, r4
 800f360:	f000 ff92 	bl	8010288 <_dtoa_r>
 800f364:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f368:	4605      	mov	r5, r0
 800f36a:	d119      	bne.n	800f3a0 <__cvt+0x94>
 800f36c:	f019 0f01 	tst.w	r9, #1
 800f370:	d00e      	beq.n	800f390 <__cvt+0x84>
 800f372:	eb00 0904 	add.w	r9, r0, r4
 800f376:	2200      	movs	r2, #0
 800f378:	2300      	movs	r3, #0
 800f37a:	4630      	mov	r0, r6
 800f37c:	4639      	mov	r1, r7
 800f37e:	f7f1 fbab 	bl	8000ad8 <__aeabi_dcmpeq>
 800f382:	b108      	cbz	r0, 800f388 <__cvt+0x7c>
 800f384:	f8cd 900c 	str.w	r9, [sp, #12]
 800f388:	2230      	movs	r2, #48	@ 0x30
 800f38a:	9b03      	ldr	r3, [sp, #12]
 800f38c:	454b      	cmp	r3, r9
 800f38e:	d31e      	bcc.n	800f3ce <__cvt+0xc2>
 800f390:	9b03      	ldr	r3, [sp, #12]
 800f392:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f394:	1b5b      	subs	r3, r3, r5
 800f396:	4628      	mov	r0, r5
 800f398:	6013      	str	r3, [r2, #0]
 800f39a:	b004      	add	sp, #16
 800f39c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f3a4:	eb00 0904 	add.w	r9, r0, r4
 800f3a8:	d1e5      	bne.n	800f376 <__cvt+0x6a>
 800f3aa:	7803      	ldrb	r3, [r0, #0]
 800f3ac:	2b30      	cmp	r3, #48	@ 0x30
 800f3ae:	d10a      	bne.n	800f3c6 <__cvt+0xba>
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	4630      	mov	r0, r6
 800f3b6:	4639      	mov	r1, r7
 800f3b8:	f7f1 fb8e 	bl	8000ad8 <__aeabi_dcmpeq>
 800f3bc:	b918      	cbnz	r0, 800f3c6 <__cvt+0xba>
 800f3be:	f1c4 0401 	rsb	r4, r4, #1
 800f3c2:	f8ca 4000 	str.w	r4, [sl]
 800f3c6:	f8da 3000 	ldr.w	r3, [sl]
 800f3ca:	4499      	add	r9, r3
 800f3cc:	e7d3      	b.n	800f376 <__cvt+0x6a>
 800f3ce:	1c59      	adds	r1, r3, #1
 800f3d0:	9103      	str	r1, [sp, #12]
 800f3d2:	701a      	strb	r2, [r3, #0]
 800f3d4:	e7d9      	b.n	800f38a <__cvt+0x7e>

0800f3d6 <__exponent>:
 800f3d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3d8:	2900      	cmp	r1, #0
 800f3da:	bfba      	itte	lt
 800f3dc:	4249      	neglt	r1, r1
 800f3de:	232d      	movlt	r3, #45	@ 0x2d
 800f3e0:	232b      	movge	r3, #43	@ 0x2b
 800f3e2:	2909      	cmp	r1, #9
 800f3e4:	7002      	strb	r2, [r0, #0]
 800f3e6:	7043      	strb	r3, [r0, #1]
 800f3e8:	dd29      	ble.n	800f43e <__exponent+0x68>
 800f3ea:	f10d 0307 	add.w	r3, sp, #7
 800f3ee:	461d      	mov	r5, r3
 800f3f0:	270a      	movs	r7, #10
 800f3f2:	461a      	mov	r2, r3
 800f3f4:	fbb1 f6f7 	udiv	r6, r1, r7
 800f3f8:	fb07 1416 	mls	r4, r7, r6, r1
 800f3fc:	3430      	adds	r4, #48	@ 0x30
 800f3fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f402:	460c      	mov	r4, r1
 800f404:	2c63      	cmp	r4, #99	@ 0x63
 800f406:	f103 33ff 	add.w	r3, r3, #4294967295
 800f40a:	4631      	mov	r1, r6
 800f40c:	dcf1      	bgt.n	800f3f2 <__exponent+0x1c>
 800f40e:	3130      	adds	r1, #48	@ 0x30
 800f410:	1e94      	subs	r4, r2, #2
 800f412:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f416:	1c41      	adds	r1, r0, #1
 800f418:	4623      	mov	r3, r4
 800f41a:	42ab      	cmp	r3, r5
 800f41c:	d30a      	bcc.n	800f434 <__exponent+0x5e>
 800f41e:	f10d 0309 	add.w	r3, sp, #9
 800f422:	1a9b      	subs	r3, r3, r2
 800f424:	42ac      	cmp	r4, r5
 800f426:	bf88      	it	hi
 800f428:	2300      	movhi	r3, #0
 800f42a:	3302      	adds	r3, #2
 800f42c:	4403      	add	r3, r0
 800f42e:	1a18      	subs	r0, r3, r0
 800f430:	b003      	add	sp, #12
 800f432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f434:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f438:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f43c:	e7ed      	b.n	800f41a <__exponent+0x44>
 800f43e:	2330      	movs	r3, #48	@ 0x30
 800f440:	3130      	adds	r1, #48	@ 0x30
 800f442:	7083      	strb	r3, [r0, #2]
 800f444:	70c1      	strb	r1, [r0, #3]
 800f446:	1d03      	adds	r3, r0, #4
 800f448:	e7f1      	b.n	800f42e <__exponent+0x58>
	...

0800f44c <_printf_float>:
 800f44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f450:	b08d      	sub	sp, #52	@ 0x34
 800f452:	460c      	mov	r4, r1
 800f454:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f458:	4616      	mov	r6, r2
 800f45a:	461f      	mov	r7, r3
 800f45c:	4605      	mov	r5, r0
 800f45e:	f000 fdef 	bl	8010040 <_localeconv_r>
 800f462:	6803      	ldr	r3, [r0, #0]
 800f464:	9304      	str	r3, [sp, #16]
 800f466:	4618      	mov	r0, r3
 800f468:	f7f0 ff0a 	bl	8000280 <strlen>
 800f46c:	2300      	movs	r3, #0
 800f46e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f470:	f8d8 3000 	ldr.w	r3, [r8]
 800f474:	9005      	str	r0, [sp, #20]
 800f476:	3307      	adds	r3, #7
 800f478:	f023 0307 	bic.w	r3, r3, #7
 800f47c:	f103 0208 	add.w	r2, r3, #8
 800f480:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f484:	f8d4 b000 	ldr.w	fp, [r4]
 800f488:	f8c8 2000 	str.w	r2, [r8]
 800f48c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f490:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f494:	9307      	str	r3, [sp, #28]
 800f496:	f8cd 8018 	str.w	r8, [sp, #24]
 800f49a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f49e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f4a2:	4b9c      	ldr	r3, [pc, #624]	@ (800f714 <_printf_float+0x2c8>)
 800f4a4:	f04f 32ff 	mov.w	r2, #4294967295
 800f4a8:	f7f1 fb48 	bl	8000b3c <__aeabi_dcmpun>
 800f4ac:	bb70      	cbnz	r0, 800f50c <_printf_float+0xc0>
 800f4ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f4b2:	4b98      	ldr	r3, [pc, #608]	@ (800f714 <_printf_float+0x2c8>)
 800f4b4:	f04f 32ff 	mov.w	r2, #4294967295
 800f4b8:	f7f1 fb22 	bl	8000b00 <__aeabi_dcmple>
 800f4bc:	bb30      	cbnz	r0, 800f50c <_printf_float+0xc0>
 800f4be:	2200      	movs	r2, #0
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	4640      	mov	r0, r8
 800f4c4:	4649      	mov	r1, r9
 800f4c6:	f7f1 fb11 	bl	8000aec <__aeabi_dcmplt>
 800f4ca:	b110      	cbz	r0, 800f4d2 <_printf_float+0x86>
 800f4cc:	232d      	movs	r3, #45	@ 0x2d
 800f4ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f4d2:	4a91      	ldr	r2, [pc, #580]	@ (800f718 <_printf_float+0x2cc>)
 800f4d4:	4b91      	ldr	r3, [pc, #580]	@ (800f71c <_printf_float+0x2d0>)
 800f4d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f4da:	bf94      	ite	ls
 800f4dc:	4690      	movls	r8, r2
 800f4de:	4698      	movhi	r8, r3
 800f4e0:	2303      	movs	r3, #3
 800f4e2:	6123      	str	r3, [r4, #16]
 800f4e4:	f02b 0304 	bic.w	r3, fp, #4
 800f4e8:	6023      	str	r3, [r4, #0]
 800f4ea:	f04f 0900 	mov.w	r9, #0
 800f4ee:	9700      	str	r7, [sp, #0]
 800f4f0:	4633      	mov	r3, r6
 800f4f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f4f4:	4621      	mov	r1, r4
 800f4f6:	4628      	mov	r0, r5
 800f4f8:	f000 f9d2 	bl	800f8a0 <_printf_common>
 800f4fc:	3001      	adds	r0, #1
 800f4fe:	f040 808d 	bne.w	800f61c <_printf_float+0x1d0>
 800f502:	f04f 30ff 	mov.w	r0, #4294967295
 800f506:	b00d      	add	sp, #52	@ 0x34
 800f508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f50c:	4642      	mov	r2, r8
 800f50e:	464b      	mov	r3, r9
 800f510:	4640      	mov	r0, r8
 800f512:	4649      	mov	r1, r9
 800f514:	f7f1 fb12 	bl	8000b3c <__aeabi_dcmpun>
 800f518:	b140      	cbz	r0, 800f52c <_printf_float+0xe0>
 800f51a:	464b      	mov	r3, r9
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	bfbc      	itt	lt
 800f520:	232d      	movlt	r3, #45	@ 0x2d
 800f522:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f526:	4a7e      	ldr	r2, [pc, #504]	@ (800f720 <_printf_float+0x2d4>)
 800f528:	4b7e      	ldr	r3, [pc, #504]	@ (800f724 <_printf_float+0x2d8>)
 800f52a:	e7d4      	b.n	800f4d6 <_printf_float+0x8a>
 800f52c:	6863      	ldr	r3, [r4, #4]
 800f52e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f532:	9206      	str	r2, [sp, #24]
 800f534:	1c5a      	adds	r2, r3, #1
 800f536:	d13b      	bne.n	800f5b0 <_printf_float+0x164>
 800f538:	2306      	movs	r3, #6
 800f53a:	6063      	str	r3, [r4, #4]
 800f53c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f540:	2300      	movs	r3, #0
 800f542:	6022      	str	r2, [r4, #0]
 800f544:	9303      	str	r3, [sp, #12]
 800f546:	ab0a      	add	r3, sp, #40	@ 0x28
 800f548:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f54c:	ab09      	add	r3, sp, #36	@ 0x24
 800f54e:	9300      	str	r3, [sp, #0]
 800f550:	6861      	ldr	r1, [r4, #4]
 800f552:	ec49 8b10 	vmov	d0, r8, r9
 800f556:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f55a:	4628      	mov	r0, r5
 800f55c:	f7ff fed6 	bl	800f30c <__cvt>
 800f560:	9b06      	ldr	r3, [sp, #24]
 800f562:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f564:	2b47      	cmp	r3, #71	@ 0x47
 800f566:	4680      	mov	r8, r0
 800f568:	d129      	bne.n	800f5be <_printf_float+0x172>
 800f56a:	1cc8      	adds	r0, r1, #3
 800f56c:	db02      	blt.n	800f574 <_printf_float+0x128>
 800f56e:	6863      	ldr	r3, [r4, #4]
 800f570:	4299      	cmp	r1, r3
 800f572:	dd41      	ble.n	800f5f8 <_printf_float+0x1ac>
 800f574:	f1aa 0a02 	sub.w	sl, sl, #2
 800f578:	fa5f fa8a 	uxtb.w	sl, sl
 800f57c:	3901      	subs	r1, #1
 800f57e:	4652      	mov	r2, sl
 800f580:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f584:	9109      	str	r1, [sp, #36]	@ 0x24
 800f586:	f7ff ff26 	bl	800f3d6 <__exponent>
 800f58a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f58c:	1813      	adds	r3, r2, r0
 800f58e:	2a01      	cmp	r2, #1
 800f590:	4681      	mov	r9, r0
 800f592:	6123      	str	r3, [r4, #16]
 800f594:	dc02      	bgt.n	800f59c <_printf_float+0x150>
 800f596:	6822      	ldr	r2, [r4, #0]
 800f598:	07d2      	lsls	r2, r2, #31
 800f59a:	d501      	bpl.n	800f5a0 <_printf_float+0x154>
 800f59c:	3301      	adds	r3, #1
 800f59e:	6123      	str	r3, [r4, #16]
 800f5a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d0a2      	beq.n	800f4ee <_printf_float+0xa2>
 800f5a8:	232d      	movs	r3, #45	@ 0x2d
 800f5aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f5ae:	e79e      	b.n	800f4ee <_printf_float+0xa2>
 800f5b0:	9a06      	ldr	r2, [sp, #24]
 800f5b2:	2a47      	cmp	r2, #71	@ 0x47
 800f5b4:	d1c2      	bne.n	800f53c <_printf_float+0xf0>
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d1c0      	bne.n	800f53c <_printf_float+0xf0>
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	e7bd      	b.n	800f53a <_printf_float+0xee>
 800f5be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f5c2:	d9db      	bls.n	800f57c <_printf_float+0x130>
 800f5c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f5c8:	d118      	bne.n	800f5fc <_printf_float+0x1b0>
 800f5ca:	2900      	cmp	r1, #0
 800f5cc:	6863      	ldr	r3, [r4, #4]
 800f5ce:	dd0b      	ble.n	800f5e8 <_printf_float+0x19c>
 800f5d0:	6121      	str	r1, [r4, #16]
 800f5d2:	b913      	cbnz	r3, 800f5da <_printf_float+0x18e>
 800f5d4:	6822      	ldr	r2, [r4, #0]
 800f5d6:	07d0      	lsls	r0, r2, #31
 800f5d8:	d502      	bpl.n	800f5e0 <_printf_float+0x194>
 800f5da:	3301      	adds	r3, #1
 800f5dc:	440b      	add	r3, r1
 800f5de:	6123      	str	r3, [r4, #16]
 800f5e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f5e2:	f04f 0900 	mov.w	r9, #0
 800f5e6:	e7db      	b.n	800f5a0 <_printf_float+0x154>
 800f5e8:	b913      	cbnz	r3, 800f5f0 <_printf_float+0x1a4>
 800f5ea:	6822      	ldr	r2, [r4, #0]
 800f5ec:	07d2      	lsls	r2, r2, #31
 800f5ee:	d501      	bpl.n	800f5f4 <_printf_float+0x1a8>
 800f5f0:	3302      	adds	r3, #2
 800f5f2:	e7f4      	b.n	800f5de <_printf_float+0x192>
 800f5f4:	2301      	movs	r3, #1
 800f5f6:	e7f2      	b.n	800f5de <_printf_float+0x192>
 800f5f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f5fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f5fe:	4299      	cmp	r1, r3
 800f600:	db05      	blt.n	800f60e <_printf_float+0x1c2>
 800f602:	6823      	ldr	r3, [r4, #0]
 800f604:	6121      	str	r1, [r4, #16]
 800f606:	07d8      	lsls	r0, r3, #31
 800f608:	d5ea      	bpl.n	800f5e0 <_printf_float+0x194>
 800f60a:	1c4b      	adds	r3, r1, #1
 800f60c:	e7e7      	b.n	800f5de <_printf_float+0x192>
 800f60e:	2900      	cmp	r1, #0
 800f610:	bfd4      	ite	le
 800f612:	f1c1 0202 	rsble	r2, r1, #2
 800f616:	2201      	movgt	r2, #1
 800f618:	4413      	add	r3, r2
 800f61a:	e7e0      	b.n	800f5de <_printf_float+0x192>
 800f61c:	6823      	ldr	r3, [r4, #0]
 800f61e:	055a      	lsls	r2, r3, #21
 800f620:	d407      	bmi.n	800f632 <_printf_float+0x1e6>
 800f622:	6923      	ldr	r3, [r4, #16]
 800f624:	4642      	mov	r2, r8
 800f626:	4631      	mov	r1, r6
 800f628:	4628      	mov	r0, r5
 800f62a:	47b8      	blx	r7
 800f62c:	3001      	adds	r0, #1
 800f62e:	d12b      	bne.n	800f688 <_printf_float+0x23c>
 800f630:	e767      	b.n	800f502 <_printf_float+0xb6>
 800f632:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f636:	f240 80dd 	bls.w	800f7f4 <_printf_float+0x3a8>
 800f63a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f63e:	2200      	movs	r2, #0
 800f640:	2300      	movs	r3, #0
 800f642:	f7f1 fa49 	bl	8000ad8 <__aeabi_dcmpeq>
 800f646:	2800      	cmp	r0, #0
 800f648:	d033      	beq.n	800f6b2 <_printf_float+0x266>
 800f64a:	4a37      	ldr	r2, [pc, #220]	@ (800f728 <_printf_float+0x2dc>)
 800f64c:	2301      	movs	r3, #1
 800f64e:	4631      	mov	r1, r6
 800f650:	4628      	mov	r0, r5
 800f652:	47b8      	blx	r7
 800f654:	3001      	adds	r0, #1
 800f656:	f43f af54 	beq.w	800f502 <_printf_float+0xb6>
 800f65a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f65e:	4543      	cmp	r3, r8
 800f660:	db02      	blt.n	800f668 <_printf_float+0x21c>
 800f662:	6823      	ldr	r3, [r4, #0]
 800f664:	07d8      	lsls	r0, r3, #31
 800f666:	d50f      	bpl.n	800f688 <_printf_float+0x23c>
 800f668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f66c:	4631      	mov	r1, r6
 800f66e:	4628      	mov	r0, r5
 800f670:	47b8      	blx	r7
 800f672:	3001      	adds	r0, #1
 800f674:	f43f af45 	beq.w	800f502 <_printf_float+0xb6>
 800f678:	f04f 0900 	mov.w	r9, #0
 800f67c:	f108 38ff 	add.w	r8, r8, #4294967295
 800f680:	f104 0a1a 	add.w	sl, r4, #26
 800f684:	45c8      	cmp	r8, r9
 800f686:	dc09      	bgt.n	800f69c <_printf_float+0x250>
 800f688:	6823      	ldr	r3, [r4, #0]
 800f68a:	079b      	lsls	r3, r3, #30
 800f68c:	f100 8103 	bmi.w	800f896 <_printf_float+0x44a>
 800f690:	68e0      	ldr	r0, [r4, #12]
 800f692:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f694:	4298      	cmp	r0, r3
 800f696:	bfb8      	it	lt
 800f698:	4618      	movlt	r0, r3
 800f69a:	e734      	b.n	800f506 <_printf_float+0xba>
 800f69c:	2301      	movs	r3, #1
 800f69e:	4652      	mov	r2, sl
 800f6a0:	4631      	mov	r1, r6
 800f6a2:	4628      	mov	r0, r5
 800f6a4:	47b8      	blx	r7
 800f6a6:	3001      	adds	r0, #1
 800f6a8:	f43f af2b 	beq.w	800f502 <_printf_float+0xb6>
 800f6ac:	f109 0901 	add.w	r9, r9, #1
 800f6b0:	e7e8      	b.n	800f684 <_printf_float+0x238>
 800f6b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	dc39      	bgt.n	800f72c <_printf_float+0x2e0>
 800f6b8:	4a1b      	ldr	r2, [pc, #108]	@ (800f728 <_printf_float+0x2dc>)
 800f6ba:	2301      	movs	r3, #1
 800f6bc:	4631      	mov	r1, r6
 800f6be:	4628      	mov	r0, r5
 800f6c0:	47b8      	blx	r7
 800f6c2:	3001      	adds	r0, #1
 800f6c4:	f43f af1d 	beq.w	800f502 <_printf_float+0xb6>
 800f6c8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f6cc:	ea59 0303 	orrs.w	r3, r9, r3
 800f6d0:	d102      	bne.n	800f6d8 <_printf_float+0x28c>
 800f6d2:	6823      	ldr	r3, [r4, #0]
 800f6d4:	07d9      	lsls	r1, r3, #31
 800f6d6:	d5d7      	bpl.n	800f688 <_printf_float+0x23c>
 800f6d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6dc:	4631      	mov	r1, r6
 800f6de:	4628      	mov	r0, r5
 800f6e0:	47b8      	blx	r7
 800f6e2:	3001      	adds	r0, #1
 800f6e4:	f43f af0d 	beq.w	800f502 <_printf_float+0xb6>
 800f6e8:	f04f 0a00 	mov.w	sl, #0
 800f6ec:	f104 0b1a 	add.w	fp, r4, #26
 800f6f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6f2:	425b      	negs	r3, r3
 800f6f4:	4553      	cmp	r3, sl
 800f6f6:	dc01      	bgt.n	800f6fc <_printf_float+0x2b0>
 800f6f8:	464b      	mov	r3, r9
 800f6fa:	e793      	b.n	800f624 <_printf_float+0x1d8>
 800f6fc:	2301      	movs	r3, #1
 800f6fe:	465a      	mov	r2, fp
 800f700:	4631      	mov	r1, r6
 800f702:	4628      	mov	r0, r5
 800f704:	47b8      	blx	r7
 800f706:	3001      	adds	r0, #1
 800f708:	f43f aefb 	beq.w	800f502 <_printf_float+0xb6>
 800f70c:	f10a 0a01 	add.w	sl, sl, #1
 800f710:	e7ee      	b.n	800f6f0 <_printf_float+0x2a4>
 800f712:	bf00      	nop
 800f714:	7fefffff 	.word	0x7fefffff
 800f718:	08011dc8 	.word	0x08011dc8
 800f71c:	08011dcc 	.word	0x08011dcc
 800f720:	08011dd0 	.word	0x08011dd0
 800f724:	08011dd4 	.word	0x08011dd4
 800f728:	08011dd8 	.word	0x08011dd8
 800f72c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f72e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f732:	4553      	cmp	r3, sl
 800f734:	bfa8      	it	ge
 800f736:	4653      	movge	r3, sl
 800f738:	2b00      	cmp	r3, #0
 800f73a:	4699      	mov	r9, r3
 800f73c:	dc36      	bgt.n	800f7ac <_printf_float+0x360>
 800f73e:	f04f 0b00 	mov.w	fp, #0
 800f742:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f746:	f104 021a 	add.w	r2, r4, #26
 800f74a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f74c:	9306      	str	r3, [sp, #24]
 800f74e:	eba3 0309 	sub.w	r3, r3, r9
 800f752:	455b      	cmp	r3, fp
 800f754:	dc31      	bgt.n	800f7ba <_printf_float+0x36e>
 800f756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f758:	459a      	cmp	sl, r3
 800f75a:	dc3a      	bgt.n	800f7d2 <_printf_float+0x386>
 800f75c:	6823      	ldr	r3, [r4, #0]
 800f75e:	07da      	lsls	r2, r3, #31
 800f760:	d437      	bmi.n	800f7d2 <_printf_float+0x386>
 800f762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f764:	ebaa 0903 	sub.w	r9, sl, r3
 800f768:	9b06      	ldr	r3, [sp, #24]
 800f76a:	ebaa 0303 	sub.w	r3, sl, r3
 800f76e:	4599      	cmp	r9, r3
 800f770:	bfa8      	it	ge
 800f772:	4699      	movge	r9, r3
 800f774:	f1b9 0f00 	cmp.w	r9, #0
 800f778:	dc33      	bgt.n	800f7e2 <_printf_float+0x396>
 800f77a:	f04f 0800 	mov.w	r8, #0
 800f77e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f782:	f104 0b1a 	add.w	fp, r4, #26
 800f786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f788:	ebaa 0303 	sub.w	r3, sl, r3
 800f78c:	eba3 0309 	sub.w	r3, r3, r9
 800f790:	4543      	cmp	r3, r8
 800f792:	f77f af79 	ble.w	800f688 <_printf_float+0x23c>
 800f796:	2301      	movs	r3, #1
 800f798:	465a      	mov	r2, fp
 800f79a:	4631      	mov	r1, r6
 800f79c:	4628      	mov	r0, r5
 800f79e:	47b8      	blx	r7
 800f7a0:	3001      	adds	r0, #1
 800f7a2:	f43f aeae 	beq.w	800f502 <_printf_float+0xb6>
 800f7a6:	f108 0801 	add.w	r8, r8, #1
 800f7aa:	e7ec      	b.n	800f786 <_printf_float+0x33a>
 800f7ac:	4642      	mov	r2, r8
 800f7ae:	4631      	mov	r1, r6
 800f7b0:	4628      	mov	r0, r5
 800f7b2:	47b8      	blx	r7
 800f7b4:	3001      	adds	r0, #1
 800f7b6:	d1c2      	bne.n	800f73e <_printf_float+0x2f2>
 800f7b8:	e6a3      	b.n	800f502 <_printf_float+0xb6>
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	4631      	mov	r1, r6
 800f7be:	4628      	mov	r0, r5
 800f7c0:	9206      	str	r2, [sp, #24]
 800f7c2:	47b8      	blx	r7
 800f7c4:	3001      	adds	r0, #1
 800f7c6:	f43f ae9c 	beq.w	800f502 <_printf_float+0xb6>
 800f7ca:	9a06      	ldr	r2, [sp, #24]
 800f7cc:	f10b 0b01 	add.w	fp, fp, #1
 800f7d0:	e7bb      	b.n	800f74a <_printf_float+0x2fe>
 800f7d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7d6:	4631      	mov	r1, r6
 800f7d8:	4628      	mov	r0, r5
 800f7da:	47b8      	blx	r7
 800f7dc:	3001      	adds	r0, #1
 800f7de:	d1c0      	bne.n	800f762 <_printf_float+0x316>
 800f7e0:	e68f      	b.n	800f502 <_printf_float+0xb6>
 800f7e2:	9a06      	ldr	r2, [sp, #24]
 800f7e4:	464b      	mov	r3, r9
 800f7e6:	4442      	add	r2, r8
 800f7e8:	4631      	mov	r1, r6
 800f7ea:	4628      	mov	r0, r5
 800f7ec:	47b8      	blx	r7
 800f7ee:	3001      	adds	r0, #1
 800f7f0:	d1c3      	bne.n	800f77a <_printf_float+0x32e>
 800f7f2:	e686      	b.n	800f502 <_printf_float+0xb6>
 800f7f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f7f8:	f1ba 0f01 	cmp.w	sl, #1
 800f7fc:	dc01      	bgt.n	800f802 <_printf_float+0x3b6>
 800f7fe:	07db      	lsls	r3, r3, #31
 800f800:	d536      	bpl.n	800f870 <_printf_float+0x424>
 800f802:	2301      	movs	r3, #1
 800f804:	4642      	mov	r2, r8
 800f806:	4631      	mov	r1, r6
 800f808:	4628      	mov	r0, r5
 800f80a:	47b8      	blx	r7
 800f80c:	3001      	adds	r0, #1
 800f80e:	f43f ae78 	beq.w	800f502 <_printf_float+0xb6>
 800f812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f816:	4631      	mov	r1, r6
 800f818:	4628      	mov	r0, r5
 800f81a:	47b8      	blx	r7
 800f81c:	3001      	adds	r0, #1
 800f81e:	f43f ae70 	beq.w	800f502 <_printf_float+0xb6>
 800f822:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f826:	2200      	movs	r2, #0
 800f828:	2300      	movs	r3, #0
 800f82a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f82e:	f7f1 f953 	bl	8000ad8 <__aeabi_dcmpeq>
 800f832:	b9c0      	cbnz	r0, 800f866 <_printf_float+0x41a>
 800f834:	4653      	mov	r3, sl
 800f836:	f108 0201 	add.w	r2, r8, #1
 800f83a:	4631      	mov	r1, r6
 800f83c:	4628      	mov	r0, r5
 800f83e:	47b8      	blx	r7
 800f840:	3001      	adds	r0, #1
 800f842:	d10c      	bne.n	800f85e <_printf_float+0x412>
 800f844:	e65d      	b.n	800f502 <_printf_float+0xb6>
 800f846:	2301      	movs	r3, #1
 800f848:	465a      	mov	r2, fp
 800f84a:	4631      	mov	r1, r6
 800f84c:	4628      	mov	r0, r5
 800f84e:	47b8      	blx	r7
 800f850:	3001      	adds	r0, #1
 800f852:	f43f ae56 	beq.w	800f502 <_printf_float+0xb6>
 800f856:	f108 0801 	add.w	r8, r8, #1
 800f85a:	45d0      	cmp	r8, sl
 800f85c:	dbf3      	blt.n	800f846 <_printf_float+0x3fa>
 800f85e:	464b      	mov	r3, r9
 800f860:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f864:	e6df      	b.n	800f626 <_printf_float+0x1da>
 800f866:	f04f 0800 	mov.w	r8, #0
 800f86a:	f104 0b1a 	add.w	fp, r4, #26
 800f86e:	e7f4      	b.n	800f85a <_printf_float+0x40e>
 800f870:	2301      	movs	r3, #1
 800f872:	4642      	mov	r2, r8
 800f874:	e7e1      	b.n	800f83a <_printf_float+0x3ee>
 800f876:	2301      	movs	r3, #1
 800f878:	464a      	mov	r2, r9
 800f87a:	4631      	mov	r1, r6
 800f87c:	4628      	mov	r0, r5
 800f87e:	47b8      	blx	r7
 800f880:	3001      	adds	r0, #1
 800f882:	f43f ae3e 	beq.w	800f502 <_printf_float+0xb6>
 800f886:	f108 0801 	add.w	r8, r8, #1
 800f88a:	68e3      	ldr	r3, [r4, #12]
 800f88c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f88e:	1a5b      	subs	r3, r3, r1
 800f890:	4543      	cmp	r3, r8
 800f892:	dcf0      	bgt.n	800f876 <_printf_float+0x42a>
 800f894:	e6fc      	b.n	800f690 <_printf_float+0x244>
 800f896:	f04f 0800 	mov.w	r8, #0
 800f89a:	f104 0919 	add.w	r9, r4, #25
 800f89e:	e7f4      	b.n	800f88a <_printf_float+0x43e>

0800f8a0 <_printf_common>:
 800f8a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8a4:	4616      	mov	r6, r2
 800f8a6:	4698      	mov	r8, r3
 800f8a8:	688a      	ldr	r2, [r1, #8]
 800f8aa:	690b      	ldr	r3, [r1, #16]
 800f8ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f8b0:	4293      	cmp	r3, r2
 800f8b2:	bfb8      	it	lt
 800f8b4:	4613      	movlt	r3, r2
 800f8b6:	6033      	str	r3, [r6, #0]
 800f8b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f8bc:	4607      	mov	r7, r0
 800f8be:	460c      	mov	r4, r1
 800f8c0:	b10a      	cbz	r2, 800f8c6 <_printf_common+0x26>
 800f8c2:	3301      	adds	r3, #1
 800f8c4:	6033      	str	r3, [r6, #0]
 800f8c6:	6823      	ldr	r3, [r4, #0]
 800f8c8:	0699      	lsls	r1, r3, #26
 800f8ca:	bf42      	ittt	mi
 800f8cc:	6833      	ldrmi	r3, [r6, #0]
 800f8ce:	3302      	addmi	r3, #2
 800f8d0:	6033      	strmi	r3, [r6, #0]
 800f8d2:	6825      	ldr	r5, [r4, #0]
 800f8d4:	f015 0506 	ands.w	r5, r5, #6
 800f8d8:	d106      	bne.n	800f8e8 <_printf_common+0x48>
 800f8da:	f104 0a19 	add.w	sl, r4, #25
 800f8de:	68e3      	ldr	r3, [r4, #12]
 800f8e0:	6832      	ldr	r2, [r6, #0]
 800f8e2:	1a9b      	subs	r3, r3, r2
 800f8e4:	42ab      	cmp	r3, r5
 800f8e6:	dc26      	bgt.n	800f936 <_printf_common+0x96>
 800f8e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f8ec:	6822      	ldr	r2, [r4, #0]
 800f8ee:	3b00      	subs	r3, #0
 800f8f0:	bf18      	it	ne
 800f8f2:	2301      	movne	r3, #1
 800f8f4:	0692      	lsls	r2, r2, #26
 800f8f6:	d42b      	bmi.n	800f950 <_printf_common+0xb0>
 800f8f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f8fc:	4641      	mov	r1, r8
 800f8fe:	4638      	mov	r0, r7
 800f900:	47c8      	blx	r9
 800f902:	3001      	adds	r0, #1
 800f904:	d01e      	beq.n	800f944 <_printf_common+0xa4>
 800f906:	6823      	ldr	r3, [r4, #0]
 800f908:	6922      	ldr	r2, [r4, #16]
 800f90a:	f003 0306 	and.w	r3, r3, #6
 800f90e:	2b04      	cmp	r3, #4
 800f910:	bf02      	ittt	eq
 800f912:	68e5      	ldreq	r5, [r4, #12]
 800f914:	6833      	ldreq	r3, [r6, #0]
 800f916:	1aed      	subeq	r5, r5, r3
 800f918:	68a3      	ldr	r3, [r4, #8]
 800f91a:	bf0c      	ite	eq
 800f91c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f920:	2500      	movne	r5, #0
 800f922:	4293      	cmp	r3, r2
 800f924:	bfc4      	itt	gt
 800f926:	1a9b      	subgt	r3, r3, r2
 800f928:	18ed      	addgt	r5, r5, r3
 800f92a:	2600      	movs	r6, #0
 800f92c:	341a      	adds	r4, #26
 800f92e:	42b5      	cmp	r5, r6
 800f930:	d11a      	bne.n	800f968 <_printf_common+0xc8>
 800f932:	2000      	movs	r0, #0
 800f934:	e008      	b.n	800f948 <_printf_common+0xa8>
 800f936:	2301      	movs	r3, #1
 800f938:	4652      	mov	r2, sl
 800f93a:	4641      	mov	r1, r8
 800f93c:	4638      	mov	r0, r7
 800f93e:	47c8      	blx	r9
 800f940:	3001      	adds	r0, #1
 800f942:	d103      	bne.n	800f94c <_printf_common+0xac>
 800f944:	f04f 30ff 	mov.w	r0, #4294967295
 800f948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f94c:	3501      	adds	r5, #1
 800f94e:	e7c6      	b.n	800f8de <_printf_common+0x3e>
 800f950:	18e1      	adds	r1, r4, r3
 800f952:	1c5a      	adds	r2, r3, #1
 800f954:	2030      	movs	r0, #48	@ 0x30
 800f956:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f95a:	4422      	add	r2, r4
 800f95c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f960:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f964:	3302      	adds	r3, #2
 800f966:	e7c7      	b.n	800f8f8 <_printf_common+0x58>
 800f968:	2301      	movs	r3, #1
 800f96a:	4622      	mov	r2, r4
 800f96c:	4641      	mov	r1, r8
 800f96e:	4638      	mov	r0, r7
 800f970:	47c8      	blx	r9
 800f972:	3001      	adds	r0, #1
 800f974:	d0e6      	beq.n	800f944 <_printf_common+0xa4>
 800f976:	3601      	adds	r6, #1
 800f978:	e7d9      	b.n	800f92e <_printf_common+0x8e>
	...

0800f97c <_printf_i>:
 800f97c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f980:	7e0f      	ldrb	r7, [r1, #24]
 800f982:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f984:	2f78      	cmp	r7, #120	@ 0x78
 800f986:	4691      	mov	r9, r2
 800f988:	4680      	mov	r8, r0
 800f98a:	460c      	mov	r4, r1
 800f98c:	469a      	mov	sl, r3
 800f98e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f992:	d807      	bhi.n	800f9a4 <_printf_i+0x28>
 800f994:	2f62      	cmp	r7, #98	@ 0x62
 800f996:	d80a      	bhi.n	800f9ae <_printf_i+0x32>
 800f998:	2f00      	cmp	r7, #0
 800f99a:	f000 80d2 	beq.w	800fb42 <_printf_i+0x1c6>
 800f99e:	2f58      	cmp	r7, #88	@ 0x58
 800f9a0:	f000 80b9 	beq.w	800fb16 <_printf_i+0x19a>
 800f9a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f9a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f9ac:	e03a      	b.n	800fa24 <_printf_i+0xa8>
 800f9ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f9b2:	2b15      	cmp	r3, #21
 800f9b4:	d8f6      	bhi.n	800f9a4 <_printf_i+0x28>
 800f9b6:	a101      	add	r1, pc, #4	@ (adr r1, 800f9bc <_printf_i+0x40>)
 800f9b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f9bc:	0800fa15 	.word	0x0800fa15
 800f9c0:	0800fa29 	.word	0x0800fa29
 800f9c4:	0800f9a5 	.word	0x0800f9a5
 800f9c8:	0800f9a5 	.word	0x0800f9a5
 800f9cc:	0800f9a5 	.word	0x0800f9a5
 800f9d0:	0800f9a5 	.word	0x0800f9a5
 800f9d4:	0800fa29 	.word	0x0800fa29
 800f9d8:	0800f9a5 	.word	0x0800f9a5
 800f9dc:	0800f9a5 	.word	0x0800f9a5
 800f9e0:	0800f9a5 	.word	0x0800f9a5
 800f9e4:	0800f9a5 	.word	0x0800f9a5
 800f9e8:	0800fb29 	.word	0x0800fb29
 800f9ec:	0800fa53 	.word	0x0800fa53
 800f9f0:	0800fae3 	.word	0x0800fae3
 800f9f4:	0800f9a5 	.word	0x0800f9a5
 800f9f8:	0800f9a5 	.word	0x0800f9a5
 800f9fc:	0800fb4b 	.word	0x0800fb4b
 800fa00:	0800f9a5 	.word	0x0800f9a5
 800fa04:	0800fa53 	.word	0x0800fa53
 800fa08:	0800f9a5 	.word	0x0800f9a5
 800fa0c:	0800f9a5 	.word	0x0800f9a5
 800fa10:	0800faeb 	.word	0x0800faeb
 800fa14:	6833      	ldr	r3, [r6, #0]
 800fa16:	1d1a      	adds	r2, r3, #4
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	6032      	str	r2, [r6, #0]
 800fa1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fa20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fa24:	2301      	movs	r3, #1
 800fa26:	e09d      	b.n	800fb64 <_printf_i+0x1e8>
 800fa28:	6833      	ldr	r3, [r6, #0]
 800fa2a:	6820      	ldr	r0, [r4, #0]
 800fa2c:	1d19      	adds	r1, r3, #4
 800fa2e:	6031      	str	r1, [r6, #0]
 800fa30:	0606      	lsls	r6, r0, #24
 800fa32:	d501      	bpl.n	800fa38 <_printf_i+0xbc>
 800fa34:	681d      	ldr	r5, [r3, #0]
 800fa36:	e003      	b.n	800fa40 <_printf_i+0xc4>
 800fa38:	0645      	lsls	r5, r0, #25
 800fa3a:	d5fb      	bpl.n	800fa34 <_printf_i+0xb8>
 800fa3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fa40:	2d00      	cmp	r5, #0
 800fa42:	da03      	bge.n	800fa4c <_printf_i+0xd0>
 800fa44:	232d      	movs	r3, #45	@ 0x2d
 800fa46:	426d      	negs	r5, r5
 800fa48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa4c:	4859      	ldr	r0, [pc, #356]	@ (800fbb4 <_printf_i+0x238>)
 800fa4e:	230a      	movs	r3, #10
 800fa50:	e011      	b.n	800fa76 <_printf_i+0xfa>
 800fa52:	6821      	ldr	r1, [r4, #0]
 800fa54:	6833      	ldr	r3, [r6, #0]
 800fa56:	0608      	lsls	r0, r1, #24
 800fa58:	f853 5b04 	ldr.w	r5, [r3], #4
 800fa5c:	d402      	bmi.n	800fa64 <_printf_i+0xe8>
 800fa5e:	0649      	lsls	r1, r1, #25
 800fa60:	bf48      	it	mi
 800fa62:	b2ad      	uxthmi	r5, r5
 800fa64:	2f6f      	cmp	r7, #111	@ 0x6f
 800fa66:	4853      	ldr	r0, [pc, #332]	@ (800fbb4 <_printf_i+0x238>)
 800fa68:	6033      	str	r3, [r6, #0]
 800fa6a:	bf14      	ite	ne
 800fa6c:	230a      	movne	r3, #10
 800fa6e:	2308      	moveq	r3, #8
 800fa70:	2100      	movs	r1, #0
 800fa72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fa76:	6866      	ldr	r6, [r4, #4]
 800fa78:	60a6      	str	r6, [r4, #8]
 800fa7a:	2e00      	cmp	r6, #0
 800fa7c:	bfa2      	ittt	ge
 800fa7e:	6821      	ldrge	r1, [r4, #0]
 800fa80:	f021 0104 	bicge.w	r1, r1, #4
 800fa84:	6021      	strge	r1, [r4, #0]
 800fa86:	b90d      	cbnz	r5, 800fa8c <_printf_i+0x110>
 800fa88:	2e00      	cmp	r6, #0
 800fa8a:	d04b      	beq.n	800fb24 <_printf_i+0x1a8>
 800fa8c:	4616      	mov	r6, r2
 800fa8e:	fbb5 f1f3 	udiv	r1, r5, r3
 800fa92:	fb03 5711 	mls	r7, r3, r1, r5
 800fa96:	5dc7      	ldrb	r7, [r0, r7]
 800fa98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fa9c:	462f      	mov	r7, r5
 800fa9e:	42bb      	cmp	r3, r7
 800faa0:	460d      	mov	r5, r1
 800faa2:	d9f4      	bls.n	800fa8e <_printf_i+0x112>
 800faa4:	2b08      	cmp	r3, #8
 800faa6:	d10b      	bne.n	800fac0 <_printf_i+0x144>
 800faa8:	6823      	ldr	r3, [r4, #0]
 800faaa:	07df      	lsls	r7, r3, #31
 800faac:	d508      	bpl.n	800fac0 <_printf_i+0x144>
 800faae:	6923      	ldr	r3, [r4, #16]
 800fab0:	6861      	ldr	r1, [r4, #4]
 800fab2:	4299      	cmp	r1, r3
 800fab4:	bfde      	ittt	le
 800fab6:	2330      	movle	r3, #48	@ 0x30
 800fab8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fabc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fac0:	1b92      	subs	r2, r2, r6
 800fac2:	6122      	str	r2, [r4, #16]
 800fac4:	f8cd a000 	str.w	sl, [sp]
 800fac8:	464b      	mov	r3, r9
 800faca:	aa03      	add	r2, sp, #12
 800facc:	4621      	mov	r1, r4
 800face:	4640      	mov	r0, r8
 800fad0:	f7ff fee6 	bl	800f8a0 <_printf_common>
 800fad4:	3001      	adds	r0, #1
 800fad6:	d14a      	bne.n	800fb6e <_printf_i+0x1f2>
 800fad8:	f04f 30ff 	mov.w	r0, #4294967295
 800fadc:	b004      	add	sp, #16
 800fade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fae2:	6823      	ldr	r3, [r4, #0]
 800fae4:	f043 0320 	orr.w	r3, r3, #32
 800fae8:	6023      	str	r3, [r4, #0]
 800faea:	4833      	ldr	r0, [pc, #204]	@ (800fbb8 <_printf_i+0x23c>)
 800faec:	2778      	movs	r7, #120	@ 0x78
 800faee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800faf2:	6823      	ldr	r3, [r4, #0]
 800faf4:	6831      	ldr	r1, [r6, #0]
 800faf6:	061f      	lsls	r7, r3, #24
 800faf8:	f851 5b04 	ldr.w	r5, [r1], #4
 800fafc:	d402      	bmi.n	800fb04 <_printf_i+0x188>
 800fafe:	065f      	lsls	r7, r3, #25
 800fb00:	bf48      	it	mi
 800fb02:	b2ad      	uxthmi	r5, r5
 800fb04:	6031      	str	r1, [r6, #0]
 800fb06:	07d9      	lsls	r1, r3, #31
 800fb08:	bf44      	itt	mi
 800fb0a:	f043 0320 	orrmi.w	r3, r3, #32
 800fb0e:	6023      	strmi	r3, [r4, #0]
 800fb10:	b11d      	cbz	r5, 800fb1a <_printf_i+0x19e>
 800fb12:	2310      	movs	r3, #16
 800fb14:	e7ac      	b.n	800fa70 <_printf_i+0xf4>
 800fb16:	4827      	ldr	r0, [pc, #156]	@ (800fbb4 <_printf_i+0x238>)
 800fb18:	e7e9      	b.n	800faee <_printf_i+0x172>
 800fb1a:	6823      	ldr	r3, [r4, #0]
 800fb1c:	f023 0320 	bic.w	r3, r3, #32
 800fb20:	6023      	str	r3, [r4, #0]
 800fb22:	e7f6      	b.n	800fb12 <_printf_i+0x196>
 800fb24:	4616      	mov	r6, r2
 800fb26:	e7bd      	b.n	800faa4 <_printf_i+0x128>
 800fb28:	6833      	ldr	r3, [r6, #0]
 800fb2a:	6825      	ldr	r5, [r4, #0]
 800fb2c:	6961      	ldr	r1, [r4, #20]
 800fb2e:	1d18      	adds	r0, r3, #4
 800fb30:	6030      	str	r0, [r6, #0]
 800fb32:	062e      	lsls	r6, r5, #24
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	d501      	bpl.n	800fb3c <_printf_i+0x1c0>
 800fb38:	6019      	str	r1, [r3, #0]
 800fb3a:	e002      	b.n	800fb42 <_printf_i+0x1c6>
 800fb3c:	0668      	lsls	r0, r5, #25
 800fb3e:	d5fb      	bpl.n	800fb38 <_printf_i+0x1bc>
 800fb40:	8019      	strh	r1, [r3, #0]
 800fb42:	2300      	movs	r3, #0
 800fb44:	6123      	str	r3, [r4, #16]
 800fb46:	4616      	mov	r6, r2
 800fb48:	e7bc      	b.n	800fac4 <_printf_i+0x148>
 800fb4a:	6833      	ldr	r3, [r6, #0]
 800fb4c:	1d1a      	adds	r2, r3, #4
 800fb4e:	6032      	str	r2, [r6, #0]
 800fb50:	681e      	ldr	r6, [r3, #0]
 800fb52:	6862      	ldr	r2, [r4, #4]
 800fb54:	2100      	movs	r1, #0
 800fb56:	4630      	mov	r0, r6
 800fb58:	f7f0 fb42 	bl	80001e0 <memchr>
 800fb5c:	b108      	cbz	r0, 800fb62 <_printf_i+0x1e6>
 800fb5e:	1b80      	subs	r0, r0, r6
 800fb60:	6060      	str	r0, [r4, #4]
 800fb62:	6863      	ldr	r3, [r4, #4]
 800fb64:	6123      	str	r3, [r4, #16]
 800fb66:	2300      	movs	r3, #0
 800fb68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fb6c:	e7aa      	b.n	800fac4 <_printf_i+0x148>
 800fb6e:	6923      	ldr	r3, [r4, #16]
 800fb70:	4632      	mov	r2, r6
 800fb72:	4649      	mov	r1, r9
 800fb74:	4640      	mov	r0, r8
 800fb76:	47d0      	blx	sl
 800fb78:	3001      	adds	r0, #1
 800fb7a:	d0ad      	beq.n	800fad8 <_printf_i+0x15c>
 800fb7c:	6823      	ldr	r3, [r4, #0]
 800fb7e:	079b      	lsls	r3, r3, #30
 800fb80:	d413      	bmi.n	800fbaa <_printf_i+0x22e>
 800fb82:	68e0      	ldr	r0, [r4, #12]
 800fb84:	9b03      	ldr	r3, [sp, #12]
 800fb86:	4298      	cmp	r0, r3
 800fb88:	bfb8      	it	lt
 800fb8a:	4618      	movlt	r0, r3
 800fb8c:	e7a6      	b.n	800fadc <_printf_i+0x160>
 800fb8e:	2301      	movs	r3, #1
 800fb90:	4632      	mov	r2, r6
 800fb92:	4649      	mov	r1, r9
 800fb94:	4640      	mov	r0, r8
 800fb96:	47d0      	blx	sl
 800fb98:	3001      	adds	r0, #1
 800fb9a:	d09d      	beq.n	800fad8 <_printf_i+0x15c>
 800fb9c:	3501      	adds	r5, #1
 800fb9e:	68e3      	ldr	r3, [r4, #12]
 800fba0:	9903      	ldr	r1, [sp, #12]
 800fba2:	1a5b      	subs	r3, r3, r1
 800fba4:	42ab      	cmp	r3, r5
 800fba6:	dcf2      	bgt.n	800fb8e <_printf_i+0x212>
 800fba8:	e7eb      	b.n	800fb82 <_printf_i+0x206>
 800fbaa:	2500      	movs	r5, #0
 800fbac:	f104 0619 	add.w	r6, r4, #25
 800fbb0:	e7f5      	b.n	800fb9e <_printf_i+0x222>
 800fbb2:	bf00      	nop
 800fbb4:	08011dda 	.word	0x08011dda
 800fbb8:	08011deb 	.word	0x08011deb

0800fbbc <std>:
 800fbbc:	2300      	movs	r3, #0
 800fbbe:	b510      	push	{r4, lr}
 800fbc0:	4604      	mov	r4, r0
 800fbc2:	e9c0 3300 	strd	r3, r3, [r0]
 800fbc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fbca:	6083      	str	r3, [r0, #8]
 800fbcc:	8181      	strh	r1, [r0, #12]
 800fbce:	6643      	str	r3, [r0, #100]	@ 0x64
 800fbd0:	81c2      	strh	r2, [r0, #14]
 800fbd2:	6183      	str	r3, [r0, #24]
 800fbd4:	4619      	mov	r1, r3
 800fbd6:	2208      	movs	r2, #8
 800fbd8:	305c      	adds	r0, #92	@ 0x5c
 800fbda:	f000 f9f9 	bl	800ffd0 <memset>
 800fbde:	4b0d      	ldr	r3, [pc, #52]	@ (800fc14 <std+0x58>)
 800fbe0:	6263      	str	r3, [r4, #36]	@ 0x24
 800fbe2:	4b0d      	ldr	r3, [pc, #52]	@ (800fc18 <std+0x5c>)
 800fbe4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fbe6:	4b0d      	ldr	r3, [pc, #52]	@ (800fc1c <std+0x60>)
 800fbe8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fbea:	4b0d      	ldr	r3, [pc, #52]	@ (800fc20 <std+0x64>)
 800fbec:	6323      	str	r3, [r4, #48]	@ 0x30
 800fbee:	4b0d      	ldr	r3, [pc, #52]	@ (800fc24 <std+0x68>)
 800fbf0:	6224      	str	r4, [r4, #32]
 800fbf2:	429c      	cmp	r4, r3
 800fbf4:	d006      	beq.n	800fc04 <std+0x48>
 800fbf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fbfa:	4294      	cmp	r4, r2
 800fbfc:	d002      	beq.n	800fc04 <std+0x48>
 800fbfe:	33d0      	adds	r3, #208	@ 0xd0
 800fc00:	429c      	cmp	r4, r3
 800fc02:	d105      	bne.n	800fc10 <std+0x54>
 800fc04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fc08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc0c:	f000 bab0 	b.w	8010170 <__retarget_lock_init_recursive>
 800fc10:	bd10      	pop	{r4, pc}
 800fc12:	bf00      	nop
 800fc14:	0800fe21 	.word	0x0800fe21
 800fc18:	0800fe43 	.word	0x0800fe43
 800fc1c:	0800fe7b 	.word	0x0800fe7b
 800fc20:	0800fe9f 	.word	0x0800fe9f
 800fc24:	20002160 	.word	0x20002160

0800fc28 <stdio_exit_handler>:
 800fc28:	4a02      	ldr	r2, [pc, #8]	@ (800fc34 <stdio_exit_handler+0xc>)
 800fc2a:	4903      	ldr	r1, [pc, #12]	@ (800fc38 <stdio_exit_handler+0x10>)
 800fc2c:	4803      	ldr	r0, [pc, #12]	@ (800fc3c <stdio_exit_handler+0x14>)
 800fc2e:	f000 b869 	b.w	800fd04 <_fwalk_sglue>
 800fc32:	bf00      	nop
 800fc34:	20000120 	.word	0x20000120
 800fc38:	08011935 	.word	0x08011935
 800fc3c:	20000130 	.word	0x20000130

0800fc40 <cleanup_stdio>:
 800fc40:	6841      	ldr	r1, [r0, #4]
 800fc42:	4b0c      	ldr	r3, [pc, #48]	@ (800fc74 <cleanup_stdio+0x34>)
 800fc44:	4299      	cmp	r1, r3
 800fc46:	b510      	push	{r4, lr}
 800fc48:	4604      	mov	r4, r0
 800fc4a:	d001      	beq.n	800fc50 <cleanup_stdio+0x10>
 800fc4c:	f001 fe72 	bl	8011934 <_fflush_r>
 800fc50:	68a1      	ldr	r1, [r4, #8]
 800fc52:	4b09      	ldr	r3, [pc, #36]	@ (800fc78 <cleanup_stdio+0x38>)
 800fc54:	4299      	cmp	r1, r3
 800fc56:	d002      	beq.n	800fc5e <cleanup_stdio+0x1e>
 800fc58:	4620      	mov	r0, r4
 800fc5a:	f001 fe6b 	bl	8011934 <_fflush_r>
 800fc5e:	68e1      	ldr	r1, [r4, #12]
 800fc60:	4b06      	ldr	r3, [pc, #24]	@ (800fc7c <cleanup_stdio+0x3c>)
 800fc62:	4299      	cmp	r1, r3
 800fc64:	d004      	beq.n	800fc70 <cleanup_stdio+0x30>
 800fc66:	4620      	mov	r0, r4
 800fc68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc6c:	f001 be62 	b.w	8011934 <_fflush_r>
 800fc70:	bd10      	pop	{r4, pc}
 800fc72:	bf00      	nop
 800fc74:	20002160 	.word	0x20002160
 800fc78:	200021c8 	.word	0x200021c8
 800fc7c:	20002230 	.word	0x20002230

0800fc80 <global_stdio_init.part.0>:
 800fc80:	b510      	push	{r4, lr}
 800fc82:	4b0b      	ldr	r3, [pc, #44]	@ (800fcb0 <global_stdio_init.part.0+0x30>)
 800fc84:	4c0b      	ldr	r4, [pc, #44]	@ (800fcb4 <global_stdio_init.part.0+0x34>)
 800fc86:	4a0c      	ldr	r2, [pc, #48]	@ (800fcb8 <global_stdio_init.part.0+0x38>)
 800fc88:	601a      	str	r2, [r3, #0]
 800fc8a:	4620      	mov	r0, r4
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	2104      	movs	r1, #4
 800fc90:	f7ff ff94 	bl	800fbbc <std>
 800fc94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fc98:	2201      	movs	r2, #1
 800fc9a:	2109      	movs	r1, #9
 800fc9c:	f7ff ff8e 	bl	800fbbc <std>
 800fca0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fca4:	2202      	movs	r2, #2
 800fca6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fcaa:	2112      	movs	r1, #18
 800fcac:	f7ff bf86 	b.w	800fbbc <std>
 800fcb0:	20002298 	.word	0x20002298
 800fcb4:	20002160 	.word	0x20002160
 800fcb8:	0800fc29 	.word	0x0800fc29

0800fcbc <__sfp_lock_acquire>:
 800fcbc:	4801      	ldr	r0, [pc, #4]	@ (800fcc4 <__sfp_lock_acquire+0x8>)
 800fcbe:	f000 ba58 	b.w	8010172 <__retarget_lock_acquire_recursive>
 800fcc2:	bf00      	nop
 800fcc4:	200022a1 	.word	0x200022a1

0800fcc8 <__sfp_lock_release>:
 800fcc8:	4801      	ldr	r0, [pc, #4]	@ (800fcd0 <__sfp_lock_release+0x8>)
 800fcca:	f000 ba53 	b.w	8010174 <__retarget_lock_release_recursive>
 800fcce:	bf00      	nop
 800fcd0:	200022a1 	.word	0x200022a1

0800fcd4 <__sinit>:
 800fcd4:	b510      	push	{r4, lr}
 800fcd6:	4604      	mov	r4, r0
 800fcd8:	f7ff fff0 	bl	800fcbc <__sfp_lock_acquire>
 800fcdc:	6a23      	ldr	r3, [r4, #32]
 800fcde:	b11b      	cbz	r3, 800fce8 <__sinit+0x14>
 800fce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fce4:	f7ff bff0 	b.w	800fcc8 <__sfp_lock_release>
 800fce8:	4b04      	ldr	r3, [pc, #16]	@ (800fcfc <__sinit+0x28>)
 800fcea:	6223      	str	r3, [r4, #32]
 800fcec:	4b04      	ldr	r3, [pc, #16]	@ (800fd00 <__sinit+0x2c>)
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d1f5      	bne.n	800fce0 <__sinit+0xc>
 800fcf4:	f7ff ffc4 	bl	800fc80 <global_stdio_init.part.0>
 800fcf8:	e7f2      	b.n	800fce0 <__sinit+0xc>
 800fcfa:	bf00      	nop
 800fcfc:	0800fc41 	.word	0x0800fc41
 800fd00:	20002298 	.word	0x20002298

0800fd04 <_fwalk_sglue>:
 800fd04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd08:	4607      	mov	r7, r0
 800fd0a:	4688      	mov	r8, r1
 800fd0c:	4614      	mov	r4, r2
 800fd0e:	2600      	movs	r6, #0
 800fd10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fd14:	f1b9 0901 	subs.w	r9, r9, #1
 800fd18:	d505      	bpl.n	800fd26 <_fwalk_sglue+0x22>
 800fd1a:	6824      	ldr	r4, [r4, #0]
 800fd1c:	2c00      	cmp	r4, #0
 800fd1e:	d1f7      	bne.n	800fd10 <_fwalk_sglue+0xc>
 800fd20:	4630      	mov	r0, r6
 800fd22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd26:	89ab      	ldrh	r3, [r5, #12]
 800fd28:	2b01      	cmp	r3, #1
 800fd2a:	d907      	bls.n	800fd3c <_fwalk_sglue+0x38>
 800fd2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fd30:	3301      	adds	r3, #1
 800fd32:	d003      	beq.n	800fd3c <_fwalk_sglue+0x38>
 800fd34:	4629      	mov	r1, r5
 800fd36:	4638      	mov	r0, r7
 800fd38:	47c0      	blx	r8
 800fd3a:	4306      	orrs	r6, r0
 800fd3c:	3568      	adds	r5, #104	@ 0x68
 800fd3e:	e7e9      	b.n	800fd14 <_fwalk_sglue+0x10>

0800fd40 <iprintf>:
 800fd40:	b40f      	push	{r0, r1, r2, r3}
 800fd42:	b507      	push	{r0, r1, r2, lr}
 800fd44:	4906      	ldr	r1, [pc, #24]	@ (800fd60 <iprintf+0x20>)
 800fd46:	ab04      	add	r3, sp, #16
 800fd48:	6808      	ldr	r0, [r1, #0]
 800fd4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd4e:	6881      	ldr	r1, [r0, #8]
 800fd50:	9301      	str	r3, [sp, #4]
 800fd52:	f001 fc53 	bl	80115fc <_vfiprintf_r>
 800fd56:	b003      	add	sp, #12
 800fd58:	f85d eb04 	ldr.w	lr, [sp], #4
 800fd5c:	b004      	add	sp, #16
 800fd5e:	4770      	bx	lr
 800fd60:	2000012c 	.word	0x2000012c

0800fd64 <_puts_r>:
 800fd64:	6a03      	ldr	r3, [r0, #32]
 800fd66:	b570      	push	{r4, r5, r6, lr}
 800fd68:	6884      	ldr	r4, [r0, #8]
 800fd6a:	4605      	mov	r5, r0
 800fd6c:	460e      	mov	r6, r1
 800fd6e:	b90b      	cbnz	r3, 800fd74 <_puts_r+0x10>
 800fd70:	f7ff ffb0 	bl	800fcd4 <__sinit>
 800fd74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fd76:	07db      	lsls	r3, r3, #31
 800fd78:	d405      	bmi.n	800fd86 <_puts_r+0x22>
 800fd7a:	89a3      	ldrh	r3, [r4, #12]
 800fd7c:	0598      	lsls	r0, r3, #22
 800fd7e:	d402      	bmi.n	800fd86 <_puts_r+0x22>
 800fd80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fd82:	f000 f9f6 	bl	8010172 <__retarget_lock_acquire_recursive>
 800fd86:	89a3      	ldrh	r3, [r4, #12]
 800fd88:	0719      	lsls	r1, r3, #28
 800fd8a:	d502      	bpl.n	800fd92 <_puts_r+0x2e>
 800fd8c:	6923      	ldr	r3, [r4, #16]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d135      	bne.n	800fdfe <_puts_r+0x9a>
 800fd92:	4621      	mov	r1, r4
 800fd94:	4628      	mov	r0, r5
 800fd96:	f000 f8c5 	bl	800ff24 <__swsetup_r>
 800fd9a:	b380      	cbz	r0, 800fdfe <_puts_r+0x9a>
 800fd9c:	f04f 35ff 	mov.w	r5, #4294967295
 800fda0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fda2:	07da      	lsls	r2, r3, #31
 800fda4:	d405      	bmi.n	800fdb2 <_puts_r+0x4e>
 800fda6:	89a3      	ldrh	r3, [r4, #12]
 800fda8:	059b      	lsls	r3, r3, #22
 800fdaa:	d402      	bmi.n	800fdb2 <_puts_r+0x4e>
 800fdac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fdae:	f000 f9e1 	bl	8010174 <__retarget_lock_release_recursive>
 800fdb2:	4628      	mov	r0, r5
 800fdb4:	bd70      	pop	{r4, r5, r6, pc}
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	da04      	bge.n	800fdc4 <_puts_r+0x60>
 800fdba:	69a2      	ldr	r2, [r4, #24]
 800fdbc:	429a      	cmp	r2, r3
 800fdbe:	dc17      	bgt.n	800fdf0 <_puts_r+0x8c>
 800fdc0:	290a      	cmp	r1, #10
 800fdc2:	d015      	beq.n	800fdf0 <_puts_r+0x8c>
 800fdc4:	6823      	ldr	r3, [r4, #0]
 800fdc6:	1c5a      	adds	r2, r3, #1
 800fdc8:	6022      	str	r2, [r4, #0]
 800fdca:	7019      	strb	r1, [r3, #0]
 800fdcc:	68a3      	ldr	r3, [r4, #8]
 800fdce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fdd2:	3b01      	subs	r3, #1
 800fdd4:	60a3      	str	r3, [r4, #8]
 800fdd6:	2900      	cmp	r1, #0
 800fdd8:	d1ed      	bne.n	800fdb6 <_puts_r+0x52>
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	da11      	bge.n	800fe02 <_puts_r+0x9e>
 800fdde:	4622      	mov	r2, r4
 800fde0:	210a      	movs	r1, #10
 800fde2:	4628      	mov	r0, r5
 800fde4:	f000 f85f 	bl	800fea6 <__swbuf_r>
 800fde8:	3001      	adds	r0, #1
 800fdea:	d0d7      	beq.n	800fd9c <_puts_r+0x38>
 800fdec:	250a      	movs	r5, #10
 800fdee:	e7d7      	b.n	800fda0 <_puts_r+0x3c>
 800fdf0:	4622      	mov	r2, r4
 800fdf2:	4628      	mov	r0, r5
 800fdf4:	f000 f857 	bl	800fea6 <__swbuf_r>
 800fdf8:	3001      	adds	r0, #1
 800fdfa:	d1e7      	bne.n	800fdcc <_puts_r+0x68>
 800fdfc:	e7ce      	b.n	800fd9c <_puts_r+0x38>
 800fdfe:	3e01      	subs	r6, #1
 800fe00:	e7e4      	b.n	800fdcc <_puts_r+0x68>
 800fe02:	6823      	ldr	r3, [r4, #0]
 800fe04:	1c5a      	adds	r2, r3, #1
 800fe06:	6022      	str	r2, [r4, #0]
 800fe08:	220a      	movs	r2, #10
 800fe0a:	701a      	strb	r2, [r3, #0]
 800fe0c:	e7ee      	b.n	800fdec <_puts_r+0x88>
	...

0800fe10 <puts>:
 800fe10:	4b02      	ldr	r3, [pc, #8]	@ (800fe1c <puts+0xc>)
 800fe12:	4601      	mov	r1, r0
 800fe14:	6818      	ldr	r0, [r3, #0]
 800fe16:	f7ff bfa5 	b.w	800fd64 <_puts_r>
 800fe1a:	bf00      	nop
 800fe1c:	2000012c 	.word	0x2000012c

0800fe20 <__sread>:
 800fe20:	b510      	push	{r4, lr}
 800fe22:	460c      	mov	r4, r1
 800fe24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe28:	f000 f930 	bl	801008c <_read_r>
 800fe2c:	2800      	cmp	r0, #0
 800fe2e:	bfab      	itete	ge
 800fe30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fe32:	89a3      	ldrhlt	r3, [r4, #12]
 800fe34:	181b      	addge	r3, r3, r0
 800fe36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fe3a:	bfac      	ite	ge
 800fe3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fe3e:	81a3      	strhlt	r3, [r4, #12]
 800fe40:	bd10      	pop	{r4, pc}

0800fe42 <__swrite>:
 800fe42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe46:	461f      	mov	r7, r3
 800fe48:	898b      	ldrh	r3, [r1, #12]
 800fe4a:	05db      	lsls	r3, r3, #23
 800fe4c:	4605      	mov	r5, r0
 800fe4e:	460c      	mov	r4, r1
 800fe50:	4616      	mov	r6, r2
 800fe52:	d505      	bpl.n	800fe60 <__swrite+0x1e>
 800fe54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe58:	2302      	movs	r3, #2
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	f000 f904 	bl	8010068 <_lseek_r>
 800fe60:	89a3      	ldrh	r3, [r4, #12]
 800fe62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fe6a:	81a3      	strh	r3, [r4, #12]
 800fe6c:	4632      	mov	r2, r6
 800fe6e:	463b      	mov	r3, r7
 800fe70:	4628      	mov	r0, r5
 800fe72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe76:	f000 b93f 	b.w	80100f8 <_write_r>

0800fe7a <__sseek>:
 800fe7a:	b510      	push	{r4, lr}
 800fe7c:	460c      	mov	r4, r1
 800fe7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe82:	f000 f8f1 	bl	8010068 <_lseek_r>
 800fe86:	1c43      	adds	r3, r0, #1
 800fe88:	89a3      	ldrh	r3, [r4, #12]
 800fe8a:	bf15      	itete	ne
 800fe8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fe8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fe92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fe96:	81a3      	strheq	r3, [r4, #12]
 800fe98:	bf18      	it	ne
 800fe9a:	81a3      	strhne	r3, [r4, #12]
 800fe9c:	bd10      	pop	{r4, pc}

0800fe9e <__sclose>:
 800fe9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fea2:	f000 b8d1 	b.w	8010048 <_close_r>

0800fea6 <__swbuf_r>:
 800fea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fea8:	460e      	mov	r6, r1
 800feaa:	4614      	mov	r4, r2
 800feac:	4605      	mov	r5, r0
 800feae:	b118      	cbz	r0, 800feb8 <__swbuf_r+0x12>
 800feb0:	6a03      	ldr	r3, [r0, #32]
 800feb2:	b90b      	cbnz	r3, 800feb8 <__swbuf_r+0x12>
 800feb4:	f7ff ff0e 	bl	800fcd4 <__sinit>
 800feb8:	69a3      	ldr	r3, [r4, #24]
 800feba:	60a3      	str	r3, [r4, #8]
 800febc:	89a3      	ldrh	r3, [r4, #12]
 800febe:	071a      	lsls	r2, r3, #28
 800fec0:	d501      	bpl.n	800fec6 <__swbuf_r+0x20>
 800fec2:	6923      	ldr	r3, [r4, #16]
 800fec4:	b943      	cbnz	r3, 800fed8 <__swbuf_r+0x32>
 800fec6:	4621      	mov	r1, r4
 800fec8:	4628      	mov	r0, r5
 800feca:	f000 f82b 	bl	800ff24 <__swsetup_r>
 800fece:	b118      	cbz	r0, 800fed8 <__swbuf_r+0x32>
 800fed0:	f04f 37ff 	mov.w	r7, #4294967295
 800fed4:	4638      	mov	r0, r7
 800fed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fed8:	6823      	ldr	r3, [r4, #0]
 800feda:	6922      	ldr	r2, [r4, #16]
 800fedc:	1a98      	subs	r0, r3, r2
 800fede:	6963      	ldr	r3, [r4, #20]
 800fee0:	b2f6      	uxtb	r6, r6
 800fee2:	4283      	cmp	r3, r0
 800fee4:	4637      	mov	r7, r6
 800fee6:	dc05      	bgt.n	800fef4 <__swbuf_r+0x4e>
 800fee8:	4621      	mov	r1, r4
 800feea:	4628      	mov	r0, r5
 800feec:	f001 fd22 	bl	8011934 <_fflush_r>
 800fef0:	2800      	cmp	r0, #0
 800fef2:	d1ed      	bne.n	800fed0 <__swbuf_r+0x2a>
 800fef4:	68a3      	ldr	r3, [r4, #8]
 800fef6:	3b01      	subs	r3, #1
 800fef8:	60a3      	str	r3, [r4, #8]
 800fefa:	6823      	ldr	r3, [r4, #0]
 800fefc:	1c5a      	adds	r2, r3, #1
 800fefe:	6022      	str	r2, [r4, #0]
 800ff00:	701e      	strb	r6, [r3, #0]
 800ff02:	6962      	ldr	r2, [r4, #20]
 800ff04:	1c43      	adds	r3, r0, #1
 800ff06:	429a      	cmp	r2, r3
 800ff08:	d004      	beq.n	800ff14 <__swbuf_r+0x6e>
 800ff0a:	89a3      	ldrh	r3, [r4, #12]
 800ff0c:	07db      	lsls	r3, r3, #31
 800ff0e:	d5e1      	bpl.n	800fed4 <__swbuf_r+0x2e>
 800ff10:	2e0a      	cmp	r6, #10
 800ff12:	d1df      	bne.n	800fed4 <__swbuf_r+0x2e>
 800ff14:	4621      	mov	r1, r4
 800ff16:	4628      	mov	r0, r5
 800ff18:	f001 fd0c 	bl	8011934 <_fflush_r>
 800ff1c:	2800      	cmp	r0, #0
 800ff1e:	d0d9      	beq.n	800fed4 <__swbuf_r+0x2e>
 800ff20:	e7d6      	b.n	800fed0 <__swbuf_r+0x2a>
	...

0800ff24 <__swsetup_r>:
 800ff24:	b538      	push	{r3, r4, r5, lr}
 800ff26:	4b29      	ldr	r3, [pc, #164]	@ (800ffcc <__swsetup_r+0xa8>)
 800ff28:	4605      	mov	r5, r0
 800ff2a:	6818      	ldr	r0, [r3, #0]
 800ff2c:	460c      	mov	r4, r1
 800ff2e:	b118      	cbz	r0, 800ff38 <__swsetup_r+0x14>
 800ff30:	6a03      	ldr	r3, [r0, #32]
 800ff32:	b90b      	cbnz	r3, 800ff38 <__swsetup_r+0x14>
 800ff34:	f7ff fece 	bl	800fcd4 <__sinit>
 800ff38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff3c:	0719      	lsls	r1, r3, #28
 800ff3e:	d422      	bmi.n	800ff86 <__swsetup_r+0x62>
 800ff40:	06da      	lsls	r2, r3, #27
 800ff42:	d407      	bmi.n	800ff54 <__swsetup_r+0x30>
 800ff44:	2209      	movs	r2, #9
 800ff46:	602a      	str	r2, [r5, #0]
 800ff48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff4c:	81a3      	strh	r3, [r4, #12]
 800ff4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ff52:	e033      	b.n	800ffbc <__swsetup_r+0x98>
 800ff54:	0758      	lsls	r0, r3, #29
 800ff56:	d512      	bpl.n	800ff7e <__swsetup_r+0x5a>
 800ff58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ff5a:	b141      	cbz	r1, 800ff6e <__swsetup_r+0x4a>
 800ff5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ff60:	4299      	cmp	r1, r3
 800ff62:	d002      	beq.n	800ff6a <__swsetup_r+0x46>
 800ff64:	4628      	mov	r0, r5
 800ff66:	f000 ff53 	bl	8010e10 <_free_r>
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ff6e:	89a3      	ldrh	r3, [r4, #12]
 800ff70:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ff74:	81a3      	strh	r3, [r4, #12]
 800ff76:	2300      	movs	r3, #0
 800ff78:	6063      	str	r3, [r4, #4]
 800ff7a:	6923      	ldr	r3, [r4, #16]
 800ff7c:	6023      	str	r3, [r4, #0]
 800ff7e:	89a3      	ldrh	r3, [r4, #12]
 800ff80:	f043 0308 	orr.w	r3, r3, #8
 800ff84:	81a3      	strh	r3, [r4, #12]
 800ff86:	6923      	ldr	r3, [r4, #16]
 800ff88:	b94b      	cbnz	r3, 800ff9e <__swsetup_r+0x7a>
 800ff8a:	89a3      	ldrh	r3, [r4, #12]
 800ff8c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ff90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ff94:	d003      	beq.n	800ff9e <__swsetup_r+0x7a>
 800ff96:	4621      	mov	r1, r4
 800ff98:	4628      	mov	r0, r5
 800ff9a:	f001 fd19 	bl	80119d0 <__smakebuf_r>
 800ff9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffa2:	f013 0201 	ands.w	r2, r3, #1
 800ffa6:	d00a      	beq.n	800ffbe <__swsetup_r+0x9a>
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	60a2      	str	r2, [r4, #8]
 800ffac:	6962      	ldr	r2, [r4, #20]
 800ffae:	4252      	negs	r2, r2
 800ffb0:	61a2      	str	r2, [r4, #24]
 800ffb2:	6922      	ldr	r2, [r4, #16]
 800ffb4:	b942      	cbnz	r2, 800ffc8 <__swsetup_r+0xa4>
 800ffb6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ffba:	d1c5      	bne.n	800ff48 <__swsetup_r+0x24>
 800ffbc:	bd38      	pop	{r3, r4, r5, pc}
 800ffbe:	0799      	lsls	r1, r3, #30
 800ffc0:	bf58      	it	pl
 800ffc2:	6962      	ldrpl	r2, [r4, #20]
 800ffc4:	60a2      	str	r2, [r4, #8]
 800ffc6:	e7f4      	b.n	800ffb2 <__swsetup_r+0x8e>
 800ffc8:	2000      	movs	r0, #0
 800ffca:	e7f7      	b.n	800ffbc <__swsetup_r+0x98>
 800ffcc:	2000012c 	.word	0x2000012c

0800ffd0 <memset>:
 800ffd0:	4402      	add	r2, r0
 800ffd2:	4603      	mov	r3, r0
 800ffd4:	4293      	cmp	r3, r2
 800ffd6:	d100      	bne.n	800ffda <memset+0xa>
 800ffd8:	4770      	bx	lr
 800ffda:	f803 1b01 	strb.w	r1, [r3], #1
 800ffde:	e7f9      	b.n	800ffd4 <memset+0x4>

0800ffe0 <_raise_r>:
 800ffe0:	291f      	cmp	r1, #31
 800ffe2:	b538      	push	{r3, r4, r5, lr}
 800ffe4:	4605      	mov	r5, r0
 800ffe6:	460c      	mov	r4, r1
 800ffe8:	d904      	bls.n	800fff4 <_raise_r+0x14>
 800ffea:	2316      	movs	r3, #22
 800ffec:	6003      	str	r3, [r0, #0]
 800ffee:	f04f 30ff 	mov.w	r0, #4294967295
 800fff2:	bd38      	pop	{r3, r4, r5, pc}
 800fff4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fff6:	b112      	cbz	r2, 800fffe <_raise_r+0x1e>
 800fff8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fffc:	b94b      	cbnz	r3, 8010012 <_raise_r+0x32>
 800fffe:	4628      	mov	r0, r5
 8010000:	f000 f868 	bl	80100d4 <_getpid_r>
 8010004:	4622      	mov	r2, r4
 8010006:	4601      	mov	r1, r0
 8010008:	4628      	mov	r0, r5
 801000a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801000e:	f000 b84f 	b.w	80100b0 <_kill_r>
 8010012:	2b01      	cmp	r3, #1
 8010014:	d00a      	beq.n	801002c <_raise_r+0x4c>
 8010016:	1c59      	adds	r1, r3, #1
 8010018:	d103      	bne.n	8010022 <_raise_r+0x42>
 801001a:	2316      	movs	r3, #22
 801001c:	6003      	str	r3, [r0, #0]
 801001e:	2001      	movs	r0, #1
 8010020:	e7e7      	b.n	800fff2 <_raise_r+0x12>
 8010022:	2100      	movs	r1, #0
 8010024:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010028:	4620      	mov	r0, r4
 801002a:	4798      	blx	r3
 801002c:	2000      	movs	r0, #0
 801002e:	e7e0      	b.n	800fff2 <_raise_r+0x12>

08010030 <raise>:
 8010030:	4b02      	ldr	r3, [pc, #8]	@ (801003c <raise+0xc>)
 8010032:	4601      	mov	r1, r0
 8010034:	6818      	ldr	r0, [r3, #0]
 8010036:	f7ff bfd3 	b.w	800ffe0 <_raise_r>
 801003a:	bf00      	nop
 801003c:	2000012c 	.word	0x2000012c

08010040 <_localeconv_r>:
 8010040:	4800      	ldr	r0, [pc, #0]	@ (8010044 <_localeconv_r+0x4>)
 8010042:	4770      	bx	lr
 8010044:	2000026c 	.word	0x2000026c

08010048 <_close_r>:
 8010048:	b538      	push	{r3, r4, r5, lr}
 801004a:	4d06      	ldr	r5, [pc, #24]	@ (8010064 <_close_r+0x1c>)
 801004c:	2300      	movs	r3, #0
 801004e:	4604      	mov	r4, r0
 8010050:	4608      	mov	r0, r1
 8010052:	602b      	str	r3, [r5, #0]
 8010054:	f7f2 fcb2 	bl	80029bc <_close>
 8010058:	1c43      	adds	r3, r0, #1
 801005a:	d102      	bne.n	8010062 <_close_r+0x1a>
 801005c:	682b      	ldr	r3, [r5, #0]
 801005e:	b103      	cbz	r3, 8010062 <_close_r+0x1a>
 8010060:	6023      	str	r3, [r4, #0]
 8010062:	bd38      	pop	{r3, r4, r5, pc}
 8010064:	2000229c 	.word	0x2000229c

08010068 <_lseek_r>:
 8010068:	b538      	push	{r3, r4, r5, lr}
 801006a:	4d07      	ldr	r5, [pc, #28]	@ (8010088 <_lseek_r+0x20>)
 801006c:	4604      	mov	r4, r0
 801006e:	4608      	mov	r0, r1
 8010070:	4611      	mov	r1, r2
 8010072:	2200      	movs	r2, #0
 8010074:	602a      	str	r2, [r5, #0]
 8010076:	461a      	mov	r2, r3
 8010078:	f7f2 fcc7 	bl	8002a0a <_lseek>
 801007c:	1c43      	adds	r3, r0, #1
 801007e:	d102      	bne.n	8010086 <_lseek_r+0x1e>
 8010080:	682b      	ldr	r3, [r5, #0]
 8010082:	b103      	cbz	r3, 8010086 <_lseek_r+0x1e>
 8010084:	6023      	str	r3, [r4, #0]
 8010086:	bd38      	pop	{r3, r4, r5, pc}
 8010088:	2000229c 	.word	0x2000229c

0801008c <_read_r>:
 801008c:	b538      	push	{r3, r4, r5, lr}
 801008e:	4d07      	ldr	r5, [pc, #28]	@ (80100ac <_read_r+0x20>)
 8010090:	4604      	mov	r4, r0
 8010092:	4608      	mov	r0, r1
 8010094:	4611      	mov	r1, r2
 8010096:	2200      	movs	r2, #0
 8010098:	602a      	str	r2, [r5, #0]
 801009a:	461a      	mov	r2, r3
 801009c:	f7f2 fc71 	bl	8002982 <_read>
 80100a0:	1c43      	adds	r3, r0, #1
 80100a2:	d102      	bne.n	80100aa <_read_r+0x1e>
 80100a4:	682b      	ldr	r3, [r5, #0]
 80100a6:	b103      	cbz	r3, 80100aa <_read_r+0x1e>
 80100a8:	6023      	str	r3, [r4, #0]
 80100aa:	bd38      	pop	{r3, r4, r5, pc}
 80100ac:	2000229c 	.word	0x2000229c

080100b0 <_kill_r>:
 80100b0:	b538      	push	{r3, r4, r5, lr}
 80100b2:	4d07      	ldr	r5, [pc, #28]	@ (80100d0 <_kill_r+0x20>)
 80100b4:	2300      	movs	r3, #0
 80100b6:	4604      	mov	r4, r0
 80100b8:	4608      	mov	r0, r1
 80100ba:	4611      	mov	r1, r2
 80100bc:	602b      	str	r3, [r5, #0]
 80100be:	f7f2 fc45 	bl	800294c <_kill>
 80100c2:	1c43      	adds	r3, r0, #1
 80100c4:	d102      	bne.n	80100cc <_kill_r+0x1c>
 80100c6:	682b      	ldr	r3, [r5, #0]
 80100c8:	b103      	cbz	r3, 80100cc <_kill_r+0x1c>
 80100ca:	6023      	str	r3, [r4, #0]
 80100cc:	bd38      	pop	{r3, r4, r5, pc}
 80100ce:	bf00      	nop
 80100d0:	2000229c 	.word	0x2000229c

080100d4 <_getpid_r>:
 80100d4:	f7f2 bc32 	b.w	800293c <_getpid>

080100d8 <_sbrk_r>:
 80100d8:	b538      	push	{r3, r4, r5, lr}
 80100da:	4d06      	ldr	r5, [pc, #24]	@ (80100f4 <_sbrk_r+0x1c>)
 80100dc:	2300      	movs	r3, #0
 80100de:	4604      	mov	r4, r0
 80100e0:	4608      	mov	r0, r1
 80100e2:	602b      	str	r3, [r5, #0]
 80100e4:	f7f2 fc9e 	bl	8002a24 <_sbrk>
 80100e8:	1c43      	adds	r3, r0, #1
 80100ea:	d102      	bne.n	80100f2 <_sbrk_r+0x1a>
 80100ec:	682b      	ldr	r3, [r5, #0]
 80100ee:	b103      	cbz	r3, 80100f2 <_sbrk_r+0x1a>
 80100f0:	6023      	str	r3, [r4, #0]
 80100f2:	bd38      	pop	{r3, r4, r5, pc}
 80100f4:	2000229c 	.word	0x2000229c

080100f8 <_write_r>:
 80100f8:	b538      	push	{r3, r4, r5, lr}
 80100fa:	4d07      	ldr	r5, [pc, #28]	@ (8010118 <_write_r+0x20>)
 80100fc:	4604      	mov	r4, r0
 80100fe:	4608      	mov	r0, r1
 8010100:	4611      	mov	r1, r2
 8010102:	2200      	movs	r2, #0
 8010104:	602a      	str	r2, [r5, #0]
 8010106:	461a      	mov	r2, r3
 8010108:	f7f1 fed8 	bl	8001ebc <_write>
 801010c:	1c43      	adds	r3, r0, #1
 801010e:	d102      	bne.n	8010116 <_write_r+0x1e>
 8010110:	682b      	ldr	r3, [r5, #0]
 8010112:	b103      	cbz	r3, 8010116 <_write_r+0x1e>
 8010114:	6023      	str	r3, [r4, #0]
 8010116:	bd38      	pop	{r3, r4, r5, pc}
 8010118:	2000229c 	.word	0x2000229c

0801011c <__errno>:
 801011c:	4b01      	ldr	r3, [pc, #4]	@ (8010124 <__errno+0x8>)
 801011e:	6818      	ldr	r0, [r3, #0]
 8010120:	4770      	bx	lr
 8010122:	bf00      	nop
 8010124:	2000012c 	.word	0x2000012c

08010128 <__libc_init_array>:
 8010128:	b570      	push	{r4, r5, r6, lr}
 801012a:	4d0d      	ldr	r5, [pc, #52]	@ (8010160 <__libc_init_array+0x38>)
 801012c:	4c0d      	ldr	r4, [pc, #52]	@ (8010164 <__libc_init_array+0x3c>)
 801012e:	1b64      	subs	r4, r4, r5
 8010130:	10a4      	asrs	r4, r4, #2
 8010132:	2600      	movs	r6, #0
 8010134:	42a6      	cmp	r6, r4
 8010136:	d109      	bne.n	801014c <__libc_init_array+0x24>
 8010138:	4d0b      	ldr	r5, [pc, #44]	@ (8010168 <__libc_init_array+0x40>)
 801013a:	4c0c      	ldr	r4, [pc, #48]	@ (801016c <__libc_init_array+0x44>)
 801013c:	f001 fd18 	bl	8011b70 <_init>
 8010140:	1b64      	subs	r4, r4, r5
 8010142:	10a4      	asrs	r4, r4, #2
 8010144:	2600      	movs	r6, #0
 8010146:	42a6      	cmp	r6, r4
 8010148:	d105      	bne.n	8010156 <__libc_init_array+0x2e>
 801014a:	bd70      	pop	{r4, r5, r6, pc}
 801014c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010150:	4798      	blx	r3
 8010152:	3601      	adds	r6, #1
 8010154:	e7ee      	b.n	8010134 <__libc_init_array+0xc>
 8010156:	f855 3b04 	ldr.w	r3, [r5], #4
 801015a:	4798      	blx	r3
 801015c:	3601      	adds	r6, #1
 801015e:	e7f2      	b.n	8010146 <__libc_init_array+0x1e>
 8010160:	08012140 	.word	0x08012140
 8010164:	08012140 	.word	0x08012140
 8010168:	08012140 	.word	0x08012140
 801016c:	08012144 	.word	0x08012144

08010170 <__retarget_lock_init_recursive>:
 8010170:	4770      	bx	lr

08010172 <__retarget_lock_acquire_recursive>:
 8010172:	4770      	bx	lr

08010174 <__retarget_lock_release_recursive>:
 8010174:	4770      	bx	lr

08010176 <quorem>:
 8010176:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801017a:	6903      	ldr	r3, [r0, #16]
 801017c:	690c      	ldr	r4, [r1, #16]
 801017e:	42a3      	cmp	r3, r4
 8010180:	4607      	mov	r7, r0
 8010182:	db7e      	blt.n	8010282 <quorem+0x10c>
 8010184:	3c01      	subs	r4, #1
 8010186:	f101 0814 	add.w	r8, r1, #20
 801018a:	00a3      	lsls	r3, r4, #2
 801018c:	f100 0514 	add.w	r5, r0, #20
 8010190:	9300      	str	r3, [sp, #0]
 8010192:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010196:	9301      	str	r3, [sp, #4]
 8010198:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801019c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80101a0:	3301      	adds	r3, #1
 80101a2:	429a      	cmp	r2, r3
 80101a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80101a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80101ac:	d32e      	bcc.n	801020c <quorem+0x96>
 80101ae:	f04f 0a00 	mov.w	sl, #0
 80101b2:	46c4      	mov	ip, r8
 80101b4:	46ae      	mov	lr, r5
 80101b6:	46d3      	mov	fp, sl
 80101b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80101bc:	b298      	uxth	r0, r3
 80101be:	fb06 a000 	mla	r0, r6, r0, sl
 80101c2:	0c02      	lsrs	r2, r0, #16
 80101c4:	0c1b      	lsrs	r3, r3, #16
 80101c6:	fb06 2303 	mla	r3, r6, r3, r2
 80101ca:	f8de 2000 	ldr.w	r2, [lr]
 80101ce:	b280      	uxth	r0, r0
 80101d0:	b292      	uxth	r2, r2
 80101d2:	1a12      	subs	r2, r2, r0
 80101d4:	445a      	add	r2, fp
 80101d6:	f8de 0000 	ldr.w	r0, [lr]
 80101da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80101de:	b29b      	uxth	r3, r3
 80101e0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80101e4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80101e8:	b292      	uxth	r2, r2
 80101ea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80101ee:	45e1      	cmp	r9, ip
 80101f0:	f84e 2b04 	str.w	r2, [lr], #4
 80101f4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80101f8:	d2de      	bcs.n	80101b8 <quorem+0x42>
 80101fa:	9b00      	ldr	r3, [sp, #0]
 80101fc:	58eb      	ldr	r3, [r5, r3]
 80101fe:	b92b      	cbnz	r3, 801020c <quorem+0x96>
 8010200:	9b01      	ldr	r3, [sp, #4]
 8010202:	3b04      	subs	r3, #4
 8010204:	429d      	cmp	r5, r3
 8010206:	461a      	mov	r2, r3
 8010208:	d32f      	bcc.n	801026a <quorem+0xf4>
 801020a:	613c      	str	r4, [r7, #16]
 801020c:	4638      	mov	r0, r7
 801020e:	f001 f8c3 	bl	8011398 <__mcmp>
 8010212:	2800      	cmp	r0, #0
 8010214:	db25      	blt.n	8010262 <quorem+0xec>
 8010216:	4629      	mov	r1, r5
 8010218:	2000      	movs	r0, #0
 801021a:	f858 2b04 	ldr.w	r2, [r8], #4
 801021e:	f8d1 c000 	ldr.w	ip, [r1]
 8010222:	fa1f fe82 	uxth.w	lr, r2
 8010226:	fa1f f38c 	uxth.w	r3, ip
 801022a:	eba3 030e 	sub.w	r3, r3, lr
 801022e:	4403      	add	r3, r0
 8010230:	0c12      	lsrs	r2, r2, #16
 8010232:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010236:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801023a:	b29b      	uxth	r3, r3
 801023c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010240:	45c1      	cmp	r9, r8
 8010242:	f841 3b04 	str.w	r3, [r1], #4
 8010246:	ea4f 4022 	mov.w	r0, r2, asr #16
 801024a:	d2e6      	bcs.n	801021a <quorem+0xa4>
 801024c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010250:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010254:	b922      	cbnz	r2, 8010260 <quorem+0xea>
 8010256:	3b04      	subs	r3, #4
 8010258:	429d      	cmp	r5, r3
 801025a:	461a      	mov	r2, r3
 801025c:	d30b      	bcc.n	8010276 <quorem+0x100>
 801025e:	613c      	str	r4, [r7, #16]
 8010260:	3601      	adds	r6, #1
 8010262:	4630      	mov	r0, r6
 8010264:	b003      	add	sp, #12
 8010266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801026a:	6812      	ldr	r2, [r2, #0]
 801026c:	3b04      	subs	r3, #4
 801026e:	2a00      	cmp	r2, #0
 8010270:	d1cb      	bne.n	801020a <quorem+0x94>
 8010272:	3c01      	subs	r4, #1
 8010274:	e7c6      	b.n	8010204 <quorem+0x8e>
 8010276:	6812      	ldr	r2, [r2, #0]
 8010278:	3b04      	subs	r3, #4
 801027a:	2a00      	cmp	r2, #0
 801027c:	d1ef      	bne.n	801025e <quorem+0xe8>
 801027e:	3c01      	subs	r4, #1
 8010280:	e7ea      	b.n	8010258 <quorem+0xe2>
 8010282:	2000      	movs	r0, #0
 8010284:	e7ee      	b.n	8010264 <quorem+0xee>
	...

08010288 <_dtoa_r>:
 8010288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801028c:	69c7      	ldr	r7, [r0, #28]
 801028e:	b099      	sub	sp, #100	@ 0x64
 8010290:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010294:	ec55 4b10 	vmov	r4, r5, d0
 8010298:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801029a:	9109      	str	r1, [sp, #36]	@ 0x24
 801029c:	4683      	mov	fp, r0
 801029e:	920e      	str	r2, [sp, #56]	@ 0x38
 80102a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80102a2:	b97f      	cbnz	r7, 80102c4 <_dtoa_r+0x3c>
 80102a4:	2010      	movs	r0, #16
 80102a6:	f7fe ff7b 	bl	800f1a0 <malloc>
 80102aa:	4602      	mov	r2, r0
 80102ac:	f8cb 001c 	str.w	r0, [fp, #28]
 80102b0:	b920      	cbnz	r0, 80102bc <_dtoa_r+0x34>
 80102b2:	4ba7      	ldr	r3, [pc, #668]	@ (8010550 <_dtoa_r+0x2c8>)
 80102b4:	21ef      	movs	r1, #239	@ 0xef
 80102b6:	48a7      	ldr	r0, [pc, #668]	@ (8010554 <_dtoa_r+0x2cc>)
 80102b8:	f001 fbf6 	bl	8011aa8 <__assert_func>
 80102bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80102c0:	6007      	str	r7, [r0, #0]
 80102c2:	60c7      	str	r7, [r0, #12]
 80102c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80102c8:	6819      	ldr	r1, [r3, #0]
 80102ca:	b159      	cbz	r1, 80102e4 <_dtoa_r+0x5c>
 80102cc:	685a      	ldr	r2, [r3, #4]
 80102ce:	604a      	str	r2, [r1, #4]
 80102d0:	2301      	movs	r3, #1
 80102d2:	4093      	lsls	r3, r2
 80102d4:	608b      	str	r3, [r1, #8]
 80102d6:	4658      	mov	r0, fp
 80102d8:	f000 fe24 	bl	8010f24 <_Bfree>
 80102dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80102e0:	2200      	movs	r2, #0
 80102e2:	601a      	str	r2, [r3, #0]
 80102e4:	1e2b      	subs	r3, r5, #0
 80102e6:	bfb9      	ittee	lt
 80102e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80102ec:	9303      	strlt	r3, [sp, #12]
 80102ee:	2300      	movge	r3, #0
 80102f0:	6033      	strge	r3, [r6, #0]
 80102f2:	9f03      	ldr	r7, [sp, #12]
 80102f4:	4b98      	ldr	r3, [pc, #608]	@ (8010558 <_dtoa_r+0x2d0>)
 80102f6:	bfbc      	itt	lt
 80102f8:	2201      	movlt	r2, #1
 80102fa:	6032      	strlt	r2, [r6, #0]
 80102fc:	43bb      	bics	r3, r7
 80102fe:	d112      	bne.n	8010326 <_dtoa_r+0x9e>
 8010300:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010302:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010306:	6013      	str	r3, [r2, #0]
 8010308:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801030c:	4323      	orrs	r3, r4
 801030e:	f000 854d 	beq.w	8010dac <_dtoa_r+0xb24>
 8010312:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010314:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801056c <_dtoa_r+0x2e4>
 8010318:	2b00      	cmp	r3, #0
 801031a:	f000 854f 	beq.w	8010dbc <_dtoa_r+0xb34>
 801031e:	f10a 0303 	add.w	r3, sl, #3
 8010322:	f000 bd49 	b.w	8010db8 <_dtoa_r+0xb30>
 8010326:	ed9d 7b02 	vldr	d7, [sp, #8]
 801032a:	2200      	movs	r2, #0
 801032c:	ec51 0b17 	vmov	r0, r1, d7
 8010330:	2300      	movs	r3, #0
 8010332:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010336:	f7f0 fbcf 	bl	8000ad8 <__aeabi_dcmpeq>
 801033a:	4680      	mov	r8, r0
 801033c:	b158      	cbz	r0, 8010356 <_dtoa_r+0xce>
 801033e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010340:	2301      	movs	r3, #1
 8010342:	6013      	str	r3, [r2, #0]
 8010344:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010346:	b113      	cbz	r3, 801034e <_dtoa_r+0xc6>
 8010348:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801034a:	4b84      	ldr	r3, [pc, #528]	@ (801055c <_dtoa_r+0x2d4>)
 801034c:	6013      	str	r3, [r2, #0]
 801034e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8010570 <_dtoa_r+0x2e8>
 8010352:	f000 bd33 	b.w	8010dbc <_dtoa_r+0xb34>
 8010356:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801035a:	aa16      	add	r2, sp, #88	@ 0x58
 801035c:	a917      	add	r1, sp, #92	@ 0x5c
 801035e:	4658      	mov	r0, fp
 8010360:	f001 f8ca 	bl	80114f8 <__d2b>
 8010364:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010368:	4681      	mov	r9, r0
 801036a:	2e00      	cmp	r6, #0
 801036c:	d077      	beq.n	801045e <_dtoa_r+0x1d6>
 801036e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010370:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8010374:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010378:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801037c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010380:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010384:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010388:	4619      	mov	r1, r3
 801038a:	2200      	movs	r2, #0
 801038c:	4b74      	ldr	r3, [pc, #464]	@ (8010560 <_dtoa_r+0x2d8>)
 801038e:	f7ef ff83 	bl	8000298 <__aeabi_dsub>
 8010392:	a369      	add	r3, pc, #420	@ (adr r3, 8010538 <_dtoa_r+0x2b0>)
 8010394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010398:	f7f0 f936 	bl	8000608 <__aeabi_dmul>
 801039c:	a368      	add	r3, pc, #416	@ (adr r3, 8010540 <_dtoa_r+0x2b8>)
 801039e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a2:	f7ef ff7b 	bl	800029c <__adddf3>
 80103a6:	4604      	mov	r4, r0
 80103a8:	4630      	mov	r0, r6
 80103aa:	460d      	mov	r5, r1
 80103ac:	f7f0 f8c2 	bl	8000534 <__aeabi_i2d>
 80103b0:	a365      	add	r3, pc, #404	@ (adr r3, 8010548 <_dtoa_r+0x2c0>)
 80103b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103b6:	f7f0 f927 	bl	8000608 <__aeabi_dmul>
 80103ba:	4602      	mov	r2, r0
 80103bc:	460b      	mov	r3, r1
 80103be:	4620      	mov	r0, r4
 80103c0:	4629      	mov	r1, r5
 80103c2:	f7ef ff6b 	bl	800029c <__adddf3>
 80103c6:	4604      	mov	r4, r0
 80103c8:	460d      	mov	r5, r1
 80103ca:	f7f0 fbcd 	bl	8000b68 <__aeabi_d2iz>
 80103ce:	2200      	movs	r2, #0
 80103d0:	4607      	mov	r7, r0
 80103d2:	2300      	movs	r3, #0
 80103d4:	4620      	mov	r0, r4
 80103d6:	4629      	mov	r1, r5
 80103d8:	f7f0 fb88 	bl	8000aec <__aeabi_dcmplt>
 80103dc:	b140      	cbz	r0, 80103f0 <_dtoa_r+0x168>
 80103de:	4638      	mov	r0, r7
 80103e0:	f7f0 f8a8 	bl	8000534 <__aeabi_i2d>
 80103e4:	4622      	mov	r2, r4
 80103e6:	462b      	mov	r3, r5
 80103e8:	f7f0 fb76 	bl	8000ad8 <__aeabi_dcmpeq>
 80103ec:	b900      	cbnz	r0, 80103f0 <_dtoa_r+0x168>
 80103ee:	3f01      	subs	r7, #1
 80103f0:	2f16      	cmp	r7, #22
 80103f2:	d851      	bhi.n	8010498 <_dtoa_r+0x210>
 80103f4:	4b5b      	ldr	r3, [pc, #364]	@ (8010564 <_dtoa_r+0x2dc>)
 80103f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80103fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010402:	f7f0 fb73 	bl	8000aec <__aeabi_dcmplt>
 8010406:	2800      	cmp	r0, #0
 8010408:	d048      	beq.n	801049c <_dtoa_r+0x214>
 801040a:	3f01      	subs	r7, #1
 801040c:	2300      	movs	r3, #0
 801040e:	9312      	str	r3, [sp, #72]	@ 0x48
 8010410:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010412:	1b9b      	subs	r3, r3, r6
 8010414:	1e5a      	subs	r2, r3, #1
 8010416:	bf44      	itt	mi
 8010418:	f1c3 0801 	rsbmi	r8, r3, #1
 801041c:	2300      	movmi	r3, #0
 801041e:	9208      	str	r2, [sp, #32]
 8010420:	bf54      	ite	pl
 8010422:	f04f 0800 	movpl.w	r8, #0
 8010426:	9308      	strmi	r3, [sp, #32]
 8010428:	2f00      	cmp	r7, #0
 801042a:	db39      	blt.n	80104a0 <_dtoa_r+0x218>
 801042c:	9b08      	ldr	r3, [sp, #32]
 801042e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8010430:	443b      	add	r3, r7
 8010432:	9308      	str	r3, [sp, #32]
 8010434:	2300      	movs	r3, #0
 8010436:	930a      	str	r3, [sp, #40]	@ 0x28
 8010438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801043a:	2b09      	cmp	r3, #9
 801043c:	d864      	bhi.n	8010508 <_dtoa_r+0x280>
 801043e:	2b05      	cmp	r3, #5
 8010440:	bfc4      	itt	gt
 8010442:	3b04      	subgt	r3, #4
 8010444:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8010446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010448:	f1a3 0302 	sub.w	r3, r3, #2
 801044c:	bfcc      	ite	gt
 801044e:	2400      	movgt	r4, #0
 8010450:	2401      	movle	r4, #1
 8010452:	2b03      	cmp	r3, #3
 8010454:	d863      	bhi.n	801051e <_dtoa_r+0x296>
 8010456:	e8df f003 	tbb	[pc, r3]
 801045a:	372a      	.short	0x372a
 801045c:	5535      	.short	0x5535
 801045e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8010462:	441e      	add	r6, r3
 8010464:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010468:	2b20      	cmp	r3, #32
 801046a:	bfc1      	itttt	gt
 801046c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010470:	409f      	lslgt	r7, r3
 8010472:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010476:	fa24 f303 	lsrgt.w	r3, r4, r3
 801047a:	bfd6      	itet	le
 801047c:	f1c3 0320 	rsble	r3, r3, #32
 8010480:	ea47 0003 	orrgt.w	r0, r7, r3
 8010484:	fa04 f003 	lslle.w	r0, r4, r3
 8010488:	f7f0 f844 	bl	8000514 <__aeabi_ui2d>
 801048c:	2201      	movs	r2, #1
 801048e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010492:	3e01      	subs	r6, #1
 8010494:	9214      	str	r2, [sp, #80]	@ 0x50
 8010496:	e777      	b.n	8010388 <_dtoa_r+0x100>
 8010498:	2301      	movs	r3, #1
 801049a:	e7b8      	b.n	801040e <_dtoa_r+0x186>
 801049c:	9012      	str	r0, [sp, #72]	@ 0x48
 801049e:	e7b7      	b.n	8010410 <_dtoa_r+0x188>
 80104a0:	427b      	negs	r3, r7
 80104a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80104a4:	2300      	movs	r3, #0
 80104a6:	eba8 0807 	sub.w	r8, r8, r7
 80104aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80104ac:	e7c4      	b.n	8010438 <_dtoa_r+0x1b0>
 80104ae:	2300      	movs	r3, #0
 80104b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	dc35      	bgt.n	8010524 <_dtoa_r+0x29c>
 80104b8:	2301      	movs	r3, #1
 80104ba:	9300      	str	r3, [sp, #0]
 80104bc:	9307      	str	r3, [sp, #28]
 80104be:	461a      	mov	r2, r3
 80104c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80104c2:	e00b      	b.n	80104dc <_dtoa_r+0x254>
 80104c4:	2301      	movs	r3, #1
 80104c6:	e7f3      	b.n	80104b0 <_dtoa_r+0x228>
 80104c8:	2300      	movs	r3, #0
 80104ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80104cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80104ce:	18fb      	adds	r3, r7, r3
 80104d0:	9300      	str	r3, [sp, #0]
 80104d2:	3301      	adds	r3, #1
 80104d4:	2b01      	cmp	r3, #1
 80104d6:	9307      	str	r3, [sp, #28]
 80104d8:	bfb8      	it	lt
 80104da:	2301      	movlt	r3, #1
 80104dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80104e0:	2100      	movs	r1, #0
 80104e2:	2204      	movs	r2, #4
 80104e4:	f102 0514 	add.w	r5, r2, #20
 80104e8:	429d      	cmp	r5, r3
 80104ea:	d91f      	bls.n	801052c <_dtoa_r+0x2a4>
 80104ec:	6041      	str	r1, [r0, #4]
 80104ee:	4658      	mov	r0, fp
 80104f0:	f000 fcd8 	bl	8010ea4 <_Balloc>
 80104f4:	4682      	mov	sl, r0
 80104f6:	2800      	cmp	r0, #0
 80104f8:	d13c      	bne.n	8010574 <_dtoa_r+0x2ec>
 80104fa:	4b1b      	ldr	r3, [pc, #108]	@ (8010568 <_dtoa_r+0x2e0>)
 80104fc:	4602      	mov	r2, r0
 80104fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8010502:	e6d8      	b.n	80102b6 <_dtoa_r+0x2e>
 8010504:	2301      	movs	r3, #1
 8010506:	e7e0      	b.n	80104ca <_dtoa_r+0x242>
 8010508:	2401      	movs	r4, #1
 801050a:	2300      	movs	r3, #0
 801050c:	9309      	str	r3, [sp, #36]	@ 0x24
 801050e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010510:	f04f 33ff 	mov.w	r3, #4294967295
 8010514:	9300      	str	r3, [sp, #0]
 8010516:	9307      	str	r3, [sp, #28]
 8010518:	2200      	movs	r2, #0
 801051a:	2312      	movs	r3, #18
 801051c:	e7d0      	b.n	80104c0 <_dtoa_r+0x238>
 801051e:	2301      	movs	r3, #1
 8010520:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010522:	e7f5      	b.n	8010510 <_dtoa_r+0x288>
 8010524:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010526:	9300      	str	r3, [sp, #0]
 8010528:	9307      	str	r3, [sp, #28]
 801052a:	e7d7      	b.n	80104dc <_dtoa_r+0x254>
 801052c:	3101      	adds	r1, #1
 801052e:	0052      	lsls	r2, r2, #1
 8010530:	e7d8      	b.n	80104e4 <_dtoa_r+0x25c>
 8010532:	bf00      	nop
 8010534:	f3af 8000 	nop.w
 8010538:	636f4361 	.word	0x636f4361
 801053c:	3fd287a7 	.word	0x3fd287a7
 8010540:	8b60c8b3 	.word	0x8b60c8b3
 8010544:	3fc68a28 	.word	0x3fc68a28
 8010548:	509f79fb 	.word	0x509f79fb
 801054c:	3fd34413 	.word	0x3fd34413
 8010550:	08011e09 	.word	0x08011e09
 8010554:	08011e20 	.word	0x08011e20
 8010558:	7ff00000 	.word	0x7ff00000
 801055c:	08011dd9 	.word	0x08011dd9
 8010560:	3ff80000 	.word	0x3ff80000
 8010564:	08011f18 	.word	0x08011f18
 8010568:	08011e78 	.word	0x08011e78
 801056c:	08011e05 	.word	0x08011e05
 8010570:	08011dd8 	.word	0x08011dd8
 8010574:	f8db 301c 	ldr.w	r3, [fp, #28]
 8010578:	6018      	str	r0, [r3, #0]
 801057a:	9b07      	ldr	r3, [sp, #28]
 801057c:	2b0e      	cmp	r3, #14
 801057e:	f200 80a4 	bhi.w	80106ca <_dtoa_r+0x442>
 8010582:	2c00      	cmp	r4, #0
 8010584:	f000 80a1 	beq.w	80106ca <_dtoa_r+0x442>
 8010588:	2f00      	cmp	r7, #0
 801058a:	dd33      	ble.n	80105f4 <_dtoa_r+0x36c>
 801058c:	4bad      	ldr	r3, [pc, #692]	@ (8010844 <_dtoa_r+0x5bc>)
 801058e:	f007 020f 	and.w	r2, r7, #15
 8010592:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010596:	ed93 7b00 	vldr	d7, [r3]
 801059a:	05f8      	lsls	r0, r7, #23
 801059c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80105a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80105a4:	d516      	bpl.n	80105d4 <_dtoa_r+0x34c>
 80105a6:	4ba8      	ldr	r3, [pc, #672]	@ (8010848 <_dtoa_r+0x5c0>)
 80105a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80105ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80105b0:	f7f0 f954 	bl	800085c <__aeabi_ddiv>
 80105b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105b8:	f004 040f 	and.w	r4, r4, #15
 80105bc:	2603      	movs	r6, #3
 80105be:	4da2      	ldr	r5, [pc, #648]	@ (8010848 <_dtoa_r+0x5c0>)
 80105c0:	b954      	cbnz	r4, 80105d8 <_dtoa_r+0x350>
 80105c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105ca:	f7f0 f947 	bl	800085c <__aeabi_ddiv>
 80105ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105d2:	e028      	b.n	8010626 <_dtoa_r+0x39e>
 80105d4:	2602      	movs	r6, #2
 80105d6:	e7f2      	b.n	80105be <_dtoa_r+0x336>
 80105d8:	07e1      	lsls	r1, r4, #31
 80105da:	d508      	bpl.n	80105ee <_dtoa_r+0x366>
 80105dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80105e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80105e4:	f7f0 f810 	bl	8000608 <__aeabi_dmul>
 80105e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80105ec:	3601      	adds	r6, #1
 80105ee:	1064      	asrs	r4, r4, #1
 80105f0:	3508      	adds	r5, #8
 80105f2:	e7e5      	b.n	80105c0 <_dtoa_r+0x338>
 80105f4:	f000 80d2 	beq.w	801079c <_dtoa_r+0x514>
 80105f8:	427c      	negs	r4, r7
 80105fa:	4b92      	ldr	r3, [pc, #584]	@ (8010844 <_dtoa_r+0x5bc>)
 80105fc:	4d92      	ldr	r5, [pc, #584]	@ (8010848 <_dtoa_r+0x5c0>)
 80105fe:	f004 020f 	and.w	r2, r4, #15
 8010602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010606:	e9d3 2300 	ldrd	r2, r3, [r3]
 801060a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801060e:	f7ef fffb 	bl	8000608 <__aeabi_dmul>
 8010612:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010616:	1124      	asrs	r4, r4, #4
 8010618:	2300      	movs	r3, #0
 801061a:	2602      	movs	r6, #2
 801061c:	2c00      	cmp	r4, #0
 801061e:	f040 80b2 	bne.w	8010786 <_dtoa_r+0x4fe>
 8010622:	2b00      	cmp	r3, #0
 8010624:	d1d3      	bne.n	80105ce <_dtoa_r+0x346>
 8010626:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010628:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801062c:	2b00      	cmp	r3, #0
 801062e:	f000 80b7 	beq.w	80107a0 <_dtoa_r+0x518>
 8010632:	4b86      	ldr	r3, [pc, #536]	@ (801084c <_dtoa_r+0x5c4>)
 8010634:	2200      	movs	r2, #0
 8010636:	4620      	mov	r0, r4
 8010638:	4629      	mov	r1, r5
 801063a:	f7f0 fa57 	bl	8000aec <__aeabi_dcmplt>
 801063e:	2800      	cmp	r0, #0
 8010640:	f000 80ae 	beq.w	80107a0 <_dtoa_r+0x518>
 8010644:	9b07      	ldr	r3, [sp, #28]
 8010646:	2b00      	cmp	r3, #0
 8010648:	f000 80aa 	beq.w	80107a0 <_dtoa_r+0x518>
 801064c:	9b00      	ldr	r3, [sp, #0]
 801064e:	2b00      	cmp	r3, #0
 8010650:	dd37      	ble.n	80106c2 <_dtoa_r+0x43a>
 8010652:	1e7b      	subs	r3, r7, #1
 8010654:	9304      	str	r3, [sp, #16]
 8010656:	4620      	mov	r0, r4
 8010658:	4b7d      	ldr	r3, [pc, #500]	@ (8010850 <_dtoa_r+0x5c8>)
 801065a:	2200      	movs	r2, #0
 801065c:	4629      	mov	r1, r5
 801065e:	f7ef ffd3 	bl	8000608 <__aeabi_dmul>
 8010662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010666:	9c00      	ldr	r4, [sp, #0]
 8010668:	3601      	adds	r6, #1
 801066a:	4630      	mov	r0, r6
 801066c:	f7ef ff62 	bl	8000534 <__aeabi_i2d>
 8010670:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010674:	f7ef ffc8 	bl	8000608 <__aeabi_dmul>
 8010678:	4b76      	ldr	r3, [pc, #472]	@ (8010854 <_dtoa_r+0x5cc>)
 801067a:	2200      	movs	r2, #0
 801067c:	f7ef fe0e 	bl	800029c <__adddf3>
 8010680:	4605      	mov	r5, r0
 8010682:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010686:	2c00      	cmp	r4, #0
 8010688:	f040 808d 	bne.w	80107a6 <_dtoa_r+0x51e>
 801068c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010690:	4b71      	ldr	r3, [pc, #452]	@ (8010858 <_dtoa_r+0x5d0>)
 8010692:	2200      	movs	r2, #0
 8010694:	f7ef fe00 	bl	8000298 <__aeabi_dsub>
 8010698:	4602      	mov	r2, r0
 801069a:	460b      	mov	r3, r1
 801069c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80106a0:	462a      	mov	r2, r5
 80106a2:	4633      	mov	r3, r6
 80106a4:	f7f0 fa40 	bl	8000b28 <__aeabi_dcmpgt>
 80106a8:	2800      	cmp	r0, #0
 80106aa:	f040 828b 	bne.w	8010bc4 <_dtoa_r+0x93c>
 80106ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106b2:	462a      	mov	r2, r5
 80106b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80106b8:	f7f0 fa18 	bl	8000aec <__aeabi_dcmplt>
 80106bc:	2800      	cmp	r0, #0
 80106be:	f040 8128 	bne.w	8010912 <_dtoa_r+0x68a>
 80106c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80106c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80106ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	f2c0 815a 	blt.w	8010986 <_dtoa_r+0x6fe>
 80106d2:	2f0e      	cmp	r7, #14
 80106d4:	f300 8157 	bgt.w	8010986 <_dtoa_r+0x6fe>
 80106d8:	4b5a      	ldr	r3, [pc, #360]	@ (8010844 <_dtoa_r+0x5bc>)
 80106da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80106de:	ed93 7b00 	vldr	d7, [r3]
 80106e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	ed8d 7b00 	vstr	d7, [sp]
 80106ea:	da03      	bge.n	80106f4 <_dtoa_r+0x46c>
 80106ec:	9b07      	ldr	r3, [sp, #28]
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	f340 8101 	ble.w	80108f6 <_dtoa_r+0x66e>
 80106f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80106f8:	4656      	mov	r6, sl
 80106fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80106fe:	4620      	mov	r0, r4
 8010700:	4629      	mov	r1, r5
 8010702:	f7f0 f8ab 	bl	800085c <__aeabi_ddiv>
 8010706:	f7f0 fa2f 	bl	8000b68 <__aeabi_d2iz>
 801070a:	4680      	mov	r8, r0
 801070c:	f7ef ff12 	bl	8000534 <__aeabi_i2d>
 8010710:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010714:	f7ef ff78 	bl	8000608 <__aeabi_dmul>
 8010718:	4602      	mov	r2, r0
 801071a:	460b      	mov	r3, r1
 801071c:	4620      	mov	r0, r4
 801071e:	4629      	mov	r1, r5
 8010720:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010724:	f7ef fdb8 	bl	8000298 <__aeabi_dsub>
 8010728:	f806 4b01 	strb.w	r4, [r6], #1
 801072c:	9d07      	ldr	r5, [sp, #28]
 801072e:	eba6 040a 	sub.w	r4, r6, sl
 8010732:	42a5      	cmp	r5, r4
 8010734:	4602      	mov	r2, r0
 8010736:	460b      	mov	r3, r1
 8010738:	f040 8117 	bne.w	801096a <_dtoa_r+0x6e2>
 801073c:	f7ef fdae 	bl	800029c <__adddf3>
 8010740:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010744:	4604      	mov	r4, r0
 8010746:	460d      	mov	r5, r1
 8010748:	f7f0 f9ee 	bl	8000b28 <__aeabi_dcmpgt>
 801074c:	2800      	cmp	r0, #0
 801074e:	f040 80f9 	bne.w	8010944 <_dtoa_r+0x6bc>
 8010752:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010756:	4620      	mov	r0, r4
 8010758:	4629      	mov	r1, r5
 801075a:	f7f0 f9bd 	bl	8000ad8 <__aeabi_dcmpeq>
 801075e:	b118      	cbz	r0, 8010768 <_dtoa_r+0x4e0>
 8010760:	f018 0f01 	tst.w	r8, #1
 8010764:	f040 80ee 	bne.w	8010944 <_dtoa_r+0x6bc>
 8010768:	4649      	mov	r1, r9
 801076a:	4658      	mov	r0, fp
 801076c:	f000 fbda 	bl	8010f24 <_Bfree>
 8010770:	2300      	movs	r3, #0
 8010772:	7033      	strb	r3, [r6, #0]
 8010774:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010776:	3701      	adds	r7, #1
 8010778:	601f      	str	r7, [r3, #0]
 801077a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801077c:	2b00      	cmp	r3, #0
 801077e:	f000 831d 	beq.w	8010dbc <_dtoa_r+0xb34>
 8010782:	601e      	str	r6, [r3, #0]
 8010784:	e31a      	b.n	8010dbc <_dtoa_r+0xb34>
 8010786:	07e2      	lsls	r2, r4, #31
 8010788:	d505      	bpl.n	8010796 <_dtoa_r+0x50e>
 801078a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801078e:	f7ef ff3b 	bl	8000608 <__aeabi_dmul>
 8010792:	3601      	adds	r6, #1
 8010794:	2301      	movs	r3, #1
 8010796:	1064      	asrs	r4, r4, #1
 8010798:	3508      	adds	r5, #8
 801079a:	e73f      	b.n	801061c <_dtoa_r+0x394>
 801079c:	2602      	movs	r6, #2
 801079e:	e742      	b.n	8010626 <_dtoa_r+0x39e>
 80107a0:	9c07      	ldr	r4, [sp, #28]
 80107a2:	9704      	str	r7, [sp, #16]
 80107a4:	e761      	b.n	801066a <_dtoa_r+0x3e2>
 80107a6:	4b27      	ldr	r3, [pc, #156]	@ (8010844 <_dtoa_r+0x5bc>)
 80107a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80107aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80107ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80107b2:	4454      	add	r4, sl
 80107b4:	2900      	cmp	r1, #0
 80107b6:	d053      	beq.n	8010860 <_dtoa_r+0x5d8>
 80107b8:	4928      	ldr	r1, [pc, #160]	@ (801085c <_dtoa_r+0x5d4>)
 80107ba:	2000      	movs	r0, #0
 80107bc:	f7f0 f84e 	bl	800085c <__aeabi_ddiv>
 80107c0:	4633      	mov	r3, r6
 80107c2:	462a      	mov	r2, r5
 80107c4:	f7ef fd68 	bl	8000298 <__aeabi_dsub>
 80107c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80107cc:	4656      	mov	r6, sl
 80107ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80107d2:	f7f0 f9c9 	bl	8000b68 <__aeabi_d2iz>
 80107d6:	4605      	mov	r5, r0
 80107d8:	f7ef feac 	bl	8000534 <__aeabi_i2d>
 80107dc:	4602      	mov	r2, r0
 80107de:	460b      	mov	r3, r1
 80107e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80107e4:	f7ef fd58 	bl	8000298 <__aeabi_dsub>
 80107e8:	3530      	adds	r5, #48	@ 0x30
 80107ea:	4602      	mov	r2, r0
 80107ec:	460b      	mov	r3, r1
 80107ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80107f2:	f806 5b01 	strb.w	r5, [r6], #1
 80107f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80107fa:	f7f0 f977 	bl	8000aec <__aeabi_dcmplt>
 80107fe:	2800      	cmp	r0, #0
 8010800:	d171      	bne.n	80108e6 <_dtoa_r+0x65e>
 8010802:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010806:	4911      	ldr	r1, [pc, #68]	@ (801084c <_dtoa_r+0x5c4>)
 8010808:	2000      	movs	r0, #0
 801080a:	f7ef fd45 	bl	8000298 <__aeabi_dsub>
 801080e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8010812:	f7f0 f96b 	bl	8000aec <__aeabi_dcmplt>
 8010816:	2800      	cmp	r0, #0
 8010818:	f040 8095 	bne.w	8010946 <_dtoa_r+0x6be>
 801081c:	42a6      	cmp	r6, r4
 801081e:	f43f af50 	beq.w	80106c2 <_dtoa_r+0x43a>
 8010822:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8010826:	4b0a      	ldr	r3, [pc, #40]	@ (8010850 <_dtoa_r+0x5c8>)
 8010828:	2200      	movs	r2, #0
 801082a:	f7ef feed 	bl	8000608 <__aeabi_dmul>
 801082e:	4b08      	ldr	r3, [pc, #32]	@ (8010850 <_dtoa_r+0x5c8>)
 8010830:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8010834:	2200      	movs	r2, #0
 8010836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801083a:	f7ef fee5 	bl	8000608 <__aeabi_dmul>
 801083e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010842:	e7c4      	b.n	80107ce <_dtoa_r+0x546>
 8010844:	08011f18 	.word	0x08011f18
 8010848:	08011ef0 	.word	0x08011ef0
 801084c:	3ff00000 	.word	0x3ff00000
 8010850:	40240000 	.word	0x40240000
 8010854:	401c0000 	.word	0x401c0000
 8010858:	40140000 	.word	0x40140000
 801085c:	3fe00000 	.word	0x3fe00000
 8010860:	4631      	mov	r1, r6
 8010862:	4628      	mov	r0, r5
 8010864:	f7ef fed0 	bl	8000608 <__aeabi_dmul>
 8010868:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801086c:	9415      	str	r4, [sp, #84]	@ 0x54
 801086e:	4656      	mov	r6, sl
 8010870:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010874:	f7f0 f978 	bl	8000b68 <__aeabi_d2iz>
 8010878:	4605      	mov	r5, r0
 801087a:	f7ef fe5b 	bl	8000534 <__aeabi_i2d>
 801087e:	4602      	mov	r2, r0
 8010880:	460b      	mov	r3, r1
 8010882:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010886:	f7ef fd07 	bl	8000298 <__aeabi_dsub>
 801088a:	3530      	adds	r5, #48	@ 0x30
 801088c:	f806 5b01 	strb.w	r5, [r6], #1
 8010890:	4602      	mov	r2, r0
 8010892:	460b      	mov	r3, r1
 8010894:	42a6      	cmp	r6, r4
 8010896:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801089a:	f04f 0200 	mov.w	r2, #0
 801089e:	d124      	bne.n	80108ea <_dtoa_r+0x662>
 80108a0:	4bac      	ldr	r3, [pc, #688]	@ (8010b54 <_dtoa_r+0x8cc>)
 80108a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80108a6:	f7ef fcf9 	bl	800029c <__adddf3>
 80108aa:	4602      	mov	r2, r0
 80108ac:	460b      	mov	r3, r1
 80108ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108b2:	f7f0 f939 	bl	8000b28 <__aeabi_dcmpgt>
 80108b6:	2800      	cmp	r0, #0
 80108b8:	d145      	bne.n	8010946 <_dtoa_r+0x6be>
 80108ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80108be:	49a5      	ldr	r1, [pc, #660]	@ (8010b54 <_dtoa_r+0x8cc>)
 80108c0:	2000      	movs	r0, #0
 80108c2:	f7ef fce9 	bl	8000298 <__aeabi_dsub>
 80108c6:	4602      	mov	r2, r0
 80108c8:	460b      	mov	r3, r1
 80108ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108ce:	f7f0 f90d 	bl	8000aec <__aeabi_dcmplt>
 80108d2:	2800      	cmp	r0, #0
 80108d4:	f43f aef5 	beq.w	80106c2 <_dtoa_r+0x43a>
 80108d8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80108da:	1e73      	subs	r3, r6, #1
 80108dc:	9315      	str	r3, [sp, #84]	@ 0x54
 80108de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80108e2:	2b30      	cmp	r3, #48	@ 0x30
 80108e4:	d0f8      	beq.n	80108d8 <_dtoa_r+0x650>
 80108e6:	9f04      	ldr	r7, [sp, #16]
 80108e8:	e73e      	b.n	8010768 <_dtoa_r+0x4e0>
 80108ea:	4b9b      	ldr	r3, [pc, #620]	@ (8010b58 <_dtoa_r+0x8d0>)
 80108ec:	f7ef fe8c 	bl	8000608 <__aeabi_dmul>
 80108f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108f4:	e7bc      	b.n	8010870 <_dtoa_r+0x5e8>
 80108f6:	d10c      	bne.n	8010912 <_dtoa_r+0x68a>
 80108f8:	4b98      	ldr	r3, [pc, #608]	@ (8010b5c <_dtoa_r+0x8d4>)
 80108fa:	2200      	movs	r2, #0
 80108fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010900:	f7ef fe82 	bl	8000608 <__aeabi_dmul>
 8010904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010908:	f7f0 f904 	bl	8000b14 <__aeabi_dcmpge>
 801090c:	2800      	cmp	r0, #0
 801090e:	f000 8157 	beq.w	8010bc0 <_dtoa_r+0x938>
 8010912:	2400      	movs	r4, #0
 8010914:	4625      	mov	r5, r4
 8010916:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010918:	43db      	mvns	r3, r3
 801091a:	9304      	str	r3, [sp, #16]
 801091c:	4656      	mov	r6, sl
 801091e:	2700      	movs	r7, #0
 8010920:	4621      	mov	r1, r4
 8010922:	4658      	mov	r0, fp
 8010924:	f000 fafe 	bl	8010f24 <_Bfree>
 8010928:	2d00      	cmp	r5, #0
 801092a:	d0dc      	beq.n	80108e6 <_dtoa_r+0x65e>
 801092c:	b12f      	cbz	r7, 801093a <_dtoa_r+0x6b2>
 801092e:	42af      	cmp	r7, r5
 8010930:	d003      	beq.n	801093a <_dtoa_r+0x6b2>
 8010932:	4639      	mov	r1, r7
 8010934:	4658      	mov	r0, fp
 8010936:	f000 faf5 	bl	8010f24 <_Bfree>
 801093a:	4629      	mov	r1, r5
 801093c:	4658      	mov	r0, fp
 801093e:	f000 faf1 	bl	8010f24 <_Bfree>
 8010942:	e7d0      	b.n	80108e6 <_dtoa_r+0x65e>
 8010944:	9704      	str	r7, [sp, #16]
 8010946:	4633      	mov	r3, r6
 8010948:	461e      	mov	r6, r3
 801094a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801094e:	2a39      	cmp	r2, #57	@ 0x39
 8010950:	d107      	bne.n	8010962 <_dtoa_r+0x6da>
 8010952:	459a      	cmp	sl, r3
 8010954:	d1f8      	bne.n	8010948 <_dtoa_r+0x6c0>
 8010956:	9a04      	ldr	r2, [sp, #16]
 8010958:	3201      	adds	r2, #1
 801095a:	9204      	str	r2, [sp, #16]
 801095c:	2230      	movs	r2, #48	@ 0x30
 801095e:	f88a 2000 	strb.w	r2, [sl]
 8010962:	781a      	ldrb	r2, [r3, #0]
 8010964:	3201      	adds	r2, #1
 8010966:	701a      	strb	r2, [r3, #0]
 8010968:	e7bd      	b.n	80108e6 <_dtoa_r+0x65e>
 801096a:	4b7b      	ldr	r3, [pc, #492]	@ (8010b58 <_dtoa_r+0x8d0>)
 801096c:	2200      	movs	r2, #0
 801096e:	f7ef fe4b 	bl	8000608 <__aeabi_dmul>
 8010972:	2200      	movs	r2, #0
 8010974:	2300      	movs	r3, #0
 8010976:	4604      	mov	r4, r0
 8010978:	460d      	mov	r5, r1
 801097a:	f7f0 f8ad 	bl	8000ad8 <__aeabi_dcmpeq>
 801097e:	2800      	cmp	r0, #0
 8010980:	f43f aebb 	beq.w	80106fa <_dtoa_r+0x472>
 8010984:	e6f0      	b.n	8010768 <_dtoa_r+0x4e0>
 8010986:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010988:	2a00      	cmp	r2, #0
 801098a:	f000 80db 	beq.w	8010b44 <_dtoa_r+0x8bc>
 801098e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010990:	2a01      	cmp	r2, #1
 8010992:	f300 80bf 	bgt.w	8010b14 <_dtoa_r+0x88c>
 8010996:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010998:	2a00      	cmp	r2, #0
 801099a:	f000 80b7 	beq.w	8010b0c <_dtoa_r+0x884>
 801099e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80109a2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80109a4:	4646      	mov	r6, r8
 80109a6:	9a08      	ldr	r2, [sp, #32]
 80109a8:	2101      	movs	r1, #1
 80109aa:	441a      	add	r2, r3
 80109ac:	4658      	mov	r0, fp
 80109ae:	4498      	add	r8, r3
 80109b0:	9208      	str	r2, [sp, #32]
 80109b2:	f000 fb6b 	bl	801108c <__i2b>
 80109b6:	4605      	mov	r5, r0
 80109b8:	b15e      	cbz	r6, 80109d2 <_dtoa_r+0x74a>
 80109ba:	9b08      	ldr	r3, [sp, #32]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	dd08      	ble.n	80109d2 <_dtoa_r+0x74a>
 80109c0:	42b3      	cmp	r3, r6
 80109c2:	9a08      	ldr	r2, [sp, #32]
 80109c4:	bfa8      	it	ge
 80109c6:	4633      	movge	r3, r6
 80109c8:	eba8 0803 	sub.w	r8, r8, r3
 80109cc:	1af6      	subs	r6, r6, r3
 80109ce:	1ad3      	subs	r3, r2, r3
 80109d0:	9308      	str	r3, [sp, #32]
 80109d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109d4:	b1f3      	cbz	r3, 8010a14 <_dtoa_r+0x78c>
 80109d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80109d8:	2b00      	cmp	r3, #0
 80109da:	f000 80b7 	beq.w	8010b4c <_dtoa_r+0x8c4>
 80109de:	b18c      	cbz	r4, 8010a04 <_dtoa_r+0x77c>
 80109e0:	4629      	mov	r1, r5
 80109e2:	4622      	mov	r2, r4
 80109e4:	4658      	mov	r0, fp
 80109e6:	f000 fc11 	bl	801120c <__pow5mult>
 80109ea:	464a      	mov	r2, r9
 80109ec:	4601      	mov	r1, r0
 80109ee:	4605      	mov	r5, r0
 80109f0:	4658      	mov	r0, fp
 80109f2:	f000 fb61 	bl	80110b8 <__multiply>
 80109f6:	4649      	mov	r1, r9
 80109f8:	9004      	str	r0, [sp, #16]
 80109fa:	4658      	mov	r0, fp
 80109fc:	f000 fa92 	bl	8010f24 <_Bfree>
 8010a00:	9b04      	ldr	r3, [sp, #16]
 8010a02:	4699      	mov	r9, r3
 8010a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a06:	1b1a      	subs	r2, r3, r4
 8010a08:	d004      	beq.n	8010a14 <_dtoa_r+0x78c>
 8010a0a:	4649      	mov	r1, r9
 8010a0c:	4658      	mov	r0, fp
 8010a0e:	f000 fbfd 	bl	801120c <__pow5mult>
 8010a12:	4681      	mov	r9, r0
 8010a14:	2101      	movs	r1, #1
 8010a16:	4658      	mov	r0, fp
 8010a18:	f000 fb38 	bl	801108c <__i2b>
 8010a1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a1e:	4604      	mov	r4, r0
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	f000 81cf 	beq.w	8010dc4 <_dtoa_r+0xb3c>
 8010a26:	461a      	mov	r2, r3
 8010a28:	4601      	mov	r1, r0
 8010a2a:	4658      	mov	r0, fp
 8010a2c:	f000 fbee 	bl	801120c <__pow5mult>
 8010a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a32:	2b01      	cmp	r3, #1
 8010a34:	4604      	mov	r4, r0
 8010a36:	f300 8095 	bgt.w	8010b64 <_dtoa_r+0x8dc>
 8010a3a:	9b02      	ldr	r3, [sp, #8]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	f040 8087 	bne.w	8010b50 <_dtoa_r+0x8c8>
 8010a42:	9b03      	ldr	r3, [sp, #12]
 8010a44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	f040 8089 	bne.w	8010b60 <_dtoa_r+0x8d8>
 8010a4e:	9b03      	ldr	r3, [sp, #12]
 8010a50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010a54:	0d1b      	lsrs	r3, r3, #20
 8010a56:	051b      	lsls	r3, r3, #20
 8010a58:	b12b      	cbz	r3, 8010a66 <_dtoa_r+0x7de>
 8010a5a:	9b08      	ldr	r3, [sp, #32]
 8010a5c:	3301      	adds	r3, #1
 8010a5e:	9308      	str	r3, [sp, #32]
 8010a60:	f108 0801 	add.w	r8, r8, #1
 8010a64:	2301      	movs	r3, #1
 8010a66:	930a      	str	r3, [sp, #40]	@ 0x28
 8010a68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	f000 81b0 	beq.w	8010dd0 <_dtoa_r+0xb48>
 8010a70:	6923      	ldr	r3, [r4, #16]
 8010a72:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010a76:	6918      	ldr	r0, [r3, #16]
 8010a78:	f000 fabc 	bl	8010ff4 <__hi0bits>
 8010a7c:	f1c0 0020 	rsb	r0, r0, #32
 8010a80:	9b08      	ldr	r3, [sp, #32]
 8010a82:	4418      	add	r0, r3
 8010a84:	f010 001f 	ands.w	r0, r0, #31
 8010a88:	d077      	beq.n	8010b7a <_dtoa_r+0x8f2>
 8010a8a:	f1c0 0320 	rsb	r3, r0, #32
 8010a8e:	2b04      	cmp	r3, #4
 8010a90:	dd6b      	ble.n	8010b6a <_dtoa_r+0x8e2>
 8010a92:	9b08      	ldr	r3, [sp, #32]
 8010a94:	f1c0 001c 	rsb	r0, r0, #28
 8010a98:	4403      	add	r3, r0
 8010a9a:	4480      	add	r8, r0
 8010a9c:	4406      	add	r6, r0
 8010a9e:	9308      	str	r3, [sp, #32]
 8010aa0:	f1b8 0f00 	cmp.w	r8, #0
 8010aa4:	dd05      	ble.n	8010ab2 <_dtoa_r+0x82a>
 8010aa6:	4649      	mov	r1, r9
 8010aa8:	4642      	mov	r2, r8
 8010aaa:	4658      	mov	r0, fp
 8010aac:	f000 fc08 	bl	80112c0 <__lshift>
 8010ab0:	4681      	mov	r9, r0
 8010ab2:	9b08      	ldr	r3, [sp, #32]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	dd05      	ble.n	8010ac4 <_dtoa_r+0x83c>
 8010ab8:	4621      	mov	r1, r4
 8010aba:	461a      	mov	r2, r3
 8010abc:	4658      	mov	r0, fp
 8010abe:	f000 fbff 	bl	80112c0 <__lshift>
 8010ac2:	4604      	mov	r4, r0
 8010ac4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d059      	beq.n	8010b7e <_dtoa_r+0x8f6>
 8010aca:	4621      	mov	r1, r4
 8010acc:	4648      	mov	r0, r9
 8010ace:	f000 fc63 	bl	8011398 <__mcmp>
 8010ad2:	2800      	cmp	r0, #0
 8010ad4:	da53      	bge.n	8010b7e <_dtoa_r+0x8f6>
 8010ad6:	1e7b      	subs	r3, r7, #1
 8010ad8:	9304      	str	r3, [sp, #16]
 8010ada:	4649      	mov	r1, r9
 8010adc:	2300      	movs	r3, #0
 8010ade:	220a      	movs	r2, #10
 8010ae0:	4658      	mov	r0, fp
 8010ae2:	f000 fa41 	bl	8010f68 <__multadd>
 8010ae6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ae8:	4681      	mov	r9, r0
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	f000 8172 	beq.w	8010dd4 <_dtoa_r+0xb4c>
 8010af0:	2300      	movs	r3, #0
 8010af2:	4629      	mov	r1, r5
 8010af4:	220a      	movs	r2, #10
 8010af6:	4658      	mov	r0, fp
 8010af8:	f000 fa36 	bl	8010f68 <__multadd>
 8010afc:	9b00      	ldr	r3, [sp, #0]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	4605      	mov	r5, r0
 8010b02:	dc67      	bgt.n	8010bd4 <_dtoa_r+0x94c>
 8010b04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b06:	2b02      	cmp	r3, #2
 8010b08:	dc41      	bgt.n	8010b8e <_dtoa_r+0x906>
 8010b0a:	e063      	b.n	8010bd4 <_dtoa_r+0x94c>
 8010b0c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010b0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010b12:	e746      	b.n	80109a2 <_dtoa_r+0x71a>
 8010b14:	9b07      	ldr	r3, [sp, #28]
 8010b16:	1e5c      	subs	r4, r3, #1
 8010b18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b1a:	42a3      	cmp	r3, r4
 8010b1c:	bfbf      	itttt	lt
 8010b1e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010b20:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8010b22:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8010b24:	1ae3      	sublt	r3, r4, r3
 8010b26:	bfb4      	ite	lt
 8010b28:	18d2      	addlt	r2, r2, r3
 8010b2a:	1b1c      	subge	r4, r3, r4
 8010b2c:	9b07      	ldr	r3, [sp, #28]
 8010b2e:	bfbc      	itt	lt
 8010b30:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8010b32:	2400      	movlt	r4, #0
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	bfb5      	itete	lt
 8010b38:	eba8 0603 	sublt.w	r6, r8, r3
 8010b3c:	9b07      	ldrge	r3, [sp, #28]
 8010b3e:	2300      	movlt	r3, #0
 8010b40:	4646      	movge	r6, r8
 8010b42:	e730      	b.n	80109a6 <_dtoa_r+0x71e>
 8010b44:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010b46:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8010b48:	4646      	mov	r6, r8
 8010b4a:	e735      	b.n	80109b8 <_dtoa_r+0x730>
 8010b4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010b4e:	e75c      	b.n	8010a0a <_dtoa_r+0x782>
 8010b50:	2300      	movs	r3, #0
 8010b52:	e788      	b.n	8010a66 <_dtoa_r+0x7de>
 8010b54:	3fe00000 	.word	0x3fe00000
 8010b58:	40240000 	.word	0x40240000
 8010b5c:	40140000 	.word	0x40140000
 8010b60:	9b02      	ldr	r3, [sp, #8]
 8010b62:	e780      	b.n	8010a66 <_dtoa_r+0x7de>
 8010b64:	2300      	movs	r3, #0
 8010b66:	930a      	str	r3, [sp, #40]	@ 0x28
 8010b68:	e782      	b.n	8010a70 <_dtoa_r+0x7e8>
 8010b6a:	d099      	beq.n	8010aa0 <_dtoa_r+0x818>
 8010b6c:	9a08      	ldr	r2, [sp, #32]
 8010b6e:	331c      	adds	r3, #28
 8010b70:	441a      	add	r2, r3
 8010b72:	4498      	add	r8, r3
 8010b74:	441e      	add	r6, r3
 8010b76:	9208      	str	r2, [sp, #32]
 8010b78:	e792      	b.n	8010aa0 <_dtoa_r+0x818>
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	e7f6      	b.n	8010b6c <_dtoa_r+0x8e4>
 8010b7e:	9b07      	ldr	r3, [sp, #28]
 8010b80:	9704      	str	r7, [sp, #16]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	dc20      	bgt.n	8010bc8 <_dtoa_r+0x940>
 8010b86:	9300      	str	r3, [sp, #0]
 8010b88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b8a:	2b02      	cmp	r3, #2
 8010b8c:	dd1e      	ble.n	8010bcc <_dtoa_r+0x944>
 8010b8e:	9b00      	ldr	r3, [sp, #0]
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	f47f aec0 	bne.w	8010916 <_dtoa_r+0x68e>
 8010b96:	4621      	mov	r1, r4
 8010b98:	2205      	movs	r2, #5
 8010b9a:	4658      	mov	r0, fp
 8010b9c:	f000 f9e4 	bl	8010f68 <__multadd>
 8010ba0:	4601      	mov	r1, r0
 8010ba2:	4604      	mov	r4, r0
 8010ba4:	4648      	mov	r0, r9
 8010ba6:	f000 fbf7 	bl	8011398 <__mcmp>
 8010baa:	2800      	cmp	r0, #0
 8010bac:	f77f aeb3 	ble.w	8010916 <_dtoa_r+0x68e>
 8010bb0:	4656      	mov	r6, sl
 8010bb2:	2331      	movs	r3, #49	@ 0x31
 8010bb4:	f806 3b01 	strb.w	r3, [r6], #1
 8010bb8:	9b04      	ldr	r3, [sp, #16]
 8010bba:	3301      	adds	r3, #1
 8010bbc:	9304      	str	r3, [sp, #16]
 8010bbe:	e6ae      	b.n	801091e <_dtoa_r+0x696>
 8010bc0:	9c07      	ldr	r4, [sp, #28]
 8010bc2:	9704      	str	r7, [sp, #16]
 8010bc4:	4625      	mov	r5, r4
 8010bc6:	e7f3      	b.n	8010bb0 <_dtoa_r+0x928>
 8010bc8:	9b07      	ldr	r3, [sp, #28]
 8010bca:	9300      	str	r3, [sp, #0]
 8010bcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	f000 8104 	beq.w	8010ddc <_dtoa_r+0xb54>
 8010bd4:	2e00      	cmp	r6, #0
 8010bd6:	dd05      	ble.n	8010be4 <_dtoa_r+0x95c>
 8010bd8:	4629      	mov	r1, r5
 8010bda:	4632      	mov	r2, r6
 8010bdc:	4658      	mov	r0, fp
 8010bde:	f000 fb6f 	bl	80112c0 <__lshift>
 8010be2:	4605      	mov	r5, r0
 8010be4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d05a      	beq.n	8010ca0 <_dtoa_r+0xa18>
 8010bea:	6869      	ldr	r1, [r5, #4]
 8010bec:	4658      	mov	r0, fp
 8010bee:	f000 f959 	bl	8010ea4 <_Balloc>
 8010bf2:	4606      	mov	r6, r0
 8010bf4:	b928      	cbnz	r0, 8010c02 <_dtoa_r+0x97a>
 8010bf6:	4b84      	ldr	r3, [pc, #528]	@ (8010e08 <_dtoa_r+0xb80>)
 8010bf8:	4602      	mov	r2, r0
 8010bfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010bfe:	f7ff bb5a 	b.w	80102b6 <_dtoa_r+0x2e>
 8010c02:	692a      	ldr	r2, [r5, #16]
 8010c04:	3202      	adds	r2, #2
 8010c06:	0092      	lsls	r2, r2, #2
 8010c08:	f105 010c 	add.w	r1, r5, #12
 8010c0c:	300c      	adds	r0, #12
 8010c0e:	f000 ff3d 	bl	8011a8c <memcpy>
 8010c12:	2201      	movs	r2, #1
 8010c14:	4631      	mov	r1, r6
 8010c16:	4658      	mov	r0, fp
 8010c18:	f000 fb52 	bl	80112c0 <__lshift>
 8010c1c:	f10a 0301 	add.w	r3, sl, #1
 8010c20:	9307      	str	r3, [sp, #28]
 8010c22:	9b00      	ldr	r3, [sp, #0]
 8010c24:	4453      	add	r3, sl
 8010c26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010c28:	9b02      	ldr	r3, [sp, #8]
 8010c2a:	f003 0301 	and.w	r3, r3, #1
 8010c2e:	462f      	mov	r7, r5
 8010c30:	930a      	str	r3, [sp, #40]	@ 0x28
 8010c32:	4605      	mov	r5, r0
 8010c34:	9b07      	ldr	r3, [sp, #28]
 8010c36:	4621      	mov	r1, r4
 8010c38:	3b01      	subs	r3, #1
 8010c3a:	4648      	mov	r0, r9
 8010c3c:	9300      	str	r3, [sp, #0]
 8010c3e:	f7ff fa9a 	bl	8010176 <quorem>
 8010c42:	4639      	mov	r1, r7
 8010c44:	9002      	str	r0, [sp, #8]
 8010c46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010c4a:	4648      	mov	r0, r9
 8010c4c:	f000 fba4 	bl	8011398 <__mcmp>
 8010c50:	462a      	mov	r2, r5
 8010c52:	9008      	str	r0, [sp, #32]
 8010c54:	4621      	mov	r1, r4
 8010c56:	4658      	mov	r0, fp
 8010c58:	f000 fbba 	bl	80113d0 <__mdiff>
 8010c5c:	68c2      	ldr	r2, [r0, #12]
 8010c5e:	4606      	mov	r6, r0
 8010c60:	bb02      	cbnz	r2, 8010ca4 <_dtoa_r+0xa1c>
 8010c62:	4601      	mov	r1, r0
 8010c64:	4648      	mov	r0, r9
 8010c66:	f000 fb97 	bl	8011398 <__mcmp>
 8010c6a:	4602      	mov	r2, r0
 8010c6c:	4631      	mov	r1, r6
 8010c6e:	4658      	mov	r0, fp
 8010c70:	920e      	str	r2, [sp, #56]	@ 0x38
 8010c72:	f000 f957 	bl	8010f24 <_Bfree>
 8010c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010c7a:	9e07      	ldr	r6, [sp, #28]
 8010c7c:	ea43 0102 	orr.w	r1, r3, r2
 8010c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c82:	4319      	orrs	r1, r3
 8010c84:	d110      	bne.n	8010ca8 <_dtoa_r+0xa20>
 8010c86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010c8a:	d029      	beq.n	8010ce0 <_dtoa_r+0xa58>
 8010c8c:	9b08      	ldr	r3, [sp, #32]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	dd02      	ble.n	8010c98 <_dtoa_r+0xa10>
 8010c92:	9b02      	ldr	r3, [sp, #8]
 8010c94:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8010c98:	9b00      	ldr	r3, [sp, #0]
 8010c9a:	f883 8000 	strb.w	r8, [r3]
 8010c9e:	e63f      	b.n	8010920 <_dtoa_r+0x698>
 8010ca0:	4628      	mov	r0, r5
 8010ca2:	e7bb      	b.n	8010c1c <_dtoa_r+0x994>
 8010ca4:	2201      	movs	r2, #1
 8010ca6:	e7e1      	b.n	8010c6c <_dtoa_r+0x9e4>
 8010ca8:	9b08      	ldr	r3, [sp, #32]
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	db04      	blt.n	8010cb8 <_dtoa_r+0xa30>
 8010cae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010cb0:	430b      	orrs	r3, r1
 8010cb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010cb4:	430b      	orrs	r3, r1
 8010cb6:	d120      	bne.n	8010cfa <_dtoa_r+0xa72>
 8010cb8:	2a00      	cmp	r2, #0
 8010cba:	dded      	ble.n	8010c98 <_dtoa_r+0xa10>
 8010cbc:	4649      	mov	r1, r9
 8010cbe:	2201      	movs	r2, #1
 8010cc0:	4658      	mov	r0, fp
 8010cc2:	f000 fafd 	bl	80112c0 <__lshift>
 8010cc6:	4621      	mov	r1, r4
 8010cc8:	4681      	mov	r9, r0
 8010cca:	f000 fb65 	bl	8011398 <__mcmp>
 8010cce:	2800      	cmp	r0, #0
 8010cd0:	dc03      	bgt.n	8010cda <_dtoa_r+0xa52>
 8010cd2:	d1e1      	bne.n	8010c98 <_dtoa_r+0xa10>
 8010cd4:	f018 0f01 	tst.w	r8, #1
 8010cd8:	d0de      	beq.n	8010c98 <_dtoa_r+0xa10>
 8010cda:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010cde:	d1d8      	bne.n	8010c92 <_dtoa_r+0xa0a>
 8010ce0:	9a00      	ldr	r2, [sp, #0]
 8010ce2:	2339      	movs	r3, #57	@ 0x39
 8010ce4:	7013      	strb	r3, [r2, #0]
 8010ce6:	4633      	mov	r3, r6
 8010ce8:	461e      	mov	r6, r3
 8010cea:	3b01      	subs	r3, #1
 8010cec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010cf0:	2a39      	cmp	r2, #57	@ 0x39
 8010cf2:	d052      	beq.n	8010d9a <_dtoa_r+0xb12>
 8010cf4:	3201      	adds	r2, #1
 8010cf6:	701a      	strb	r2, [r3, #0]
 8010cf8:	e612      	b.n	8010920 <_dtoa_r+0x698>
 8010cfa:	2a00      	cmp	r2, #0
 8010cfc:	dd07      	ble.n	8010d0e <_dtoa_r+0xa86>
 8010cfe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8010d02:	d0ed      	beq.n	8010ce0 <_dtoa_r+0xa58>
 8010d04:	9a00      	ldr	r2, [sp, #0]
 8010d06:	f108 0301 	add.w	r3, r8, #1
 8010d0a:	7013      	strb	r3, [r2, #0]
 8010d0c:	e608      	b.n	8010920 <_dtoa_r+0x698>
 8010d0e:	9b07      	ldr	r3, [sp, #28]
 8010d10:	9a07      	ldr	r2, [sp, #28]
 8010d12:	f803 8c01 	strb.w	r8, [r3, #-1]
 8010d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010d18:	4293      	cmp	r3, r2
 8010d1a:	d028      	beq.n	8010d6e <_dtoa_r+0xae6>
 8010d1c:	4649      	mov	r1, r9
 8010d1e:	2300      	movs	r3, #0
 8010d20:	220a      	movs	r2, #10
 8010d22:	4658      	mov	r0, fp
 8010d24:	f000 f920 	bl	8010f68 <__multadd>
 8010d28:	42af      	cmp	r7, r5
 8010d2a:	4681      	mov	r9, r0
 8010d2c:	f04f 0300 	mov.w	r3, #0
 8010d30:	f04f 020a 	mov.w	r2, #10
 8010d34:	4639      	mov	r1, r7
 8010d36:	4658      	mov	r0, fp
 8010d38:	d107      	bne.n	8010d4a <_dtoa_r+0xac2>
 8010d3a:	f000 f915 	bl	8010f68 <__multadd>
 8010d3e:	4607      	mov	r7, r0
 8010d40:	4605      	mov	r5, r0
 8010d42:	9b07      	ldr	r3, [sp, #28]
 8010d44:	3301      	adds	r3, #1
 8010d46:	9307      	str	r3, [sp, #28]
 8010d48:	e774      	b.n	8010c34 <_dtoa_r+0x9ac>
 8010d4a:	f000 f90d 	bl	8010f68 <__multadd>
 8010d4e:	4629      	mov	r1, r5
 8010d50:	4607      	mov	r7, r0
 8010d52:	2300      	movs	r3, #0
 8010d54:	220a      	movs	r2, #10
 8010d56:	4658      	mov	r0, fp
 8010d58:	f000 f906 	bl	8010f68 <__multadd>
 8010d5c:	4605      	mov	r5, r0
 8010d5e:	e7f0      	b.n	8010d42 <_dtoa_r+0xaba>
 8010d60:	9b00      	ldr	r3, [sp, #0]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	bfcc      	ite	gt
 8010d66:	461e      	movgt	r6, r3
 8010d68:	2601      	movle	r6, #1
 8010d6a:	4456      	add	r6, sl
 8010d6c:	2700      	movs	r7, #0
 8010d6e:	4649      	mov	r1, r9
 8010d70:	2201      	movs	r2, #1
 8010d72:	4658      	mov	r0, fp
 8010d74:	f000 faa4 	bl	80112c0 <__lshift>
 8010d78:	4621      	mov	r1, r4
 8010d7a:	4681      	mov	r9, r0
 8010d7c:	f000 fb0c 	bl	8011398 <__mcmp>
 8010d80:	2800      	cmp	r0, #0
 8010d82:	dcb0      	bgt.n	8010ce6 <_dtoa_r+0xa5e>
 8010d84:	d102      	bne.n	8010d8c <_dtoa_r+0xb04>
 8010d86:	f018 0f01 	tst.w	r8, #1
 8010d8a:	d1ac      	bne.n	8010ce6 <_dtoa_r+0xa5e>
 8010d8c:	4633      	mov	r3, r6
 8010d8e:	461e      	mov	r6, r3
 8010d90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010d94:	2a30      	cmp	r2, #48	@ 0x30
 8010d96:	d0fa      	beq.n	8010d8e <_dtoa_r+0xb06>
 8010d98:	e5c2      	b.n	8010920 <_dtoa_r+0x698>
 8010d9a:	459a      	cmp	sl, r3
 8010d9c:	d1a4      	bne.n	8010ce8 <_dtoa_r+0xa60>
 8010d9e:	9b04      	ldr	r3, [sp, #16]
 8010da0:	3301      	adds	r3, #1
 8010da2:	9304      	str	r3, [sp, #16]
 8010da4:	2331      	movs	r3, #49	@ 0x31
 8010da6:	f88a 3000 	strb.w	r3, [sl]
 8010daa:	e5b9      	b.n	8010920 <_dtoa_r+0x698>
 8010dac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010dae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8010e0c <_dtoa_r+0xb84>
 8010db2:	b11b      	cbz	r3, 8010dbc <_dtoa_r+0xb34>
 8010db4:	f10a 0308 	add.w	r3, sl, #8
 8010db8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8010dba:	6013      	str	r3, [r2, #0]
 8010dbc:	4650      	mov	r0, sl
 8010dbe:	b019      	add	sp, #100	@ 0x64
 8010dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dc6:	2b01      	cmp	r3, #1
 8010dc8:	f77f ae37 	ble.w	8010a3a <_dtoa_r+0x7b2>
 8010dcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dce:	930a      	str	r3, [sp, #40]	@ 0x28
 8010dd0:	2001      	movs	r0, #1
 8010dd2:	e655      	b.n	8010a80 <_dtoa_r+0x7f8>
 8010dd4:	9b00      	ldr	r3, [sp, #0]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	f77f aed6 	ble.w	8010b88 <_dtoa_r+0x900>
 8010ddc:	4656      	mov	r6, sl
 8010dde:	4621      	mov	r1, r4
 8010de0:	4648      	mov	r0, r9
 8010de2:	f7ff f9c8 	bl	8010176 <quorem>
 8010de6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8010dea:	f806 8b01 	strb.w	r8, [r6], #1
 8010dee:	9b00      	ldr	r3, [sp, #0]
 8010df0:	eba6 020a 	sub.w	r2, r6, sl
 8010df4:	4293      	cmp	r3, r2
 8010df6:	ddb3      	ble.n	8010d60 <_dtoa_r+0xad8>
 8010df8:	4649      	mov	r1, r9
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	220a      	movs	r2, #10
 8010dfe:	4658      	mov	r0, fp
 8010e00:	f000 f8b2 	bl	8010f68 <__multadd>
 8010e04:	4681      	mov	r9, r0
 8010e06:	e7ea      	b.n	8010dde <_dtoa_r+0xb56>
 8010e08:	08011e78 	.word	0x08011e78
 8010e0c:	08011dfc 	.word	0x08011dfc

08010e10 <_free_r>:
 8010e10:	b538      	push	{r3, r4, r5, lr}
 8010e12:	4605      	mov	r5, r0
 8010e14:	2900      	cmp	r1, #0
 8010e16:	d041      	beq.n	8010e9c <_free_r+0x8c>
 8010e18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e1c:	1f0c      	subs	r4, r1, #4
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	bfb8      	it	lt
 8010e22:	18e4      	addlt	r4, r4, r3
 8010e24:	f7fe fa66 	bl	800f2f4 <__malloc_lock>
 8010e28:	4a1d      	ldr	r2, [pc, #116]	@ (8010ea0 <_free_r+0x90>)
 8010e2a:	6813      	ldr	r3, [r2, #0]
 8010e2c:	b933      	cbnz	r3, 8010e3c <_free_r+0x2c>
 8010e2e:	6063      	str	r3, [r4, #4]
 8010e30:	6014      	str	r4, [r2, #0]
 8010e32:	4628      	mov	r0, r5
 8010e34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e38:	f7fe ba62 	b.w	800f300 <__malloc_unlock>
 8010e3c:	42a3      	cmp	r3, r4
 8010e3e:	d908      	bls.n	8010e52 <_free_r+0x42>
 8010e40:	6820      	ldr	r0, [r4, #0]
 8010e42:	1821      	adds	r1, r4, r0
 8010e44:	428b      	cmp	r3, r1
 8010e46:	bf01      	itttt	eq
 8010e48:	6819      	ldreq	r1, [r3, #0]
 8010e4a:	685b      	ldreq	r3, [r3, #4]
 8010e4c:	1809      	addeq	r1, r1, r0
 8010e4e:	6021      	streq	r1, [r4, #0]
 8010e50:	e7ed      	b.n	8010e2e <_free_r+0x1e>
 8010e52:	461a      	mov	r2, r3
 8010e54:	685b      	ldr	r3, [r3, #4]
 8010e56:	b10b      	cbz	r3, 8010e5c <_free_r+0x4c>
 8010e58:	42a3      	cmp	r3, r4
 8010e5a:	d9fa      	bls.n	8010e52 <_free_r+0x42>
 8010e5c:	6811      	ldr	r1, [r2, #0]
 8010e5e:	1850      	adds	r0, r2, r1
 8010e60:	42a0      	cmp	r0, r4
 8010e62:	d10b      	bne.n	8010e7c <_free_r+0x6c>
 8010e64:	6820      	ldr	r0, [r4, #0]
 8010e66:	4401      	add	r1, r0
 8010e68:	1850      	adds	r0, r2, r1
 8010e6a:	4283      	cmp	r3, r0
 8010e6c:	6011      	str	r1, [r2, #0]
 8010e6e:	d1e0      	bne.n	8010e32 <_free_r+0x22>
 8010e70:	6818      	ldr	r0, [r3, #0]
 8010e72:	685b      	ldr	r3, [r3, #4]
 8010e74:	6053      	str	r3, [r2, #4]
 8010e76:	4408      	add	r0, r1
 8010e78:	6010      	str	r0, [r2, #0]
 8010e7a:	e7da      	b.n	8010e32 <_free_r+0x22>
 8010e7c:	d902      	bls.n	8010e84 <_free_r+0x74>
 8010e7e:	230c      	movs	r3, #12
 8010e80:	602b      	str	r3, [r5, #0]
 8010e82:	e7d6      	b.n	8010e32 <_free_r+0x22>
 8010e84:	6820      	ldr	r0, [r4, #0]
 8010e86:	1821      	adds	r1, r4, r0
 8010e88:	428b      	cmp	r3, r1
 8010e8a:	bf04      	itt	eq
 8010e8c:	6819      	ldreq	r1, [r3, #0]
 8010e8e:	685b      	ldreq	r3, [r3, #4]
 8010e90:	6063      	str	r3, [r4, #4]
 8010e92:	bf04      	itt	eq
 8010e94:	1809      	addeq	r1, r1, r0
 8010e96:	6021      	streq	r1, [r4, #0]
 8010e98:	6054      	str	r4, [r2, #4]
 8010e9a:	e7ca      	b.n	8010e32 <_free_r+0x22>
 8010e9c:	bd38      	pop	{r3, r4, r5, pc}
 8010e9e:	bf00      	nop
 8010ea0:	2000215c 	.word	0x2000215c

08010ea4 <_Balloc>:
 8010ea4:	b570      	push	{r4, r5, r6, lr}
 8010ea6:	69c6      	ldr	r6, [r0, #28]
 8010ea8:	4604      	mov	r4, r0
 8010eaa:	460d      	mov	r5, r1
 8010eac:	b976      	cbnz	r6, 8010ecc <_Balloc+0x28>
 8010eae:	2010      	movs	r0, #16
 8010eb0:	f7fe f976 	bl	800f1a0 <malloc>
 8010eb4:	4602      	mov	r2, r0
 8010eb6:	61e0      	str	r0, [r4, #28]
 8010eb8:	b920      	cbnz	r0, 8010ec4 <_Balloc+0x20>
 8010eba:	4b18      	ldr	r3, [pc, #96]	@ (8010f1c <_Balloc+0x78>)
 8010ebc:	4818      	ldr	r0, [pc, #96]	@ (8010f20 <_Balloc+0x7c>)
 8010ebe:	216b      	movs	r1, #107	@ 0x6b
 8010ec0:	f000 fdf2 	bl	8011aa8 <__assert_func>
 8010ec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010ec8:	6006      	str	r6, [r0, #0]
 8010eca:	60c6      	str	r6, [r0, #12]
 8010ecc:	69e6      	ldr	r6, [r4, #28]
 8010ece:	68f3      	ldr	r3, [r6, #12]
 8010ed0:	b183      	cbz	r3, 8010ef4 <_Balloc+0x50>
 8010ed2:	69e3      	ldr	r3, [r4, #28]
 8010ed4:	68db      	ldr	r3, [r3, #12]
 8010ed6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010eda:	b9b8      	cbnz	r0, 8010f0c <_Balloc+0x68>
 8010edc:	2101      	movs	r1, #1
 8010ede:	fa01 f605 	lsl.w	r6, r1, r5
 8010ee2:	1d72      	adds	r2, r6, #5
 8010ee4:	0092      	lsls	r2, r2, #2
 8010ee6:	4620      	mov	r0, r4
 8010ee8:	f000 fdfc 	bl	8011ae4 <_calloc_r>
 8010eec:	b160      	cbz	r0, 8010f08 <_Balloc+0x64>
 8010eee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010ef2:	e00e      	b.n	8010f12 <_Balloc+0x6e>
 8010ef4:	2221      	movs	r2, #33	@ 0x21
 8010ef6:	2104      	movs	r1, #4
 8010ef8:	4620      	mov	r0, r4
 8010efa:	f000 fdf3 	bl	8011ae4 <_calloc_r>
 8010efe:	69e3      	ldr	r3, [r4, #28]
 8010f00:	60f0      	str	r0, [r6, #12]
 8010f02:	68db      	ldr	r3, [r3, #12]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d1e4      	bne.n	8010ed2 <_Balloc+0x2e>
 8010f08:	2000      	movs	r0, #0
 8010f0a:	bd70      	pop	{r4, r5, r6, pc}
 8010f0c:	6802      	ldr	r2, [r0, #0]
 8010f0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010f12:	2300      	movs	r3, #0
 8010f14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010f18:	e7f7      	b.n	8010f0a <_Balloc+0x66>
 8010f1a:	bf00      	nop
 8010f1c:	08011e09 	.word	0x08011e09
 8010f20:	08011e89 	.word	0x08011e89

08010f24 <_Bfree>:
 8010f24:	b570      	push	{r4, r5, r6, lr}
 8010f26:	69c6      	ldr	r6, [r0, #28]
 8010f28:	4605      	mov	r5, r0
 8010f2a:	460c      	mov	r4, r1
 8010f2c:	b976      	cbnz	r6, 8010f4c <_Bfree+0x28>
 8010f2e:	2010      	movs	r0, #16
 8010f30:	f7fe f936 	bl	800f1a0 <malloc>
 8010f34:	4602      	mov	r2, r0
 8010f36:	61e8      	str	r0, [r5, #28]
 8010f38:	b920      	cbnz	r0, 8010f44 <_Bfree+0x20>
 8010f3a:	4b09      	ldr	r3, [pc, #36]	@ (8010f60 <_Bfree+0x3c>)
 8010f3c:	4809      	ldr	r0, [pc, #36]	@ (8010f64 <_Bfree+0x40>)
 8010f3e:	218f      	movs	r1, #143	@ 0x8f
 8010f40:	f000 fdb2 	bl	8011aa8 <__assert_func>
 8010f44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010f48:	6006      	str	r6, [r0, #0]
 8010f4a:	60c6      	str	r6, [r0, #12]
 8010f4c:	b13c      	cbz	r4, 8010f5e <_Bfree+0x3a>
 8010f4e:	69eb      	ldr	r3, [r5, #28]
 8010f50:	6862      	ldr	r2, [r4, #4]
 8010f52:	68db      	ldr	r3, [r3, #12]
 8010f54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010f58:	6021      	str	r1, [r4, #0]
 8010f5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010f5e:	bd70      	pop	{r4, r5, r6, pc}
 8010f60:	08011e09 	.word	0x08011e09
 8010f64:	08011e89 	.word	0x08011e89

08010f68 <__multadd>:
 8010f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f6c:	690d      	ldr	r5, [r1, #16]
 8010f6e:	4607      	mov	r7, r0
 8010f70:	460c      	mov	r4, r1
 8010f72:	461e      	mov	r6, r3
 8010f74:	f101 0c14 	add.w	ip, r1, #20
 8010f78:	2000      	movs	r0, #0
 8010f7a:	f8dc 3000 	ldr.w	r3, [ip]
 8010f7e:	b299      	uxth	r1, r3
 8010f80:	fb02 6101 	mla	r1, r2, r1, r6
 8010f84:	0c1e      	lsrs	r6, r3, #16
 8010f86:	0c0b      	lsrs	r3, r1, #16
 8010f88:	fb02 3306 	mla	r3, r2, r6, r3
 8010f8c:	b289      	uxth	r1, r1
 8010f8e:	3001      	adds	r0, #1
 8010f90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010f94:	4285      	cmp	r5, r0
 8010f96:	f84c 1b04 	str.w	r1, [ip], #4
 8010f9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010f9e:	dcec      	bgt.n	8010f7a <__multadd+0x12>
 8010fa0:	b30e      	cbz	r6, 8010fe6 <__multadd+0x7e>
 8010fa2:	68a3      	ldr	r3, [r4, #8]
 8010fa4:	42ab      	cmp	r3, r5
 8010fa6:	dc19      	bgt.n	8010fdc <__multadd+0x74>
 8010fa8:	6861      	ldr	r1, [r4, #4]
 8010faa:	4638      	mov	r0, r7
 8010fac:	3101      	adds	r1, #1
 8010fae:	f7ff ff79 	bl	8010ea4 <_Balloc>
 8010fb2:	4680      	mov	r8, r0
 8010fb4:	b928      	cbnz	r0, 8010fc2 <__multadd+0x5a>
 8010fb6:	4602      	mov	r2, r0
 8010fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8010fec <__multadd+0x84>)
 8010fba:	480d      	ldr	r0, [pc, #52]	@ (8010ff0 <__multadd+0x88>)
 8010fbc:	21ba      	movs	r1, #186	@ 0xba
 8010fbe:	f000 fd73 	bl	8011aa8 <__assert_func>
 8010fc2:	6922      	ldr	r2, [r4, #16]
 8010fc4:	3202      	adds	r2, #2
 8010fc6:	f104 010c 	add.w	r1, r4, #12
 8010fca:	0092      	lsls	r2, r2, #2
 8010fcc:	300c      	adds	r0, #12
 8010fce:	f000 fd5d 	bl	8011a8c <memcpy>
 8010fd2:	4621      	mov	r1, r4
 8010fd4:	4638      	mov	r0, r7
 8010fd6:	f7ff ffa5 	bl	8010f24 <_Bfree>
 8010fda:	4644      	mov	r4, r8
 8010fdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010fe0:	3501      	adds	r5, #1
 8010fe2:	615e      	str	r6, [r3, #20]
 8010fe4:	6125      	str	r5, [r4, #16]
 8010fe6:	4620      	mov	r0, r4
 8010fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fec:	08011e78 	.word	0x08011e78
 8010ff0:	08011e89 	.word	0x08011e89

08010ff4 <__hi0bits>:
 8010ff4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	bf36      	itet	cc
 8010ffc:	0403      	lslcc	r3, r0, #16
 8010ffe:	2000      	movcs	r0, #0
 8011000:	2010      	movcc	r0, #16
 8011002:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011006:	bf3c      	itt	cc
 8011008:	021b      	lslcc	r3, r3, #8
 801100a:	3008      	addcc	r0, #8
 801100c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011010:	bf3c      	itt	cc
 8011012:	011b      	lslcc	r3, r3, #4
 8011014:	3004      	addcc	r0, #4
 8011016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801101a:	bf3c      	itt	cc
 801101c:	009b      	lslcc	r3, r3, #2
 801101e:	3002      	addcc	r0, #2
 8011020:	2b00      	cmp	r3, #0
 8011022:	db05      	blt.n	8011030 <__hi0bits+0x3c>
 8011024:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011028:	f100 0001 	add.w	r0, r0, #1
 801102c:	bf08      	it	eq
 801102e:	2020      	moveq	r0, #32
 8011030:	4770      	bx	lr

08011032 <__lo0bits>:
 8011032:	6803      	ldr	r3, [r0, #0]
 8011034:	4602      	mov	r2, r0
 8011036:	f013 0007 	ands.w	r0, r3, #7
 801103a:	d00b      	beq.n	8011054 <__lo0bits+0x22>
 801103c:	07d9      	lsls	r1, r3, #31
 801103e:	d421      	bmi.n	8011084 <__lo0bits+0x52>
 8011040:	0798      	lsls	r0, r3, #30
 8011042:	bf49      	itett	mi
 8011044:	085b      	lsrmi	r3, r3, #1
 8011046:	089b      	lsrpl	r3, r3, #2
 8011048:	2001      	movmi	r0, #1
 801104a:	6013      	strmi	r3, [r2, #0]
 801104c:	bf5c      	itt	pl
 801104e:	6013      	strpl	r3, [r2, #0]
 8011050:	2002      	movpl	r0, #2
 8011052:	4770      	bx	lr
 8011054:	b299      	uxth	r1, r3
 8011056:	b909      	cbnz	r1, 801105c <__lo0bits+0x2a>
 8011058:	0c1b      	lsrs	r3, r3, #16
 801105a:	2010      	movs	r0, #16
 801105c:	b2d9      	uxtb	r1, r3
 801105e:	b909      	cbnz	r1, 8011064 <__lo0bits+0x32>
 8011060:	3008      	adds	r0, #8
 8011062:	0a1b      	lsrs	r3, r3, #8
 8011064:	0719      	lsls	r1, r3, #28
 8011066:	bf04      	itt	eq
 8011068:	091b      	lsreq	r3, r3, #4
 801106a:	3004      	addeq	r0, #4
 801106c:	0799      	lsls	r1, r3, #30
 801106e:	bf04      	itt	eq
 8011070:	089b      	lsreq	r3, r3, #2
 8011072:	3002      	addeq	r0, #2
 8011074:	07d9      	lsls	r1, r3, #31
 8011076:	d403      	bmi.n	8011080 <__lo0bits+0x4e>
 8011078:	085b      	lsrs	r3, r3, #1
 801107a:	f100 0001 	add.w	r0, r0, #1
 801107e:	d003      	beq.n	8011088 <__lo0bits+0x56>
 8011080:	6013      	str	r3, [r2, #0]
 8011082:	4770      	bx	lr
 8011084:	2000      	movs	r0, #0
 8011086:	4770      	bx	lr
 8011088:	2020      	movs	r0, #32
 801108a:	4770      	bx	lr

0801108c <__i2b>:
 801108c:	b510      	push	{r4, lr}
 801108e:	460c      	mov	r4, r1
 8011090:	2101      	movs	r1, #1
 8011092:	f7ff ff07 	bl	8010ea4 <_Balloc>
 8011096:	4602      	mov	r2, r0
 8011098:	b928      	cbnz	r0, 80110a6 <__i2b+0x1a>
 801109a:	4b05      	ldr	r3, [pc, #20]	@ (80110b0 <__i2b+0x24>)
 801109c:	4805      	ldr	r0, [pc, #20]	@ (80110b4 <__i2b+0x28>)
 801109e:	f240 1145 	movw	r1, #325	@ 0x145
 80110a2:	f000 fd01 	bl	8011aa8 <__assert_func>
 80110a6:	2301      	movs	r3, #1
 80110a8:	6144      	str	r4, [r0, #20]
 80110aa:	6103      	str	r3, [r0, #16]
 80110ac:	bd10      	pop	{r4, pc}
 80110ae:	bf00      	nop
 80110b0:	08011e78 	.word	0x08011e78
 80110b4:	08011e89 	.word	0x08011e89

080110b8 <__multiply>:
 80110b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110bc:	4614      	mov	r4, r2
 80110be:	690a      	ldr	r2, [r1, #16]
 80110c0:	6923      	ldr	r3, [r4, #16]
 80110c2:	429a      	cmp	r2, r3
 80110c4:	bfa8      	it	ge
 80110c6:	4623      	movge	r3, r4
 80110c8:	460f      	mov	r7, r1
 80110ca:	bfa4      	itt	ge
 80110cc:	460c      	movge	r4, r1
 80110ce:	461f      	movge	r7, r3
 80110d0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80110d4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80110d8:	68a3      	ldr	r3, [r4, #8]
 80110da:	6861      	ldr	r1, [r4, #4]
 80110dc:	eb0a 0609 	add.w	r6, sl, r9
 80110e0:	42b3      	cmp	r3, r6
 80110e2:	b085      	sub	sp, #20
 80110e4:	bfb8      	it	lt
 80110e6:	3101      	addlt	r1, #1
 80110e8:	f7ff fedc 	bl	8010ea4 <_Balloc>
 80110ec:	b930      	cbnz	r0, 80110fc <__multiply+0x44>
 80110ee:	4602      	mov	r2, r0
 80110f0:	4b44      	ldr	r3, [pc, #272]	@ (8011204 <__multiply+0x14c>)
 80110f2:	4845      	ldr	r0, [pc, #276]	@ (8011208 <__multiply+0x150>)
 80110f4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80110f8:	f000 fcd6 	bl	8011aa8 <__assert_func>
 80110fc:	f100 0514 	add.w	r5, r0, #20
 8011100:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011104:	462b      	mov	r3, r5
 8011106:	2200      	movs	r2, #0
 8011108:	4543      	cmp	r3, r8
 801110a:	d321      	bcc.n	8011150 <__multiply+0x98>
 801110c:	f107 0114 	add.w	r1, r7, #20
 8011110:	f104 0214 	add.w	r2, r4, #20
 8011114:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011118:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801111c:	9302      	str	r3, [sp, #8]
 801111e:	1b13      	subs	r3, r2, r4
 8011120:	3b15      	subs	r3, #21
 8011122:	f023 0303 	bic.w	r3, r3, #3
 8011126:	3304      	adds	r3, #4
 8011128:	f104 0715 	add.w	r7, r4, #21
 801112c:	42ba      	cmp	r2, r7
 801112e:	bf38      	it	cc
 8011130:	2304      	movcc	r3, #4
 8011132:	9301      	str	r3, [sp, #4]
 8011134:	9b02      	ldr	r3, [sp, #8]
 8011136:	9103      	str	r1, [sp, #12]
 8011138:	428b      	cmp	r3, r1
 801113a:	d80c      	bhi.n	8011156 <__multiply+0x9e>
 801113c:	2e00      	cmp	r6, #0
 801113e:	dd03      	ble.n	8011148 <__multiply+0x90>
 8011140:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011144:	2b00      	cmp	r3, #0
 8011146:	d05b      	beq.n	8011200 <__multiply+0x148>
 8011148:	6106      	str	r6, [r0, #16]
 801114a:	b005      	add	sp, #20
 801114c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011150:	f843 2b04 	str.w	r2, [r3], #4
 8011154:	e7d8      	b.n	8011108 <__multiply+0x50>
 8011156:	f8b1 a000 	ldrh.w	sl, [r1]
 801115a:	f1ba 0f00 	cmp.w	sl, #0
 801115e:	d024      	beq.n	80111aa <__multiply+0xf2>
 8011160:	f104 0e14 	add.w	lr, r4, #20
 8011164:	46a9      	mov	r9, r5
 8011166:	f04f 0c00 	mov.w	ip, #0
 801116a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801116e:	f8d9 3000 	ldr.w	r3, [r9]
 8011172:	fa1f fb87 	uxth.w	fp, r7
 8011176:	b29b      	uxth	r3, r3
 8011178:	fb0a 330b 	mla	r3, sl, fp, r3
 801117c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011180:	f8d9 7000 	ldr.w	r7, [r9]
 8011184:	4463      	add	r3, ip
 8011186:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801118a:	fb0a c70b 	mla	r7, sl, fp, ip
 801118e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011192:	b29b      	uxth	r3, r3
 8011194:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011198:	4572      	cmp	r2, lr
 801119a:	f849 3b04 	str.w	r3, [r9], #4
 801119e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80111a2:	d8e2      	bhi.n	801116a <__multiply+0xb2>
 80111a4:	9b01      	ldr	r3, [sp, #4]
 80111a6:	f845 c003 	str.w	ip, [r5, r3]
 80111aa:	9b03      	ldr	r3, [sp, #12]
 80111ac:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80111b0:	3104      	adds	r1, #4
 80111b2:	f1b9 0f00 	cmp.w	r9, #0
 80111b6:	d021      	beq.n	80111fc <__multiply+0x144>
 80111b8:	682b      	ldr	r3, [r5, #0]
 80111ba:	f104 0c14 	add.w	ip, r4, #20
 80111be:	46ae      	mov	lr, r5
 80111c0:	f04f 0a00 	mov.w	sl, #0
 80111c4:	f8bc b000 	ldrh.w	fp, [ip]
 80111c8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80111cc:	fb09 770b 	mla	r7, r9, fp, r7
 80111d0:	4457      	add	r7, sl
 80111d2:	b29b      	uxth	r3, r3
 80111d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80111d8:	f84e 3b04 	str.w	r3, [lr], #4
 80111dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80111e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80111e4:	f8be 3000 	ldrh.w	r3, [lr]
 80111e8:	fb09 330a 	mla	r3, r9, sl, r3
 80111ec:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80111f0:	4562      	cmp	r2, ip
 80111f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80111f6:	d8e5      	bhi.n	80111c4 <__multiply+0x10c>
 80111f8:	9f01      	ldr	r7, [sp, #4]
 80111fa:	51eb      	str	r3, [r5, r7]
 80111fc:	3504      	adds	r5, #4
 80111fe:	e799      	b.n	8011134 <__multiply+0x7c>
 8011200:	3e01      	subs	r6, #1
 8011202:	e79b      	b.n	801113c <__multiply+0x84>
 8011204:	08011e78 	.word	0x08011e78
 8011208:	08011e89 	.word	0x08011e89

0801120c <__pow5mult>:
 801120c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011210:	4615      	mov	r5, r2
 8011212:	f012 0203 	ands.w	r2, r2, #3
 8011216:	4607      	mov	r7, r0
 8011218:	460e      	mov	r6, r1
 801121a:	d007      	beq.n	801122c <__pow5mult+0x20>
 801121c:	4c25      	ldr	r4, [pc, #148]	@ (80112b4 <__pow5mult+0xa8>)
 801121e:	3a01      	subs	r2, #1
 8011220:	2300      	movs	r3, #0
 8011222:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011226:	f7ff fe9f 	bl	8010f68 <__multadd>
 801122a:	4606      	mov	r6, r0
 801122c:	10ad      	asrs	r5, r5, #2
 801122e:	d03d      	beq.n	80112ac <__pow5mult+0xa0>
 8011230:	69fc      	ldr	r4, [r7, #28]
 8011232:	b97c      	cbnz	r4, 8011254 <__pow5mult+0x48>
 8011234:	2010      	movs	r0, #16
 8011236:	f7fd ffb3 	bl	800f1a0 <malloc>
 801123a:	4602      	mov	r2, r0
 801123c:	61f8      	str	r0, [r7, #28]
 801123e:	b928      	cbnz	r0, 801124c <__pow5mult+0x40>
 8011240:	4b1d      	ldr	r3, [pc, #116]	@ (80112b8 <__pow5mult+0xac>)
 8011242:	481e      	ldr	r0, [pc, #120]	@ (80112bc <__pow5mult+0xb0>)
 8011244:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011248:	f000 fc2e 	bl	8011aa8 <__assert_func>
 801124c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011250:	6004      	str	r4, [r0, #0]
 8011252:	60c4      	str	r4, [r0, #12]
 8011254:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011258:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801125c:	b94c      	cbnz	r4, 8011272 <__pow5mult+0x66>
 801125e:	f240 2171 	movw	r1, #625	@ 0x271
 8011262:	4638      	mov	r0, r7
 8011264:	f7ff ff12 	bl	801108c <__i2b>
 8011268:	2300      	movs	r3, #0
 801126a:	f8c8 0008 	str.w	r0, [r8, #8]
 801126e:	4604      	mov	r4, r0
 8011270:	6003      	str	r3, [r0, #0]
 8011272:	f04f 0900 	mov.w	r9, #0
 8011276:	07eb      	lsls	r3, r5, #31
 8011278:	d50a      	bpl.n	8011290 <__pow5mult+0x84>
 801127a:	4631      	mov	r1, r6
 801127c:	4622      	mov	r2, r4
 801127e:	4638      	mov	r0, r7
 8011280:	f7ff ff1a 	bl	80110b8 <__multiply>
 8011284:	4631      	mov	r1, r6
 8011286:	4680      	mov	r8, r0
 8011288:	4638      	mov	r0, r7
 801128a:	f7ff fe4b 	bl	8010f24 <_Bfree>
 801128e:	4646      	mov	r6, r8
 8011290:	106d      	asrs	r5, r5, #1
 8011292:	d00b      	beq.n	80112ac <__pow5mult+0xa0>
 8011294:	6820      	ldr	r0, [r4, #0]
 8011296:	b938      	cbnz	r0, 80112a8 <__pow5mult+0x9c>
 8011298:	4622      	mov	r2, r4
 801129a:	4621      	mov	r1, r4
 801129c:	4638      	mov	r0, r7
 801129e:	f7ff ff0b 	bl	80110b8 <__multiply>
 80112a2:	6020      	str	r0, [r4, #0]
 80112a4:	f8c0 9000 	str.w	r9, [r0]
 80112a8:	4604      	mov	r4, r0
 80112aa:	e7e4      	b.n	8011276 <__pow5mult+0x6a>
 80112ac:	4630      	mov	r0, r6
 80112ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112b2:	bf00      	nop
 80112b4:	08011ee4 	.word	0x08011ee4
 80112b8:	08011e09 	.word	0x08011e09
 80112bc:	08011e89 	.word	0x08011e89

080112c0 <__lshift>:
 80112c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112c4:	460c      	mov	r4, r1
 80112c6:	6849      	ldr	r1, [r1, #4]
 80112c8:	6923      	ldr	r3, [r4, #16]
 80112ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80112ce:	68a3      	ldr	r3, [r4, #8]
 80112d0:	4607      	mov	r7, r0
 80112d2:	4691      	mov	r9, r2
 80112d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80112d8:	f108 0601 	add.w	r6, r8, #1
 80112dc:	42b3      	cmp	r3, r6
 80112de:	db0b      	blt.n	80112f8 <__lshift+0x38>
 80112e0:	4638      	mov	r0, r7
 80112e2:	f7ff fddf 	bl	8010ea4 <_Balloc>
 80112e6:	4605      	mov	r5, r0
 80112e8:	b948      	cbnz	r0, 80112fe <__lshift+0x3e>
 80112ea:	4602      	mov	r2, r0
 80112ec:	4b28      	ldr	r3, [pc, #160]	@ (8011390 <__lshift+0xd0>)
 80112ee:	4829      	ldr	r0, [pc, #164]	@ (8011394 <__lshift+0xd4>)
 80112f0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80112f4:	f000 fbd8 	bl	8011aa8 <__assert_func>
 80112f8:	3101      	adds	r1, #1
 80112fa:	005b      	lsls	r3, r3, #1
 80112fc:	e7ee      	b.n	80112dc <__lshift+0x1c>
 80112fe:	2300      	movs	r3, #0
 8011300:	f100 0114 	add.w	r1, r0, #20
 8011304:	f100 0210 	add.w	r2, r0, #16
 8011308:	4618      	mov	r0, r3
 801130a:	4553      	cmp	r3, sl
 801130c:	db33      	blt.n	8011376 <__lshift+0xb6>
 801130e:	6920      	ldr	r0, [r4, #16]
 8011310:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011314:	f104 0314 	add.w	r3, r4, #20
 8011318:	f019 091f 	ands.w	r9, r9, #31
 801131c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011320:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011324:	d02b      	beq.n	801137e <__lshift+0xbe>
 8011326:	f1c9 0e20 	rsb	lr, r9, #32
 801132a:	468a      	mov	sl, r1
 801132c:	2200      	movs	r2, #0
 801132e:	6818      	ldr	r0, [r3, #0]
 8011330:	fa00 f009 	lsl.w	r0, r0, r9
 8011334:	4310      	orrs	r0, r2
 8011336:	f84a 0b04 	str.w	r0, [sl], #4
 801133a:	f853 2b04 	ldr.w	r2, [r3], #4
 801133e:	459c      	cmp	ip, r3
 8011340:	fa22 f20e 	lsr.w	r2, r2, lr
 8011344:	d8f3      	bhi.n	801132e <__lshift+0x6e>
 8011346:	ebac 0304 	sub.w	r3, ip, r4
 801134a:	3b15      	subs	r3, #21
 801134c:	f023 0303 	bic.w	r3, r3, #3
 8011350:	3304      	adds	r3, #4
 8011352:	f104 0015 	add.w	r0, r4, #21
 8011356:	4584      	cmp	ip, r0
 8011358:	bf38      	it	cc
 801135a:	2304      	movcc	r3, #4
 801135c:	50ca      	str	r2, [r1, r3]
 801135e:	b10a      	cbz	r2, 8011364 <__lshift+0xa4>
 8011360:	f108 0602 	add.w	r6, r8, #2
 8011364:	3e01      	subs	r6, #1
 8011366:	4638      	mov	r0, r7
 8011368:	612e      	str	r6, [r5, #16]
 801136a:	4621      	mov	r1, r4
 801136c:	f7ff fdda 	bl	8010f24 <_Bfree>
 8011370:	4628      	mov	r0, r5
 8011372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011376:	f842 0f04 	str.w	r0, [r2, #4]!
 801137a:	3301      	adds	r3, #1
 801137c:	e7c5      	b.n	801130a <__lshift+0x4a>
 801137e:	3904      	subs	r1, #4
 8011380:	f853 2b04 	ldr.w	r2, [r3], #4
 8011384:	f841 2f04 	str.w	r2, [r1, #4]!
 8011388:	459c      	cmp	ip, r3
 801138a:	d8f9      	bhi.n	8011380 <__lshift+0xc0>
 801138c:	e7ea      	b.n	8011364 <__lshift+0xa4>
 801138e:	bf00      	nop
 8011390:	08011e78 	.word	0x08011e78
 8011394:	08011e89 	.word	0x08011e89

08011398 <__mcmp>:
 8011398:	690a      	ldr	r2, [r1, #16]
 801139a:	4603      	mov	r3, r0
 801139c:	6900      	ldr	r0, [r0, #16]
 801139e:	1a80      	subs	r0, r0, r2
 80113a0:	b530      	push	{r4, r5, lr}
 80113a2:	d10e      	bne.n	80113c2 <__mcmp+0x2a>
 80113a4:	3314      	adds	r3, #20
 80113a6:	3114      	adds	r1, #20
 80113a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80113ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80113b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80113b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80113b8:	4295      	cmp	r5, r2
 80113ba:	d003      	beq.n	80113c4 <__mcmp+0x2c>
 80113bc:	d205      	bcs.n	80113ca <__mcmp+0x32>
 80113be:	f04f 30ff 	mov.w	r0, #4294967295
 80113c2:	bd30      	pop	{r4, r5, pc}
 80113c4:	42a3      	cmp	r3, r4
 80113c6:	d3f3      	bcc.n	80113b0 <__mcmp+0x18>
 80113c8:	e7fb      	b.n	80113c2 <__mcmp+0x2a>
 80113ca:	2001      	movs	r0, #1
 80113cc:	e7f9      	b.n	80113c2 <__mcmp+0x2a>
	...

080113d0 <__mdiff>:
 80113d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113d4:	4689      	mov	r9, r1
 80113d6:	4606      	mov	r6, r0
 80113d8:	4611      	mov	r1, r2
 80113da:	4648      	mov	r0, r9
 80113dc:	4614      	mov	r4, r2
 80113de:	f7ff ffdb 	bl	8011398 <__mcmp>
 80113e2:	1e05      	subs	r5, r0, #0
 80113e4:	d112      	bne.n	801140c <__mdiff+0x3c>
 80113e6:	4629      	mov	r1, r5
 80113e8:	4630      	mov	r0, r6
 80113ea:	f7ff fd5b 	bl	8010ea4 <_Balloc>
 80113ee:	4602      	mov	r2, r0
 80113f0:	b928      	cbnz	r0, 80113fe <__mdiff+0x2e>
 80113f2:	4b3f      	ldr	r3, [pc, #252]	@ (80114f0 <__mdiff+0x120>)
 80113f4:	f240 2137 	movw	r1, #567	@ 0x237
 80113f8:	483e      	ldr	r0, [pc, #248]	@ (80114f4 <__mdiff+0x124>)
 80113fa:	f000 fb55 	bl	8011aa8 <__assert_func>
 80113fe:	2301      	movs	r3, #1
 8011400:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011404:	4610      	mov	r0, r2
 8011406:	b003      	add	sp, #12
 8011408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801140c:	bfbc      	itt	lt
 801140e:	464b      	movlt	r3, r9
 8011410:	46a1      	movlt	r9, r4
 8011412:	4630      	mov	r0, r6
 8011414:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011418:	bfba      	itte	lt
 801141a:	461c      	movlt	r4, r3
 801141c:	2501      	movlt	r5, #1
 801141e:	2500      	movge	r5, #0
 8011420:	f7ff fd40 	bl	8010ea4 <_Balloc>
 8011424:	4602      	mov	r2, r0
 8011426:	b918      	cbnz	r0, 8011430 <__mdiff+0x60>
 8011428:	4b31      	ldr	r3, [pc, #196]	@ (80114f0 <__mdiff+0x120>)
 801142a:	f240 2145 	movw	r1, #581	@ 0x245
 801142e:	e7e3      	b.n	80113f8 <__mdiff+0x28>
 8011430:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011434:	6926      	ldr	r6, [r4, #16]
 8011436:	60c5      	str	r5, [r0, #12]
 8011438:	f109 0310 	add.w	r3, r9, #16
 801143c:	f109 0514 	add.w	r5, r9, #20
 8011440:	f104 0e14 	add.w	lr, r4, #20
 8011444:	f100 0b14 	add.w	fp, r0, #20
 8011448:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801144c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011450:	9301      	str	r3, [sp, #4]
 8011452:	46d9      	mov	r9, fp
 8011454:	f04f 0c00 	mov.w	ip, #0
 8011458:	9b01      	ldr	r3, [sp, #4]
 801145a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801145e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011462:	9301      	str	r3, [sp, #4]
 8011464:	fa1f f38a 	uxth.w	r3, sl
 8011468:	4619      	mov	r1, r3
 801146a:	b283      	uxth	r3, r0
 801146c:	1acb      	subs	r3, r1, r3
 801146e:	0c00      	lsrs	r0, r0, #16
 8011470:	4463      	add	r3, ip
 8011472:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011476:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801147a:	b29b      	uxth	r3, r3
 801147c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011480:	4576      	cmp	r6, lr
 8011482:	f849 3b04 	str.w	r3, [r9], #4
 8011486:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801148a:	d8e5      	bhi.n	8011458 <__mdiff+0x88>
 801148c:	1b33      	subs	r3, r6, r4
 801148e:	3b15      	subs	r3, #21
 8011490:	f023 0303 	bic.w	r3, r3, #3
 8011494:	3415      	adds	r4, #21
 8011496:	3304      	adds	r3, #4
 8011498:	42a6      	cmp	r6, r4
 801149a:	bf38      	it	cc
 801149c:	2304      	movcc	r3, #4
 801149e:	441d      	add	r5, r3
 80114a0:	445b      	add	r3, fp
 80114a2:	461e      	mov	r6, r3
 80114a4:	462c      	mov	r4, r5
 80114a6:	4544      	cmp	r4, r8
 80114a8:	d30e      	bcc.n	80114c8 <__mdiff+0xf8>
 80114aa:	f108 0103 	add.w	r1, r8, #3
 80114ae:	1b49      	subs	r1, r1, r5
 80114b0:	f021 0103 	bic.w	r1, r1, #3
 80114b4:	3d03      	subs	r5, #3
 80114b6:	45a8      	cmp	r8, r5
 80114b8:	bf38      	it	cc
 80114ba:	2100      	movcc	r1, #0
 80114bc:	440b      	add	r3, r1
 80114be:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80114c2:	b191      	cbz	r1, 80114ea <__mdiff+0x11a>
 80114c4:	6117      	str	r7, [r2, #16]
 80114c6:	e79d      	b.n	8011404 <__mdiff+0x34>
 80114c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80114cc:	46e6      	mov	lr, ip
 80114ce:	0c08      	lsrs	r0, r1, #16
 80114d0:	fa1c fc81 	uxtah	ip, ip, r1
 80114d4:	4471      	add	r1, lr
 80114d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80114da:	b289      	uxth	r1, r1
 80114dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80114e0:	f846 1b04 	str.w	r1, [r6], #4
 80114e4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80114e8:	e7dd      	b.n	80114a6 <__mdiff+0xd6>
 80114ea:	3f01      	subs	r7, #1
 80114ec:	e7e7      	b.n	80114be <__mdiff+0xee>
 80114ee:	bf00      	nop
 80114f0:	08011e78 	.word	0x08011e78
 80114f4:	08011e89 	.word	0x08011e89

080114f8 <__d2b>:
 80114f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80114fc:	460f      	mov	r7, r1
 80114fe:	2101      	movs	r1, #1
 8011500:	ec59 8b10 	vmov	r8, r9, d0
 8011504:	4616      	mov	r6, r2
 8011506:	f7ff fccd 	bl	8010ea4 <_Balloc>
 801150a:	4604      	mov	r4, r0
 801150c:	b930      	cbnz	r0, 801151c <__d2b+0x24>
 801150e:	4602      	mov	r2, r0
 8011510:	4b23      	ldr	r3, [pc, #140]	@ (80115a0 <__d2b+0xa8>)
 8011512:	4824      	ldr	r0, [pc, #144]	@ (80115a4 <__d2b+0xac>)
 8011514:	f240 310f 	movw	r1, #783	@ 0x30f
 8011518:	f000 fac6 	bl	8011aa8 <__assert_func>
 801151c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011520:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011524:	b10d      	cbz	r5, 801152a <__d2b+0x32>
 8011526:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801152a:	9301      	str	r3, [sp, #4]
 801152c:	f1b8 0300 	subs.w	r3, r8, #0
 8011530:	d023      	beq.n	801157a <__d2b+0x82>
 8011532:	4668      	mov	r0, sp
 8011534:	9300      	str	r3, [sp, #0]
 8011536:	f7ff fd7c 	bl	8011032 <__lo0bits>
 801153a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801153e:	b1d0      	cbz	r0, 8011576 <__d2b+0x7e>
 8011540:	f1c0 0320 	rsb	r3, r0, #32
 8011544:	fa02 f303 	lsl.w	r3, r2, r3
 8011548:	430b      	orrs	r3, r1
 801154a:	40c2      	lsrs	r2, r0
 801154c:	6163      	str	r3, [r4, #20]
 801154e:	9201      	str	r2, [sp, #4]
 8011550:	9b01      	ldr	r3, [sp, #4]
 8011552:	61a3      	str	r3, [r4, #24]
 8011554:	2b00      	cmp	r3, #0
 8011556:	bf0c      	ite	eq
 8011558:	2201      	moveq	r2, #1
 801155a:	2202      	movne	r2, #2
 801155c:	6122      	str	r2, [r4, #16]
 801155e:	b1a5      	cbz	r5, 801158a <__d2b+0x92>
 8011560:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011564:	4405      	add	r5, r0
 8011566:	603d      	str	r5, [r7, #0]
 8011568:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801156c:	6030      	str	r0, [r6, #0]
 801156e:	4620      	mov	r0, r4
 8011570:	b003      	add	sp, #12
 8011572:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011576:	6161      	str	r1, [r4, #20]
 8011578:	e7ea      	b.n	8011550 <__d2b+0x58>
 801157a:	a801      	add	r0, sp, #4
 801157c:	f7ff fd59 	bl	8011032 <__lo0bits>
 8011580:	9b01      	ldr	r3, [sp, #4]
 8011582:	6163      	str	r3, [r4, #20]
 8011584:	3020      	adds	r0, #32
 8011586:	2201      	movs	r2, #1
 8011588:	e7e8      	b.n	801155c <__d2b+0x64>
 801158a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801158e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011592:	6038      	str	r0, [r7, #0]
 8011594:	6918      	ldr	r0, [r3, #16]
 8011596:	f7ff fd2d 	bl	8010ff4 <__hi0bits>
 801159a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801159e:	e7e5      	b.n	801156c <__d2b+0x74>
 80115a0:	08011e78 	.word	0x08011e78
 80115a4:	08011e89 	.word	0x08011e89

080115a8 <__sfputc_r>:
 80115a8:	6893      	ldr	r3, [r2, #8]
 80115aa:	3b01      	subs	r3, #1
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	b410      	push	{r4}
 80115b0:	6093      	str	r3, [r2, #8]
 80115b2:	da08      	bge.n	80115c6 <__sfputc_r+0x1e>
 80115b4:	6994      	ldr	r4, [r2, #24]
 80115b6:	42a3      	cmp	r3, r4
 80115b8:	db01      	blt.n	80115be <__sfputc_r+0x16>
 80115ba:	290a      	cmp	r1, #10
 80115bc:	d103      	bne.n	80115c6 <__sfputc_r+0x1e>
 80115be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115c2:	f7fe bc70 	b.w	800fea6 <__swbuf_r>
 80115c6:	6813      	ldr	r3, [r2, #0]
 80115c8:	1c58      	adds	r0, r3, #1
 80115ca:	6010      	str	r0, [r2, #0]
 80115cc:	7019      	strb	r1, [r3, #0]
 80115ce:	4608      	mov	r0, r1
 80115d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115d4:	4770      	bx	lr

080115d6 <__sfputs_r>:
 80115d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115d8:	4606      	mov	r6, r0
 80115da:	460f      	mov	r7, r1
 80115dc:	4614      	mov	r4, r2
 80115de:	18d5      	adds	r5, r2, r3
 80115e0:	42ac      	cmp	r4, r5
 80115e2:	d101      	bne.n	80115e8 <__sfputs_r+0x12>
 80115e4:	2000      	movs	r0, #0
 80115e6:	e007      	b.n	80115f8 <__sfputs_r+0x22>
 80115e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115ec:	463a      	mov	r2, r7
 80115ee:	4630      	mov	r0, r6
 80115f0:	f7ff ffda 	bl	80115a8 <__sfputc_r>
 80115f4:	1c43      	adds	r3, r0, #1
 80115f6:	d1f3      	bne.n	80115e0 <__sfputs_r+0xa>
 80115f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080115fc <_vfiprintf_r>:
 80115fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011600:	460d      	mov	r5, r1
 8011602:	b09d      	sub	sp, #116	@ 0x74
 8011604:	4614      	mov	r4, r2
 8011606:	4698      	mov	r8, r3
 8011608:	4606      	mov	r6, r0
 801160a:	b118      	cbz	r0, 8011614 <_vfiprintf_r+0x18>
 801160c:	6a03      	ldr	r3, [r0, #32]
 801160e:	b90b      	cbnz	r3, 8011614 <_vfiprintf_r+0x18>
 8011610:	f7fe fb60 	bl	800fcd4 <__sinit>
 8011614:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011616:	07d9      	lsls	r1, r3, #31
 8011618:	d405      	bmi.n	8011626 <_vfiprintf_r+0x2a>
 801161a:	89ab      	ldrh	r3, [r5, #12]
 801161c:	059a      	lsls	r2, r3, #22
 801161e:	d402      	bmi.n	8011626 <_vfiprintf_r+0x2a>
 8011620:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011622:	f7fe fda6 	bl	8010172 <__retarget_lock_acquire_recursive>
 8011626:	89ab      	ldrh	r3, [r5, #12]
 8011628:	071b      	lsls	r3, r3, #28
 801162a:	d501      	bpl.n	8011630 <_vfiprintf_r+0x34>
 801162c:	692b      	ldr	r3, [r5, #16]
 801162e:	b99b      	cbnz	r3, 8011658 <_vfiprintf_r+0x5c>
 8011630:	4629      	mov	r1, r5
 8011632:	4630      	mov	r0, r6
 8011634:	f7fe fc76 	bl	800ff24 <__swsetup_r>
 8011638:	b170      	cbz	r0, 8011658 <_vfiprintf_r+0x5c>
 801163a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801163c:	07dc      	lsls	r4, r3, #31
 801163e:	d504      	bpl.n	801164a <_vfiprintf_r+0x4e>
 8011640:	f04f 30ff 	mov.w	r0, #4294967295
 8011644:	b01d      	add	sp, #116	@ 0x74
 8011646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801164a:	89ab      	ldrh	r3, [r5, #12]
 801164c:	0598      	lsls	r0, r3, #22
 801164e:	d4f7      	bmi.n	8011640 <_vfiprintf_r+0x44>
 8011650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011652:	f7fe fd8f 	bl	8010174 <__retarget_lock_release_recursive>
 8011656:	e7f3      	b.n	8011640 <_vfiprintf_r+0x44>
 8011658:	2300      	movs	r3, #0
 801165a:	9309      	str	r3, [sp, #36]	@ 0x24
 801165c:	2320      	movs	r3, #32
 801165e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011662:	f8cd 800c 	str.w	r8, [sp, #12]
 8011666:	2330      	movs	r3, #48	@ 0x30
 8011668:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011818 <_vfiprintf_r+0x21c>
 801166c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011670:	f04f 0901 	mov.w	r9, #1
 8011674:	4623      	mov	r3, r4
 8011676:	469a      	mov	sl, r3
 8011678:	f813 2b01 	ldrb.w	r2, [r3], #1
 801167c:	b10a      	cbz	r2, 8011682 <_vfiprintf_r+0x86>
 801167e:	2a25      	cmp	r2, #37	@ 0x25
 8011680:	d1f9      	bne.n	8011676 <_vfiprintf_r+0x7a>
 8011682:	ebba 0b04 	subs.w	fp, sl, r4
 8011686:	d00b      	beq.n	80116a0 <_vfiprintf_r+0xa4>
 8011688:	465b      	mov	r3, fp
 801168a:	4622      	mov	r2, r4
 801168c:	4629      	mov	r1, r5
 801168e:	4630      	mov	r0, r6
 8011690:	f7ff ffa1 	bl	80115d6 <__sfputs_r>
 8011694:	3001      	adds	r0, #1
 8011696:	f000 80a7 	beq.w	80117e8 <_vfiprintf_r+0x1ec>
 801169a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801169c:	445a      	add	r2, fp
 801169e:	9209      	str	r2, [sp, #36]	@ 0x24
 80116a0:	f89a 3000 	ldrb.w	r3, [sl]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	f000 809f 	beq.w	80117e8 <_vfiprintf_r+0x1ec>
 80116aa:	2300      	movs	r3, #0
 80116ac:	f04f 32ff 	mov.w	r2, #4294967295
 80116b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80116b4:	f10a 0a01 	add.w	sl, sl, #1
 80116b8:	9304      	str	r3, [sp, #16]
 80116ba:	9307      	str	r3, [sp, #28]
 80116bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80116c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80116c2:	4654      	mov	r4, sl
 80116c4:	2205      	movs	r2, #5
 80116c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116ca:	4853      	ldr	r0, [pc, #332]	@ (8011818 <_vfiprintf_r+0x21c>)
 80116cc:	f7ee fd88 	bl	80001e0 <memchr>
 80116d0:	9a04      	ldr	r2, [sp, #16]
 80116d2:	b9d8      	cbnz	r0, 801170c <_vfiprintf_r+0x110>
 80116d4:	06d1      	lsls	r1, r2, #27
 80116d6:	bf44      	itt	mi
 80116d8:	2320      	movmi	r3, #32
 80116da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116de:	0713      	lsls	r3, r2, #28
 80116e0:	bf44      	itt	mi
 80116e2:	232b      	movmi	r3, #43	@ 0x2b
 80116e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116e8:	f89a 3000 	ldrb.w	r3, [sl]
 80116ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80116ee:	d015      	beq.n	801171c <_vfiprintf_r+0x120>
 80116f0:	9a07      	ldr	r2, [sp, #28]
 80116f2:	4654      	mov	r4, sl
 80116f4:	2000      	movs	r0, #0
 80116f6:	f04f 0c0a 	mov.w	ip, #10
 80116fa:	4621      	mov	r1, r4
 80116fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011700:	3b30      	subs	r3, #48	@ 0x30
 8011702:	2b09      	cmp	r3, #9
 8011704:	d94b      	bls.n	801179e <_vfiprintf_r+0x1a2>
 8011706:	b1b0      	cbz	r0, 8011736 <_vfiprintf_r+0x13a>
 8011708:	9207      	str	r2, [sp, #28]
 801170a:	e014      	b.n	8011736 <_vfiprintf_r+0x13a>
 801170c:	eba0 0308 	sub.w	r3, r0, r8
 8011710:	fa09 f303 	lsl.w	r3, r9, r3
 8011714:	4313      	orrs	r3, r2
 8011716:	9304      	str	r3, [sp, #16]
 8011718:	46a2      	mov	sl, r4
 801171a:	e7d2      	b.n	80116c2 <_vfiprintf_r+0xc6>
 801171c:	9b03      	ldr	r3, [sp, #12]
 801171e:	1d19      	adds	r1, r3, #4
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	9103      	str	r1, [sp, #12]
 8011724:	2b00      	cmp	r3, #0
 8011726:	bfbb      	ittet	lt
 8011728:	425b      	neglt	r3, r3
 801172a:	f042 0202 	orrlt.w	r2, r2, #2
 801172e:	9307      	strge	r3, [sp, #28]
 8011730:	9307      	strlt	r3, [sp, #28]
 8011732:	bfb8      	it	lt
 8011734:	9204      	strlt	r2, [sp, #16]
 8011736:	7823      	ldrb	r3, [r4, #0]
 8011738:	2b2e      	cmp	r3, #46	@ 0x2e
 801173a:	d10a      	bne.n	8011752 <_vfiprintf_r+0x156>
 801173c:	7863      	ldrb	r3, [r4, #1]
 801173e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011740:	d132      	bne.n	80117a8 <_vfiprintf_r+0x1ac>
 8011742:	9b03      	ldr	r3, [sp, #12]
 8011744:	1d1a      	adds	r2, r3, #4
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	9203      	str	r2, [sp, #12]
 801174a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801174e:	3402      	adds	r4, #2
 8011750:	9305      	str	r3, [sp, #20]
 8011752:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011828 <_vfiprintf_r+0x22c>
 8011756:	7821      	ldrb	r1, [r4, #0]
 8011758:	2203      	movs	r2, #3
 801175a:	4650      	mov	r0, sl
 801175c:	f7ee fd40 	bl	80001e0 <memchr>
 8011760:	b138      	cbz	r0, 8011772 <_vfiprintf_r+0x176>
 8011762:	9b04      	ldr	r3, [sp, #16]
 8011764:	eba0 000a 	sub.w	r0, r0, sl
 8011768:	2240      	movs	r2, #64	@ 0x40
 801176a:	4082      	lsls	r2, r0
 801176c:	4313      	orrs	r3, r2
 801176e:	3401      	adds	r4, #1
 8011770:	9304      	str	r3, [sp, #16]
 8011772:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011776:	4829      	ldr	r0, [pc, #164]	@ (801181c <_vfiprintf_r+0x220>)
 8011778:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801177c:	2206      	movs	r2, #6
 801177e:	f7ee fd2f 	bl	80001e0 <memchr>
 8011782:	2800      	cmp	r0, #0
 8011784:	d03f      	beq.n	8011806 <_vfiprintf_r+0x20a>
 8011786:	4b26      	ldr	r3, [pc, #152]	@ (8011820 <_vfiprintf_r+0x224>)
 8011788:	bb1b      	cbnz	r3, 80117d2 <_vfiprintf_r+0x1d6>
 801178a:	9b03      	ldr	r3, [sp, #12]
 801178c:	3307      	adds	r3, #7
 801178e:	f023 0307 	bic.w	r3, r3, #7
 8011792:	3308      	adds	r3, #8
 8011794:	9303      	str	r3, [sp, #12]
 8011796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011798:	443b      	add	r3, r7
 801179a:	9309      	str	r3, [sp, #36]	@ 0x24
 801179c:	e76a      	b.n	8011674 <_vfiprintf_r+0x78>
 801179e:	fb0c 3202 	mla	r2, ip, r2, r3
 80117a2:	460c      	mov	r4, r1
 80117a4:	2001      	movs	r0, #1
 80117a6:	e7a8      	b.n	80116fa <_vfiprintf_r+0xfe>
 80117a8:	2300      	movs	r3, #0
 80117aa:	3401      	adds	r4, #1
 80117ac:	9305      	str	r3, [sp, #20]
 80117ae:	4619      	mov	r1, r3
 80117b0:	f04f 0c0a 	mov.w	ip, #10
 80117b4:	4620      	mov	r0, r4
 80117b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117ba:	3a30      	subs	r2, #48	@ 0x30
 80117bc:	2a09      	cmp	r2, #9
 80117be:	d903      	bls.n	80117c8 <_vfiprintf_r+0x1cc>
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d0c6      	beq.n	8011752 <_vfiprintf_r+0x156>
 80117c4:	9105      	str	r1, [sp, #20]
 80117c6:	e7c4      	b.n	8011752 <_vfiprintf_r+0x156>
 80117c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80117cc:	4604      	mov	r4, r0
 80117ce:	2301      	movs	r3, #1
 80117d0:	e7f0      	b.n	80117b4 <_vfiprintf_r+0x1b8>
 80117d2:	ab03      	add	r3, sp, #12
 80117d4:	9300      	str	r3, [sp, #0]
 80117d6:	462a      	mov	r2, r5
 80117d8:	4b12      	ldr	r3, [pc, #72]	@ (8011824 <_vfiprintf_r+0x228>)
 80117da:	a904      	add	r1, sp, #16
 80117dc:	4630      	mov	r0, r6
 80117de:	f7fd fe35 	bl	800f44c <_printf_float>
 80117e2:	4607      	mov	r7, r0
 80117e4:	1c78      	adds	r0, r7, #1
 80117e6:	d1d6      	bne.n	8011796 <_vfiprintf_r+0x19a>
 80117e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80117ea:	07d9      	lsls	r1, r3, #31
 80117ec:	d405      	bmi.n	80117fa <_vfiprintf_r+0x1fe>
 80117ee:	89ab      	ldrh	r3, [r5, #12]
 80117f0:	059a      	lsls	r2, r3, #22
 80117f2:	d402      	bmi.n	80117fa <_vfiprintf_r+0x1fe>
 80117f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80117f6:	f7fe fcbd 	bl	8010174 <__retarget_lock_release_recursive>
 80117fa:	89ab      	ldrh	r3, [r5, #12]
 80117fc:	065b      	lsls	r3, r3, #25
 80117fe:	f53f af1f 	bmi.w	8011640 <_vfiprintf_r+0x44>
 8011802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011804:	e71e      	b.n	8011644 <_vfiprintf_r+0x48>
 8011806:	ab03      	add	r3, sp, #12
 8011808:	9300      	str	r3, [sp, #0]
 801180a:	462a      	mov	r2, r5
 801180c:	4b05      	ldr	r3, [pc, #20]	@ (8011824 <_vfiprintf_r+0x228>)
 801180e:	a904      	add	r1, sp, #16
 8011810:	4630      	mov	r0, r6
 8011812:	f7fe f8b3 	bl	800f97c <_printf_i>
 8011816:	e7e4      	b.n	80117e2 <_vfiprintf_r+0x1e6>
 8011818:	08011fe0 	.word	0x08011fe0
 801181c:	08011fea 	.word	0x08011fea
 8011820:	0800f44d 	.word	0x0800f44d
 8011824:	080115d7 	.word	0x080115d7
 8011828:	08011fe6 	.word	0x08011fe6

0801182c <__sflush_r>:
 801182c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011834:	0716      	lsls	r6, r2, #28
 8011836:	4605      	mov	r5, r0
 8011838:	460c      	mov	r4, r1
 801183a:	d454      	bmi.n	80118e6 <__sflush_r+0xba>
 801183c:	684b      	ldr	r3, [r1, #4]
 801183e:	2b00      	cmp	r3, #0
 8011840:	dc02      	bgt.n	8011848 <__sflush_r+0x1c>
 8011842:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011844:	2b00      	cmp	r3, #0
 8011846:	dd48      	ble.n	80118da <__sflush_r+0xae>
 8011848:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801184a:	2e00      	cmp	r6, #0
 801184c:	d045      	beq.n	80118da <__sflush_r+0xae>
 801184e:	2300      	movs	r3, #0
 8011850:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011854:	682f      	ldr	r7, [r5, #0]
 8011856:	6a21      	ldr	r1, [r4, #32]
 8011858:	602b      	str	r3, [r5, #0]
 801185a:	d030      	beq.n	80118be <__sflush_r+0x92>
 801185c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801185e:	89a3      	ldrh	r3, [r4, #12]
 8011860:	0759      	lsls	r1, r3, #29
 8011862:	d505      	bpl.n	8011870 <__sflush_r+0x44>
 8011864:	6863      	ldr	r3, [r4, #4]
 8011866:	1ad2      	subs	r2, r2, r3
 8011868:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801186a:	b10b      	cbz	r3, 8011870 <__sflush_r+0x44>
 801186c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801186e:	1ad2      	subs	r2, r2, r3
 8011870:	2300      	movs	r3, #0
 8011872:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011874:	6a21      	ldr	r1, [r4, #32]
 8011876:	4628      	mov	r0, r5
 8011878:	47b0      	blx	r6
 801187a:	1c43      	adds	r3, r0, #1
 801187c:	89a3      	ldrh	r3, [r4, #12]
 801187e:	d106      	bne.n	801188e <__sflush_r+0x62>
 8011880:	6829      	ldr	r1, [r5, #0]
 8011882:	291d      	cmp	r1, #29
 8011884:	d82b      	bhi.n	80118de <__sflush_r+0xb2>
 8011886:	4a2a      	ldr	r2, [pc, #168]	@ (8011930 <__sflush_r+0x104>)
 8011888:	410a      	asrs	r2, r1
 801188a:	07d6      	lsls	r6, r2, #31
 801188c:	d427      	bmi.n	80118de <__sflush_r+0xb2>
 801188e:	2200      	movs	r2, #0
 8011890:	6062      	str	r2, [r4, #4]
 8011892:	04d9      	lsls	r1, r3, #19
 8011894:	6922      	ldr	r2, [r4, #16]
 8011896:	6022      	str	r2, [r4, #0]
 8011898:	d504      	bpl.n	80118a4 <__sflush_r+0x78>
 801189a:	1c42      	adds	r2, r0, #1
 801189c:	d101      	bne.n	80118a2 <__sflush_r+0x76>
 801189e:	682b      	ldr	r3, [r5, #0]
 80118a0:	b903      	cbnz	r3, 80118a4 <__sflush_r+0x78>
 80118a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80118a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80118a6:	602f      	str	r7, [r5, #0]
 80118a8:	b1b9      	cbz	r1, 80118da <__sflush_r+0xae>
 80118aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80118ae:	4299      	cmp	r1, r3
 80118b0:	d002      	beq.n	80118b8 <__sflush_r+0x8c>
 80118b2:	4628      	mov	r0, r5
 80118b4:	f7ff faac 	bl	8010e10 <_free_r>
 80118b8:	2300      	movs	r3, #0
 80118ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80118bc:	e00d      	b.n	80118da <__sflush_r+0xae>
 80118be:	2301      	movs	r3, #1
 80118c0:	4628      	mov	r0, r5
 80118c2:	47b0      	blx	r6
 80118c4:	4602      	mov	r2, r0
 80118c6:	1c50      	adds	r0, r2, #1
 80118c8:	d1c9      	bne.n	801185e <__sflush_r+0x32>
 80118ca:	682b      	ldr	r3, [r5, #0]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d0c6      	beq.n	801185e <__sflush_r+0x32>
 80118d0:	2b1d      	cmp	r3, #29
 80118d2:	d001      	beq.n	80118d8 <__sflush_r+0xac>
 80118d4:	2b16      	cmp	r3, #22
 80118d6:	d11e      	bne.n	8011916 <__sflush_r+0xea>
 80118d8:	602f      	str	r7, [r5, #0]
 80118da:	2000      	movs	r0, #0
 80118dc:	e022      	b.n	8011924 <__sflush_r+0xf8>
 80118de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118e2:	b21b      	sxth	r3, r3
 80118e4:	e01b      	b.n	801191e <__sflush_r+0xf2>
 80118e6:	690f      	ldr	r7, [r1, #16]
 80118e8:	2f00      	cmp	r7, #0
 80118ea:	d0f6      	beq.n	80118da <__sflush_r+0xae>
 80118ec:	0793      	lsls	r3, r2, #30
 80118ee:	680e      	ldr	r6, [r1, #0]
 80118f0:	bf08      	it	eq
 80118f2:	694b      	ldreq	r3, [r1, #20]
 80118f4:	600f      	str	r7, [r1, #0]
 80118f6:	bf18      	it	ne
 80118f8:	2300      	movne	r3, #0
 80118fa:	eba6 0807 	sub.w	r8, r6, r7
 80118fe:	608b      	str	r3, [r1, #8]
 8011900:	f1b8 0f00 	cmp.w	r8, #0
 8011904:	dde9      	ble.n	80118da <__sflush_r+0xae>
 8011906:	6a21      	ldr	r1, [r4, #32]
 8011908:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801190a:	4643      	mov	r3, r8
 801190c:	463a      	mov	r2, r7
 801190e:	4628      	mov	r0, r5
 8011910:	47b0      	blx	r6
 8011912:	2800      	cmp	r0, #0
 8011914:	dc08      	bgt.n	8011928 <__sflush_r+0xfc>
 8011916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801191a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801191e:	81a3      	strh	r3, [r4, #12]
 8011920:	f04f 30ff 	mov.w	r0, #4294967295
 8011924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011928:	4407      	add	r7, r0
 801192a:	eba8 0800 	sub.w	r8, r8, r0
 801192e:	e7e7      	b.n	8011900 <__sflush_r+0xd4>
 8011930:	dfbffffe 	.word	0xdfbffffe

08011934 <_fflush_r>:
 8011934:	b538      	push	{r3, r4, r5, lr}
 8011936:	690b      	ldr	r3, [r1, #16]
 8011938:	4605      	mov	r5, r0
 801193a:	460c      	mov	r4, r1
 801193c:	b913      	cbnz	r3, 8011944 <_fflush_r+0x10>
 801193e:	2500      	movs	r5, #0
 8011940:	4628      	mov	r0, r5
 8011942:	bd38      	pop	{r3, r4, r5, pc}
 8011944:	b118      	cbz	r0, 801194e <_fflush_r+0x1a>
 8011946:	6a03      	ldr	r3, [r0, #32]
 8011948:	b90b      	cbnz	r3, 801194e <_fflush_r+0x1a>
 801194a:	f7fe f9c3 	bl	800fcd4 <__sinit>
 801194e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011952:	2b00      	cmp	r3, #0
 8011954:	d0f3      	beq.n	801193e <_fflush_r+0xa>
 8011956:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011958:	07d0      	lsls	r0, r2, #31
 801195a:	d404      	bmi.n	8011966 <_fflush_r+0x32>
 801195c:	0599      	lsls	r1, r3, #22
 801195e:	d402      	bmi.n	8011966 <_fflush_r+0x32>
 8011960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011962:	f7fe fc06 	bl	8010172 <__retarget_lock_acquire_recursive>
 8011966:	4628      	mov	r0, r5
 8011968:	4621      	mov	r1, r4
 801196a:	f7ff ff5f 	bl	801182c <__sflush_r>
 801196e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011970:	07da      	lsls	r2, r3, #31
 8011972:	4605      	mov	r5, r0
 8011974:	d4e4      	bmi.n	8011940 <_fflush_r+0xc>
 8011976:	89a3      	ldrh	r3, [r4, #12]
 8011978:	059b      	lsls	r3, r3, #22
 801197a:	d4e1      	bmi.n	8011940 <_fflush_r+0xc>
 801197c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801197e:	f7fe fbf9 	bl	8010174 <__retarget_lock_release_recursive>
 8011982:	e7dd      	b.n	8011940 <_fflush_r+0xc>

08011984 <__swhatbuf_r>:
 8011984:	b570      	push	{r4, r5, r6, lr}
 8011986:	460c      	mov	r4, r1
 8011988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801198c:	2900      	cmp	r1, #0
 801198e:	b096      	sub	sp, #88	@ 0x58
 8011990:	4615      	mov	r5, r2
 8011992:	461e      	mov	r6, r3
 8011994:	da0d      	bge.n	80119b2 <__swhatbuf_r+0x2e>
 8011996:	89a3      	ldrh	r3, [r4, #12]
 8011998:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801199c:	f04f 0100 	mov.w	r1, #0
 80119a0:	bf14      	ite	ne
 80119a2:	2340      	movne	r3, #64	@ 0x40
 80119a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80119a8:	2000      	movs	r0, #0
 80119aa:	6031      	str	r1, [r6, #0]
 80119ac:	602b      	str	r3, [r5, #0]
 80119ae:	b016      	add	sp, #88	@ 0x58
 80119b0:	bd70      	pop	{r4, r5, r6, pc}
 80119b2:	466a      	mov	r2, sp
 80119b4:	f000 f848 	bl	8011a48 <_fstat_r>
 80119b8:	2800      	cmp	r0, #0
 80119ba:	dbec      	blt.n	8011996 <__swhatbuf_r+0x12>
 80119bc:	9901      	ldr	r1, [sp, #4]
 80119be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80119c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80119c6:	4259      	negs	r1, r3
 80119c8:	4159      	adcs	r1, r3
 80119ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80119ce:	e7eb      	b.n	80119a8 <__swhatbuf_r+0x24>

080119d0 <__smakebuf_r>:
 80119d0:	898b      	ldrh	r3, [r1, #12]
 80119d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80119d4:	079d      	lsls	r5, r3, #30
 80119d6:	4606      	mov	r6, r0
 80119d8:	460c      	mov	r4, r1
 80119da:	d507      	bpl.n	80119ec <__smakebuf_r+0x1c>
 80119dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80119e0:	6023      	str	r3, [r4, #0]
 80119e2:	6123      	str	r3, [r4, #16]
 80119e4:	2301      	movs	r3, #1
 80119e6:	6163      	str	r3, [r4, #20]
 80119e8:	b003      	add	sp, #12
 80119ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119ec:	ab01      	add	r3, sp, #4
 80119ee:	466a      	mov	r2, sp
 80119f0:	f7ff ffc8 	bl	8011984 <__swhatbuf_r>
 80119f4:	9f00      	ldr	r7, [sp, #0]
 80119f6:	4605      	mov	r5, r0
 80119f8:	4639      	mov	r1, r7
 80119fa:	4630      	mov	r0, r6
 80119fc:	f7fd fbfa 	bl	800f1f4 <_malloc_r>
 8011a00:	b948      	cbnz	r0, 8011a16 <__smakebuf_r+0x46>
 8011a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a06:	059a      	lsls	r2, r3, #22
 8011a08:	d4ee      	bmi.n	80119e8 <__smakebuf_r+0x18>
 8011a0a:	f023 0303 	bic.w	r3, r3, #3
 8011a0e:	f043 0302 	orr.w	r3, r3, #2
 8011a12:	81a3      	strh	r3, [r4, #12]
 8011a14:	e7e2      	b.n	80119dc <__smakebuf_r+0xc>
 8011a16:	89a3      	ldrh	r3, [r4, #12]
 8011a18:	6020      	str	r0, [r4, #0]
 8011a1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a1e:	81a3      	strh	r3, [r4, #12]
 8011a20:	9b01      	ldr	r3, [sp, #4]
 8011a22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011a26:	b15b      	cbz	r3, 8011a40 <__smakebuf_r+0x70>
 8011a28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a2c:	4630      	mov	r0, r6
 8011a2e:	f000 f81d 	bl	8011a6c <_isatty_r>
 8011a32:	b128      	cbz	r0, 8011a40 <__smakebuf_r+0x70>
 8011a34:	89a3      	ldrh	r3, [r4, #12]
 8011a36:	f023 0303 	bic.w	r3, r3, #3
 8011a3a:	f043 0301 	orr.w	r3, r3, #1
 8011a3e:	81a3      	strh	r3, [r4, #12]
 8011a40:	89a3      	ldrh	r3, [r4, #12]
 8011a42:	431d      	orrs	r5, r3
 8011a44:	81a5      	strh	r5, [r4, #12]
 8011a46:	e7cf      	b.n	80119e8 <__smakebuf_r+0x18>

08011a48 <_fstat_r>:
 8011a48:	b538      	push	{r3, r4, r5, lr}
 8011a4a:	4d07      	ldr	r5, [pc, #28]	@ (8011a68 <_fstat_r+0x20>)
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	4604      	mov	r4, r0
 8011a50:	4608      	mov	r0, r1
 8011a52:	4611      	mov	r1, r2
 8011a54:	602b      	str	r3, [r5, #0]
 8011a56:	f7f0 ffbd 	bl	80029d4 <_fstat>
 8011a5a:	1c43      	adds	r3, r0, #1
 8011a5c:	d102      	bne.n	8011a64 <_fstat_r+0x1c>
 8011a5e:	682b      	ldr	r3, [r5, #0]
 8011a60:	b103      	cbz	r3, 8011a64 <_fstat_r+0x1c>
 8011a62:	6023      	str	r3, [r4, #0]
 8011a64:	bd38      	pop	{r3, r4, r5, pc}
 8011a66:	bf00      	nop
 8011a68:	2000229c 	.word	0x2000229c

08011a6c <_isatty_r>:
 8011a6c:	b538      	push	{r3, r4, r5, lr}
 8011a6e:	4d06      	ldr	r5, [pc, #24]	@ (8011a88 <_isatty_r+0x1c>)
 8011a70:	2300      	movs	r3, #0
 8011a72:	4604      	mov	r4, r0
 8011a74:	4608      	mov	r0, r1
 8011a76:	602b      	str	r3, [r5, #0]
 8011a78:	f7f0 ffbc 	bl	80029f4 <_isatty>
 8011a7c:	1c43      	adds	r3, r0, #1
 8011a7e:	d102      	bne.n	8011a86 <_isatty_r+0x1a>
 8011a80:	682b      	ldr	r3, [r5, #0]
 8011a82:	b103      	cbz	r3, 8011a86 <_isatty_r+0x1a>
 8011a84:	6023      	str	r3, [r4, #0]
 8011a86:	bd38      	pop	{r3, r4, r5, pc}
 8011a88:	2000229c 	.word	0x2000229c

08011a8c <memcpy>:
 8011a8c:	440a      	add	r2, r1
 8011a8e:	4291      	cmp	r1, r2
 8011a90:	f100 33ff 	add.w	r3, r0, #4294967295
 8011a94:	d100      	bne.n	8011a98 <memcpy+0xc>
 8011a96:	4770      	bx	lr
 8011a98:	b510      	push	{r4, lr}
 8011a9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011aa2:	4291      	cmp	r1, r2
 8011aa4:	d1f9      	bne.n	8011a9a <memcpy+0xe>
 8011aa6:	bd10      	pop	{r4, pc}

08011aa8 <__assert_func>:
 8011aa8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011aaa:	4614      	mov	r4, r2
 8011aac:	461a      	mov	r2, r3
 8011aae:	4b09      	ldr	r3, [pc, #36]	@ (8011ad4 <__assert_func+0x2c>)
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	4605      	mov	r5, r0
 8011ab4:	68d8      	ldr	r0, [r3, #12]
 8011ab6:	b954      	cbnz	r4, 8011ace <__assert_func+0x26>
 8011ab8:	4b07      	ldr	r3, [pc, #28]	@ (8011ad8 <__assert_func+0x30>)
 8011aba:	461c      	mov	r4, r3
 8011abc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011ac0:	9100      	str	r1, [sp, #0]
 8011ac2:	462b      	mov	r3, r5
 8011ac4:	4905      	ldr	r1, [pc, #20]	@ (8011adc <__assert_func+0x34>)
 8011ac6:	f000 f841 	bl	8011b4c <fiprintf>
 8011aca:	f7fd fb61 	bl	800f190 <abort>
 8011ace:	4b04      	ldr	r3, [pc, #16]	@ (8011ae0 <__assert_func+0x38>)
 8011ad0:	e7f4      	b.n	8011abc <__assert_func+0x14>
 8011ad2:	bf00      	nop
 8011ad4:	2000012c 	.word	0x2000012c
 8011ad8:	08012036 	.word	0x08012036
 8011adc:	08012008 	.word	0x08012008
 8011ae0:	08011ffb 	.word	0x08011ffb

08011ae4 <_calloc_r>:
 8011ae4:	b570      	push	{r4, r5, r6, lr}
 8011ae6:	fba1 5402 	umull	r5, r4, r1, r2
 8011aea:	b93c      	cbnz	r4, 8011afc <_calloc_r+0x18>
 8011aec:	4629      	mov	r1, r5
 8011aee:	f7fd fb81 	bl	800f1f4 <_malloc_r>
 8011af2:	4606      	mov	r6, r0
 8011af4:	b928      	cbnz	r0, 8011b02 <_calloc_r+0x1e>
 8011af6:	2600      	movs	r6, #0
 8011af8:	4630      	mov	r0, r6
 8011afa:	bd70      	pop	{r4, r5, r6, pc}
 8011afc:	220c      	movs	r2, #12
 8011afe:	6002      	str	r2, [r0, #0]
 8011b00:	e7f9      	b.n	8011af6 <_calloc_r+0x12>
 8011b02:	462a      	mov	r2, r5
 8011b04:	4621      	mov	r1, r4
 8011b06:	f7fe fa63 	bl	800ffd0 <memset>
 8011b0a:	e7f5      	b.n	8011af8 <_calloc_r+0x14>

08011b0c <__ascii_mbtowc>:
 8011b0c:	b082      	sub	sp, #8
 8011b0e:	b901      	cbnz	r1, 8011b12 <__ascii_mbtowc+0x6>
 8011b10:	a901      	add	r1, sp, #4
 8011b12:	b142      	cbz	r2, 8011b26 <__ascii_mbtowc+0x1a>
 8011b14:	b14b      	cbz	r3, 8011b2a <__ascii_mbtowc+0x1e>
 8011b16:	7813      	ldrb	r3, [r2, #0]
 8011b18:	600b      	str	r3, [r1, #0]
 8011b1a:	7812      	ldrb	r2, [r2, #0]
 8011b1c:	1e10      	subs	r0, r2, #0
 8011b1e:	bf18      	it	ne
 8011b20:	2001      	movne	r0, #1
 8011b22:	b002      	add	sp, #8
 8011b24:	4770      	bx	lr
 8011b26:	4610      	mov	r0, r2
 8011b28:	e7fb      	b.n	8011b22 <__ascii_mbtowc+0x16>
 8011b2a:	f06f 0001 	mvn.w	r0, #1
 8011b2e:	e7f8      	b.n	8011b22 <__ascii_mbtowc+0x16>

08011b30 <__ascii_wctomb>:
 8011b30:	4603      	mov	r3, r0
 8011b32:	4608      	mov	r0, r1
 8011b34:	b141      	cbz	r1, 8011b48 <__ascii_wctomb+0x18>
 8011b36:	2aff      	cmp	r2, #255	@ 0xff
 8011b38:	d904      	bls.n	8011b44 <__ascii_wctomb+0x14>
 8011b3a:	228a      	movs	r2, #138	@ 0x8a
 8011b3c:	601a      	str	r2, [r3, #0]
 8011b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8011b42:	4770      	bx	lr
 8011b44:	700a      	strb	r2, [r1, #0]
 8011b46:	2001      	movs	r0, #1
 8011b48:	4770      	bx	lr
	...

08011b4c <fiprintf>:
 8011b4c:	b40e      	push	{r1, r2, r3}
 8011b4e:	b503      	push	{r0, r1, lr}
 8011b50:	4601      	mov	r1, r0
 8011b52:	ab03      	add	r3, sp, #12
 8011b54:	4805      	ldr	r0, [pc, #20]	@ (8011b6c <fiprintf+0x20>)
 8011b56:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b5a:	6800      	ldr	r0, [r0, #0]
 8011b5c:	9301      	str	r3, [sp, #4]
 8011b5e:	f7ff fd4d 	bl	80115fc <_vfiprintf_r>
 8011b62:	b002      	add	sp, #8
 8011b64:	f85d eb04 	ldr.w	lr, [sp], #4
 8011b68:	b003      	add	sp, #12
 8011b6a:	4770      	bx	lr
 8011b6c:	2000012c 	.word	0x2000012c

08011b70 <_init>:
 8011b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b72:	bf00      	nop
 8011b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b76:	bc08      	pop	{r3}
 8011b78:	469e      	mov	lr, r3
 8011b7a:	4770      	bx	lr

08011b7c <_fini>:
 8011b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b7e:	bf00      	nop
 8011b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b82:	bc08      	pop	{r3}
 8011b84:	469e      	mov	lr, r3
 8011b86:	4770      	bx	lr
