#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 30 09:52:08 2022
# Process ID: 15176
# Current directory: F:/verilog/project_viterbi/project_viterbi.runs/viter_compare_3_0_0_synth_1
# Command line: vivado.exe -log viter_compare_3_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source viter_compare_3_0_0.tcl
# Log file: F:/verilog/project_viterbi/project_viterbi.runs/viter_compare_3_0_0_synth_1/viter_compare_3_0_0.vds
# Journal file: F:/verilog/project_viterbi/project_viterbi.runs/viter_compare_3_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source viter_compare_3_0_0.tcl -notrace
Command: synth_design -top viter_compare_3_0_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8148 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.813 ; gain = 104.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'viter_compare_3_0_0' [f:/verilog/project_viterbi/project_viterbi.srcs/sources_1/bd/viter/ip/viter_compare_3_0_0/synth/viter_compare_3_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'compare_3' [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/compare_3.v:1]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/compare_3.v:44]
INFO: [Synth 8-6155] done synthesizing module 'compare_3' (1#1) [F:/verilog/project_viterbi/project_viterbi.srcs/sources_1/new/compare_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'viter_compare_3_0_0' (2#1) [f:/verilog/project_viterbi/project_viterbi.srcs/sources_1/bd/viter/ip/viter_compare_3_0_0/synth/viter_compare_3_0_0.v:58]
WARNING: [Synth 8-3331] design compare_3 has unconnected port differsum2[4]
WARNING: [Synth 8-3331] design compare_3 has unconnected port differsum2[3]
WARNING: [Synth 8-3331] design compare_3 has unconnected port differsum2[2]
WARNING: [Synth 8-3331] design compare_3 has unconnected port differsum2[1]
WARNING: [Synth 8-3331] design compare_3 has unconnected port differsum2[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 523.801 ; gain = 160.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 523.801 ; gain = 160.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 523.801 ; gain = 160.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 523.801 ; gain = 160.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module compare_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
