(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "uart_top")
  (DATE "Thu Apr 08 18:49:26 2021")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "P.20131013")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lut_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (799:799:1395)(799:799:1395))
          (PORT ADR4 (618:618:1144)(618:618:1144))
          (PORT ADR3 (476:476:865)(476:476:865))
          (PORT ADR0 (809:809:1407)(809:809:1407))
          (PORT ADR2 (572:572:988)(572:572:988))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_100_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:218:218)(121:218:218))
          (IOPATH CYINIT CO[1] (141:315:315)(141:315:315))
          (IOPATH CYINIT CO[2] (166:326:326)(166:326:326))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:210:210)(92:210:210))
          (IOPATH CYINIT O[1] (138:319:319)(138:319:319))
          (IOPATH CYINIT O[2] (153:322:322)(153:322:322))
          (IOPATH CYINIT O[3] (170:408:408)(170:408:408))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lut_2_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (727:727:1323)(727:727:1323))
          (PORT ADR0 (763:763:1291)(763:763:1291))
          (PORT ADR2 (705:705:1251)(705:705:1251))
          (PORT ADR1 (762:762:1324)(762:762:1324))
          (PORT ADR4 (513:513:915)(513:513:915))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_101_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lut_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (629:629:1148)(629:629:1148))
          (PORT ADR3 (591:591:1025)(591:591:1025))
          (PORT ADR2 (631:631:1124)(631:631:1124))
          (PORT ADR0 (692:692:1217)(692:692:1217))
          (PORT ADR4 (685:685:1185)(685:685:1185))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_102_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lut_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (530:530:946)(530:530:946))
          (PORT ADR4 (419:419:779)(419:419:779))
          (PORT ADR1 (832:832:1401)(832:832:1401))
          (PORT ADR0 (622:622:1115)(622:622:1115))
          (PORT ADR3 (469:469:869)(469:469:869))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (622:622:1115)(622:622:1115))
          (PORT ADR3 (469:469:869)(469:469:869))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rx_done_uart_controller_instance_uart_receiver_instance_reg_rx_done_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rx_done)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (129:239:239)(129:239:239))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rx_done_rstpot1_lut1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (211:211:455)(211:211:455))
          (PORT ADR2 (1482:1482:2612)(1482:1482:2612))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_9_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rx_done_rstpot1_cy1)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rx_done_rstpot1_lut)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1493:1493:2629)(1493:1493:2629))
          (PORT ADR4 (487:487:878)(487:487:878))
          (PORT ADR1 (649:649:1131)(649:649:1131))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_121_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lut_5_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (601:601:966)(601:601:966))
          (PORT ADR3 (654:654:1063)(654:654:1063))
          (PORT ADR1 (591:591:1165)(591:591:1165))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lutdi5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (601:601:966)(601:601:966))
          (PORT ADR3 (654:654:1063)(654:654:1063))
          (PORT ADR1 (591:591:1165)(591:591:1165))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lut_4_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (327:327:695)(327:327:695))
          (PORT ADR3 (361:361:754)(361:361:754))
          (PORT ADR2 (400:400:799)(400:400:799))
          (PORT ADR0 (934:934:1522)(934:934:1522))
          (PORT ADR1 (506:506:982)(506:506:982))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (327:327:695)(327:327:695))
          (PORT ADR3 (361:361:754)(361:361:754))
          (PORT ADR2 (400:400:799)(400:400:799))
          (PORT ADR0 (934:934:1522)(934:934:1522))
          (PORT ADR1 (506:506:982)(506:506:982))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lut_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (414:414:808)(414:414:808))
          (PORT ADR4 (331:331:686)(331:331:686))
          (PORT ADR1 (521:521:1017)(521:521:1017))
          (PORT ADR0 (521:521:1045)(521:521:1045))
          (PORT ADR3 (360:360:754)(360:360:754))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (414:414:808)(414:414:808))
          (PORT ADR4 (331:331:686)(331:331:686))
          (PORT ADR1 (521:521:1017)(521:521:1017))
          (PORT ADR0 (521:521:1045)(521:521:1045))
          (PORT ADR3 (360:360:754)(360:360:754))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:225:225)(120:225:225))
          (IOPATH CYINIT CO[1] (137:315:315)(137:315:315))
          (IOPATH CYINIT CO[2] (163:323:323)(163:323:323))
          (IOPATH CYINIT CO[3] (132:259:259)(132:259:259))
          (IOPATH CYINIT O[0] (91:206:206)(91:206:206))
          (IOPATH CYINIT O[1] (136:313:313)(136:313:313))
          (IOPATH CYINIT O[2] (151:305:305)(151:305:305))
          (IOPATH CYINIT O[3] (165:393:393)(165:393:393))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lut_2_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (371:371:740)(371:371:740))
          (PORT ADR0 (375:375:766)(375:375:766))
          (PORT ADR2 (324:324:638)(324:324:638))
          (PORT ADR3 (298:298:594)(298:298:594))
          (PORT ADR4 (215:215:474)(215:215:474))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (371:371:740)(371:371:740))
          (PORT ADR0 (375:375:766)(375:375:766))
          (PORT ADR2 (324:324:638)(324:324:638))
          (PORT ADR3 (298:298:594)(298:298:594))
          (PORT ADR4 (215:215:474)(215:215:474))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lut_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (376:376:778)(376:376:778))
          (PORT ADR3 (263:263:564)(263:263:564))
          (PORT ADR2 (321:321:674)(321:321:674))
          (PORT ADR4 (190:190:442)(190:190:442))
          (PORT ADR0 (478:478:948)(478:478:948))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (376:376:778)(376:376:778))
          (PORT ADR3 (263:263:564)(263:263:564))
          (PORT ADR2 (321:321:674)(321:321:674))
          (PORT ADR4 (190:190:442)(190:190:442))
          (PORT ADR0 (478:478:948)(478:478:948))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lut_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (340:340:718)(340:340:718))
          (PORT ADR1 (529:529:1012)(529:529:1012))
          (PORT ADR0 (553:553:1066)(553:553:1066))
          (PORT ADR3 (369:369:757)(369:369:757))
          (PORT ADR2 (402:402:801)(402:402:801))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_17_o_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (340:340:718)(340:340:718))
          (PORT ADR1 (529:529:1012)(529:529:1012))
          (PORT ADR0 (553:553:1066)(553:553:1066))
          (PORT ADR2 (402:402:801)(402:402:801))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clk_BUFGP_BUFG)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (59:209:209)(59:209:209))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_cy_6_l1_uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_cy_6_l1_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (112:176:176)(112:176:176))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_cy_6_l1_uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_cy_6_l1_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT1_lut)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (668:668:1193)(668:668:1193))
          (PORT ADR2 (531:531:1021)(531:531:1021))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_122_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT1_cy)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lut_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (500:500:924)(500:500:924))
          (PORT ADR4 (419:419:797)(419:419:797))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lut_5_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (456:456:831)(456:456:831))
          (PORT ADR1 (887:887:1617)(887:887:1617))
          (PORT ADR0 (646:646:1148)(646:646:1148))
          (PORT ADR3 (682:682:1223)(682:682:1223))
          (PORT ADR2 (652:652:1192)(652:652:1192))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_98_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_6_o_lut_4_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (518:518:933)(518:518:933))
          (PORT ADR0 (795:795:1392)(795:795:1392))
          (PORT ADR4 (419:419:779)(419:419:779))
          (PORT ADR3 (470:470:870)(470:470:870))
          (PORT ADR1 (634:634:1103)(634:634:1103))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_99_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_3CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_2CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_1CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_0CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (583:742:1179)(583:742:1179))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (422:563:904)(422:563:904))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:478)(210:210:478))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_93_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (582:740:1177)(582:740:1177))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (435:577:918)(435:577:918))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:218:218)(121:218:218))
          (IOPATH CYINIT CO[1] (141:315:315)(141:315:315))
          (IOPATH CYINIT CO[2] (166:326:326)(166:326:326))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:210:210)(92:210:210))
          (IOPATH CYINIT O[1] (138:319:319)(138:319:319))
          (IOPATH CYINIT O[2] (153:322:322)(153:322:322))
          (IOPATH CYINIT O[3] (170:408:408)(170:408:408))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:238)(69:69:238))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_94_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (585:722:1159)(585:722:1159))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (467:611:952)(467:611:952))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (89:89:255)(89:89:255))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_95_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (585:765:1202)(585:765:1202))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (446:600:941)(446:600:941))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:421)(193:193:421))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_3_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lut_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:733)(375:375:733))
          (PORT ADR0 (480:480:977)(480:480:977))
          (PORT ADR1 (480:480:976)(480:480:976))
          (PORT ADR4 (312:312:713)(312:312:713))
          (PORT ADR2 (398:398:814)(398:398:814))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lutdi3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:733)(375:375:733))
          (PORT ADR0 (480:480:977)(480:480:977))
          (PORT ADR1 (480:480:976)(480:480:976))
          (PORT ADR4 (312:312:713)(312:312:713))
          (PORT ADR2 (398:398:814)(398:398:814))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:218:218)(121:218:218))
          (IOPATH CYINIT CO[1] (141:315:315)(141:315:315))
          (IOPATH CYINIT CO[2] (166:326:326)(166:326:326))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:210:210)(92:210:210))
          (IOPATH CYINIT O[1] (138:319:319)(138:319:319))
          (IOPATH CYINIT O[2] (153:322:322)(153:322:322))
          (IOPATH CYINIT O[3] (170:408:408)(170:408:408))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lut_2_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (345:345:710)(345:345:710))
          (PORT ADR2 (289:289:602)(289:289:602))
          (PORT ADR0 (381:381:784)(381:381:784))
          (PORT ADR3 (254:254:617)(254:254:617))
          (PORT ADR4 (202:202:472)(202:202:472))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lutdi2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (345:345:710)(345:345:710))
          (PORT ADR2 (289:289:602)(289:289:602))
          (PORT ADR0 (381:381:784)(381:381:784))
          (PORT ADR3 (254:254:617)(254:254:617))
          (PORT ADR4 (202:202:472)(202:202:472))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lut_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:479)(212:212:479))
          (PORT ADR3 (262:262:549)(262:262:549))
          (PORT ADR0 (395:395:789)(395:395:789))
          (PORT ADR2 (470:470:983)(470:470:983))
          (PORT ADR1 (351:351:757)(351:351:757))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lutdi1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:479)(212:212:479))
          (PORT ADR3 (262:262:549)(262:262:549))
          (PORT ADR0 (395:395:789)(395:395:789))
          (PORT ADR2 (470:470:983)(470:470:983))
          (PORT ADR1 (351:351:757)(351:351:757))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lut_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (286:286:625)(286:286:625))
          (PORT ADR1 (468:468:925)(468:468:925))
          (PORT ADR0 (479:479:961)(479:479:961))
          (PORT ADR3 (327:327:716)(327:327:716))
          (PORT ADR2 (359:359:748)(359:359:748))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (286:286:625)(286:286:625))
          (PORT ADR1 (468:468:925)(468:468:925))
          (PORT ADR0 (479:479:961)(479:479:961))
          (PORT ADR2 (359:359:748)(359:359:748))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_nextState_1_uart_controller_instance_uart_transmitter_instance_nextState_1_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_nextState_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (114:199:199)(114:199:199))
          (PORT RST (610:751:1214)(610:751:1214))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mmux_currentState_1_X_7_o_wide_mux_20_OUT21_lut1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1098:1098:1866)(1098:1098:1866))
          (PORT ADR2 (670:670:1214)(670:670:1214))
          (PORT ADR1 (739:739:1407)(739:739:1407))
          (PORT ADR3 (246:246:503)(246:246:503))
          (PORT ADR0 (480:480:977)(480:480:977))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_8_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mmux_currentState_1_X_7_o_wide_mux_20_OUT21_cy1)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mmux_currentState_1_X_7_o_wide_mux_20_OUT21_lut)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (548:548:1086)(548:548:1086))
          (PORT ADR1 (243:243:512)(243:243:512))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_120_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lut_5_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (325:325:693)(325:325:693))
          (PORT ADR3 (380:380:775)(380:380:775))
          (PORT ADR2 (274:274:605)(274:274:605))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lutdi5)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (325:325:693)(325:325:693))
          (PORT ADR3 (380:380:775)(380:380:775))
          (PORT ADR2 (274:274:605)(274:274:605))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lut_4_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (276:276:625)(276:276:625))
          (PORT ADR3 (327:327:716)(327:327:716))
          (PORT ADR0 (636:636:1231)(636:636:1231))
          (PORT ADR2 (397:397:813)(397:397:813))
          (PORT ADR1 (499:499:968)(499:499:968))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcompar_n0023_lutdi4)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (276:276:625)(276:276:625))
          (PORT ADR3 (327:327:716)(327:327:716))
          (PORT ADR0 (636:636:1231)(636:636:1231))
          (PORT ADR2 (397:397:813)(397:397:813))
          (PORT ADR1 (499:499:968)(499:499:968))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_7CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_6CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_5CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_4CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (616:775:1202)(616:775:1202))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (524:665:1092)(524:665:1092))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (208:208:476)(208:208:476))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_89_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (615:773:1200)(615:773:1200))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (537:679:1106)(537:679:1106))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (77:77:246)(77:77:246))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_90_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (618:755:1182)(618:755:1182))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (569:713:1140)(569:713:1140))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (96:96:262)(96:96:262))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_91_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (618:798:1225)(618:798:1225))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (548:702:1129)(548:702:1129))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (193:193:421)(193:193:421))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_92_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_11CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_10CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_9CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_8CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (748:907:1420)(748:907:1420))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (454:595:914)(454:595:914))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (209:209:477)(209:209:477))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_85_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (747:905:1418)(747:905:1418))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (467:609:928)(467:609:928))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_cy_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (78:78:247)(78:78:247))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_86_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (750:887:1400)(750:887:1400))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (499:643:962)(499:643:962))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (88:88:254)(88:88:254))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_87_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (750:930:1443)(750:930:1443))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (478:632:951)(478:632:951))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (197:197:425)(197:197:425))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_88_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_15CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_14CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_13CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_12CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (762:921:1449)(762:921:1449))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (562:703:1108)(562:703:1108))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_15_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (199:199:467)(199:199:467))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_81_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (761:919:1447)(761:919:1447))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (575:717:1122)(575:717:1122))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_cy_15_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_14_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (82:82:251)(82:82:251))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_82_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (764:901:1429)(764:901:1429))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (607:751:1156)(607:751:1156))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_13_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (87:87:253)(87:87:253))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_83_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (764:944:1472)(764:944:1472))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (586:740:1145)(586:740:1145))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_12_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (200:200:428)(200:200:428))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_84_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_30CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_29CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_28CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_30_uart_controller_instance_uart_receiver_instance_c_brg_30_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_31_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (530:530:1054)(530:530:1054))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (993:1151:1881)(993:1151:1881))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (664:806:1334)(664:806:1334))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_xor_31_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_30_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (70:70:239)(70:70:239))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_66_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (996:1133:1863)(996:1133:1863))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (696:840:1368)(696:840:1368))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_29_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (90:90:256)(90:90:256))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_67_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (996:1176:1906)(996:1176:1906))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (675:829:1357)(675:829:1357))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_28_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (195:195:423)(195:195:423))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_68_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_27CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_26CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_25CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_24CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (979:1138:1853)(979:1138:1853))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (550:691:1133)(550:691:1133))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_27_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (211:211:479)(211:211:479))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_69_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (978:1136:1851)(978:1136:1851))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (563:705:1147)(563:705:1147))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_cy_27_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_26_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:238)(69:69:238))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_70_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (981:1118:1833)(981:1118:1833))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (595:739:1181)(595:739:1181))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_25_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (89:89:255)(89:89:255))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_71_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (981:1161:1876)(981:1161:1876))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (574:728:1170)(574:728:1170))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_24_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (204:204:432)(204:204:432))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_72_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_19CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_18CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_17CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_16CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (868:1027:1641)(868:1027:1641))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (670:811:1302)(670:811:1302))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_19_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (208:208:476)(208:208:476))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_77_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (867:1025:1639)(867:1025:1639))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (683:825:1316)(683:825:1316))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_cy_19_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_18_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (69:69:238)(69:69:238))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_78_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (870:1007:1621)(870:1007:1621))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (715:859:1350)(715:859:1350))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_17_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (89:89:255)(89:89:255))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_79_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (870:1050:1664)(870:1050:1664))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (694:848:1339)(694:848:1339))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_16_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (185:185:413)(185:185:413))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_80_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_23CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_22CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_21CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_20CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (882:1041:1670)(882:1041:1670))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (771:912:1489)(771:912:1489))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_23_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (210:210:478)(210:210:478))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_73_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (881:1039:1668)(881:1039:1668))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (784:926:1503)(784:926:1503))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_brg_cy_23_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_22_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (79:79:248)(79:79:248))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_74_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (884:1021:1650)(884:1021:1650))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (816:960:1537)(816:960:1537))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_21_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (79:79:245)(79:79:245))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_75_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (884:1064:1693)(884:1064:1693))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (795:949:1526)(795:949:1526))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_20_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (195:195:423)(195:195:423))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_76_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_3CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_2CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_1CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_0CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (724:874:1380)(724:874:1380))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (656:850:1341)(656:850:1341))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (204:204:448)(204:204:448))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_28_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (728:877:1383)(728:877:1383))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (657:841:1332)(657:841:1332))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:225:225)(120:225:225))
          (IOPATH CYINIT CO[1] (137:315:315)(137:315:315))
          (IOPATH CYINIT CO[2] (163:323:323)(163:323:323))
          (IOPATH CYINIT CO[3] (132:259:259)(132:259:259))
          (IOPATH CYINIT O[0] (91:206:206)(91:206:206))
          (IOPATH CYINIT O[1] (136:313:313)(136:313:313))
          (IOPATH CYINIT O[2] (151:305:305)(151:305:305))
          (IOPATH CYINIT O[3] (165:393:393)(165:393:393))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (59:59:217)(59:59:217))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_29_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (730:861:1367)(730:861:1367))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (695:830:1321)(695:830:1321))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (59:59:215)(59:59:215))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_30_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (740:921:1427)(740:921:1427))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (647:808:1299)(647:808:1299))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (236:236:518)(236:236:518))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_19CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_18CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_17CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_16CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (521:671:980)(521:671:980))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (487:681:982)(487:681:982))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_19_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:456)(212:212:456))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_12_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (525:674:983)(525:674:983))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (488:672:973)(488:672:973))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_cy_19_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_18_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:225)(67:67:225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_13_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (527:658:967)(527:658:967))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (526:661:962)(526:661:962))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_17_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:223)(67:67:223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_14_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (537:718:1027)(537:718:1027))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (478:639:940)(478:639:940))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_16_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:464)(207:207:464))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_15_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_15CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_14CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_13CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_12CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (507:657:976)(507:657:976))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (441:635:939)(441:635:939))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_15_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (211:211:455)(211:211:455))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_16_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (511:660:979)(511:660:979))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (442:626:930)(442:626:930))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_cy_15_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_14_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:224)(66:66:224))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_17_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (513:644:963)(513:644:963))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (480:615:919)(480:615:919))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_13_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (66:66:222)(66:66:222))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_18_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (523:704:1023)(523:704:1023))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (432:593:897)(432:593:897))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_12_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (205:205:462)(205:205:462))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_19_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_11CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_10CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_9CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_8CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (742:892:1373)(742:892:1373))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (539:733:1123)(539:733:1123))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:456)(212:212:456))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_20_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (746:895:1376)(746:895:1376))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (540:724:1114)(540:724:1114))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_cy_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:225)(67:67:225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_21_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (748:879:1360)(748:879:1360))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (578:713:1103)(578:713:1103))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:223)(67:67:223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_22_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (758:939:1420)(758:939:1420))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (530:691:1081)(530:691:1081))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (206:206:463)(206:206:463))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_23_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_7CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_6CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_5CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_4CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (618:768:1188)(618:768:1188))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (559:753:1158)(559:753:1158))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:456)(212:212:456))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_24_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (622:771:1191)(622:771:1191))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (560:744:1149)(560:744:1149))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:225)(67:67:225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_25_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (624:755:1175)(624:755:1175))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (598:733:1138)(598:733:1138))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:223)(67:67:223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_26_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (634:815:1235)(634:815:1235))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (550:711:1116)(550:711:1116))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:464)(207:207:464))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_27_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (411:411:796)(411:411:796))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_61_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:225:225)(120:225:225))
          (IOPATH CYINIT CO[1] (137:315:315)(137:315:315))
          (IOPATH CYINIT CO[2] (163:323:323)(163:323:323))
          (IOPATH CYINIT CO[3] (132:259:259)(132:259:259))
          (IOPATH CYINIT O[0] (91:206:206)(91:206:206))
          (IOPATH CYINIT O[1] (136:313:313)(136:313:313))
          (IOPATH CYINIT O[2] (151:305:305)(151:305:305))
          (IOPATH CYINIT O[3] (165:393:393)(165:393:393))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:741)(360:360:741))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_62_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:735)(361:361:735))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_63_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (401:401:751)(401:401:751))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_2_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_cy_6_uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_cy_6_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_cy_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (80:80:82)(80:80:82))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lut_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (717:717:1192)(717:717:1192))
          (PORT ADR1 (502:502:947)(502:502:947))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lut_5_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (699:699:1346)(699:699:1346))
          (PORT ADR2 (616:616:1227)(616:616:1227))
          (PORT ADR3 (376:376:784)(376:376:784))
          (PORT ADR1 (507:507:1017)(507:507:1017))
          (PORT ADR4 (335:335:700)(335:335:700))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_103_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lut_4_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (512:512:988)(512:512:988))
          (PORT ADR4 (337:337:720)(337:337:720))
          (PORT ADR3 (378:378:786)(378:378:786))
          (PORT ADR0 (618:618:1195)(618:618:1195))
          (PORT ADR2 (422:422:842)(422:422:842))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_104_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (412:412:797)(412:412:797))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_57_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (362:362:743)(362:362:743))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_58_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (363:363:737)(363:363:737))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_59_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (403:403:753)(403:403:753))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_60_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_23_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (404:404:789)(404:404:789))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_41_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_23_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_22_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:741)(360:360:741))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_42_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_21_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:735)(361:361:735))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_43_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_20_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (385:385:735)(385:385:735))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_44_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_11_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (411:411:796)(411:411:796))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_53_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_11_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_10_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:741)(360:360:741))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_54_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_9_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:735)(361:361:735))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_55_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (378:378:728)(378:378:728))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_56_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_15_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (411:411:796)(411:411:796))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_49_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_15_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_14_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (353:353:734)(353:353:734))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_50_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_13_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:735)(361:361:735))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_51_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_12_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (378:378:728)(378:378:728))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_52_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_19_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (404:404:789)(404:404:789))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_45_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_19_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_18_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (362:362:743)(362:362:743))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_46_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_17_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (363:363:737)(363:363:737))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_47_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_16_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (386:386:736)(386:386:736))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_48_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_2_uart_controller_instance_brg_instance_counter_2_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_2_uart_controller_instance_brg_instance_counter_2_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_2_uart_controller_instance_brg_instance_counter_2_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_2_uart_controller_instance_brg_instance_counter_2_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_counter_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (160:160:438)(160:160:438))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_115_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_counter_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (932:1074:1702)(932:1074:1702))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_brg_instance_Madd_counter_31_GND_9_o_add_0_OUT_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT DI[3] (51:106:106)(51:106:106))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:218:218)(121:218:218))
          (IOPATH CYINIT CO[1] (141:315:315)(141:315:315))
          (IOPATH CYINIT CO[2] (166:326:326)(166:326:326))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:210:210)(92:210:210))
          (IOPATH CYINIT O[1] (138:319:319)(138:319:319))
          (IOPATH CYINIT O[2] (153:322:322)(153:322:322))
          (IOPATH CYINIT O[3] (170:408:408)(170:408:408))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH DI[3] CO[3] (8:15:15)(8:15:15))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_counter_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (61:61:230)(61:61:230))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_116_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_counter_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (964:1108:1736)(964:1108:1736))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_counter_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (71:71:237)(71:71:237))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_117_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_counter_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (943:1097:1725)(943:1097:1725))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_Madd_counter_31_GND_9_o_add_0_OUT_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (177:177:405)(177:177:405))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N1_7_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_30CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_29CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_28CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_30_uart_controller_instance_uart_transmitter_instance_c_brg_30_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_31_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (414:414:830)(414:414:830))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (624:773:1178)(624:773:1178))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (571:755:1142)(571:755:1142))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_xor_31_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_30_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:225)(67:67:225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (626:757:1162)(626:757:1162))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (609:744:1131)(609:744:1131))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_29_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:223)(67:67:223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_2_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (636:817:1222)(636:817:1222))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (561:722:1109)(561:722:1109))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_28_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:464)(207:207:464))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_3_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_5_uart_controller_instance_brg_instance_counter_5_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_5_uart_controller_instance_brg_instance_counter_5_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_5_uart_controller_instance_brg_instance_counter_5_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_brg_instance_counter_5_uart_controller_instance_brg_instance_counter_5_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_111_D6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_brg_instance_Madd_counter_31_GND_9_o_add_0_OUT_xor_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (70:156:156)(70:156:156))
          (IOPATH CI CO[1] (71:155:155)(71:155:155))
          (IOPATH CI CO[2] (98:212:212)(98:212:212))
          (IOPATH CI CO[3] (32:91:91)(32:91:91))
          (IOPATH CI O[0] (73:126:126)(73:126:126))
          (IOPATH CI O[1] (101:193:193)(101:193:193))
          (IOPATH CI O[2] (95:205:205)(95:205:205))
          (IOPATH CI O[3] (100:205:205)(100:205:205))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_counter_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (525:525:1047)(525:525:1047))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_112_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_counter_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (1062:1206:1920)(1062:1206:1920))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_counter_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (71:71:237)(71:71:237))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_113_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_counter_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (251:251:536)(251:251:536))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_114_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_27CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_26CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_25CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_24CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (521:671:980)(521:671:980))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (472:666:967)(472:666:967))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_27_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (480:480:965)(480:480:965))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_4_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (525:674:983)(525:674:983))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (473:657:958)(473:657:958))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_cy_27_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_26_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:225)(67:67:225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_5_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (527:658:967)(527:658:967))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (511:646:947)(511:646:947))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_25_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:223)(67:67:223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_6_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (537:718:1027)(537:718:1027))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (463:624:925)(463:624:925))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_24_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (207:207:464)(207:207:464))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_7_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_23CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_22CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_21CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_20CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (448:598:941)(448:598:941))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (497:691:982)(497:691:982))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_23_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (212:212:456)(212:212:456))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_8_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (452:601:944)(452:601:944))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (498:682:973)(498:682:973))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mcount_c_brg_cy_23_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_22_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:225)(67:67:225))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_9_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (454:585:928)(454:585:928))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (536:671:962)(536:671:962))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_21_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (67:67:223)(67:67:223))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_10_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (464:645:988)(464:645:988))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (488:649:940)(488:649:940))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_20_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (702:702:1360)(702:702:1360))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_11_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lut_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (364:364:753)(364:364:753))
          (PORT ADR0 (696:696:1301)(696:696:1301))
          (PORT ADR4 (371:371:741)(371:371:741))
          (PORT ADR1 (561:561:1072)(561:561:1072))
          (PORT ADR2 (551:551:1046)(551:551:1046))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_105_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (120:225:225)(120:225:225))
          (IOPATH CYINIT CO[1] (137:315:315)(137:315:315))
          (IOPATH CYINIT CO[2] (163:323:323)(163:323:323))
          (IOPATH CYINIT CO[3] (132:259:259)(132:259:259))
          (IOPATH CYINIT O[0] (91:206:206)(91:206:206))
          (IOPATH CYINIT O[1] (136:313:313)(136:313:313))
          (IOPATH CYINIT O[2] (151:305:305)(151:305:305))
          (IOPATH CYINIT O[3] (165:393:393)(165:393:393))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lut_2_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (239:239:498)(239:239:498))
          (PORT ADR1 (448:448:822)(448:448:822))
          (PORT ADR3 (675:675:1078)(675:675:1078))
          (PORT ADR2 (429:429:839)(429:429:839))
          (PORT ADR0 (644:644:1212)(644:644:1212))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_106_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lut_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (512:512:972)(512:512:972))
          (PORT ADR2 (294:294:642)(294:294:642))
          (PORT ADR3 (236:236:532)(236:236:532))
          (PORT ADR1 (404:404:806)(404:404:806))
          (PORT ADR4 (239:239:496)(239:239:496))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_107_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lut_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (463:463:919)(463:463:919))
          (PORT ADR0 (545:545:1026)(545:545:1026))
          (PORT ADR4 (218:218:500)(218:218:500))
          (PORT ADR2 (314:314:622)(314:314:622))
          (PORT ADR3 (257:257:564)(257:257:564))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_lutdi)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (314:314:622)(314:314:622))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_27)
      (DELAY
        (ABSOLUTE
          (PORT CE (560:733:1112)(560:733:1112))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (992:1193:1758)(992:1193:1758))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_27_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1319:1319:2331)(1319:1319:2331))
          (PORT ADR2 (1090:1090:1848)(1090:1090:1848))
          (PORT ADR3 (109:109:314)(109:109:314))
          (PORT ADR4 (192:192:449)(192:192:449))
          (PORT ADR0 (444:444:826)(444:444:826))
          (PORT ADR5 (769:769:1350)(769:769:1350))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_26)
      (DELAY
        (ABSOLUTE
          (PORT CE (566:759:1138)(566:759:1138))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (998:1163:1728)(998:1163:1728))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_26_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1322:1322:2333)(1322:1322:2333))
          (PORT ADR3 (1009:1009:1777)(1009:1009:1777))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR4 (65:65:218)(65:65:218))
          (PORT ADR0 (613:613:1133)(613:613:1133))
          (PORT ADR5 (769:769:1350)(769:769:1350))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_25)
      (DELAY
        (ABSOLUTE
          (PORT CE (565:741:1120)(565:741:1120))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (991:1138:1703)(991:1138:1703))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_25_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1206:1206:2150)(1206:1206:2150))
          (PORT ADR5 (935:935:1600)(935:935:1600))
          (PORT ADR2 (159:159:394)(159:159:394))
          (PORT ADR4 (81:81:252)(81:81:252))
          (PORT ADR0 (510:510:926)(510:510:926))
          (PORT ADR3 (857:857:1559)(857:857:1559))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_24)
      (DELAY
        (ABSOLUTE
          (PORT CE (559:716:1095)(559:716:1095))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (988:1135:1700)(988:1135:1700))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_24_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1197:1197:2146)(1197:1197:2146))
          (PORT ADR5 (742:742:1277)(742:742:1277))
          (PORT ADR1 (314:314:864)(314:314:864))
          (PORT ADR4 (208:208:445)(208:208:445))
          (PORT ADR3 (294:294:593)(294:294:593))
          (PORT ADR2 (907:907:1566)(907:907:1566))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_tx_uart_controller_instance_uart_transmitter_instance_tx_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_n0106_inv1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (586:586:1002)(586:586:1002))
          (PORT ADR3 (121:121:302)(121:121:302))
          (PORT ADR4 (105:105:300)(105:105:300))
          (PORT ADR0 (977:977:1753)(977:977:1753))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_n0106_inv1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (693:693:1332)(693:693:1332))
          (PORT ADR2 (586:586:1002)(586:586:1002))
          (PORT ADR3 (121:121:302)(121:121:302))
          (PORT ADR4 (105:105:300)(105:105:300))
          (PORT ADR0 (977:977:1753)(977:977:1753))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_GND_7_o_c_conv_31_equal_10_o_31_7)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (398:398:827)(398:398:827))
          (PORT ADR1 (435:435:894)(435:435:894))
          (PORT ADR0 (347:347:753)(347:347:753))
          (PORT ADR4 (183:183:431)(183:183:431))
          (PORT ADR5 (254:254:595)(254:254:595))
          (PORT ADR3 (359:359:847)(359:359:847))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_tx)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SET (816:960:1413)(816:960:1413))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH SET O (84:232:232)(84:232:232))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge SET) (posedge CLK) (48:90:90)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_tx_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (513:513:888)(513:513:888))
          (PORT ADR0 (247:247:543)(247:247:543))
          (PORT ADR3 (266:266:528)(266:266:528))
          (PORT ADR1 (498:498:977)(498:498:977))
          (PORT ADR2 (898:898:1595)(898:898:1595))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_C_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (698:855:1335)(698:855:1335))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (949:1096:1650)(949:1096:1650))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_nextState_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (725:866:1464)(725:866:1464))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mmux_currentState_1_X_7_o_wide_mux_20_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (494:494:955)(494:494:955))
          (PORT ADR0 (943:943:1526)(943:943:1526))
          (PORT ADR4 (531:531:935)(531:531:935))
          (PORT ADR5 (26:26:155)(26:26:155))
          (PORT ADR2 (547:547:1051)(547:547:1051))
          (PORT ADR3 (469:469:960)(469:469:960))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_currentState_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (770:914:1512)(770:914:1512))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_currentState_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (749:903:1501)(749:903:1501))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_rst_cr_brg_OR_33_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (220:220:501)(220:220:501))
          (PORT ADR5 (756:756:1435)(756:756:1435))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_GND_7_o_c_conv_31_equal_10_o_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (228:228:519)(228:228:519))
          (PORT ADR2 (277:277:580)(277:277:580))
          (PORT ADR5 (159:159:389)(159:159:389))
          (PORT ADR4 (221:221:483)(221:221:483))
          (PORT ADR1 (384:384:763)(384:384:763))
          (PORT ADR0 (366:366:753)(366:366:753))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_cr_brg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT SET (749:914:1425)(749:914:1425))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH SET O (60:137:137)(60:137:137))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge SET) (posedge CLK) (22:41:41)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_currentState_1_X_7_o_Mux_17_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (155:155:380)(155:155:380))
          (PORT ADR4 (195:195:444)(195:195:444))
          (PORT ADR0 (838:838:1437)(838:838:1437))
          (PORT ADR2 (401:401:832)(401:401:832))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_n0119_inv1_cepot_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (493:493:893)(493:493:893))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_GND_7_o_c_conv_31_equal_10_o_31_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (247:247:540)(247:247:540))
          (PORT ADR4 (196:196:449)(196:196:449))
          (PORT ADR0 (365:365:746)(365:365:746))
          (PORT ADR1 (490:490:922)(490:490:922))
          (PORT ADR2 (268:268:571)(268:268:571))
          (PORT ADR5 (139:139:364)(139:139:364))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LATCHE")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_LD)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (173:417:417)(173:417:417))
          (IOPATH I O (200:451:451)(200:451:451))
        )
      )
      (TIMINGCHECK
        (WIDTH (posedge CLK) (235))
        (SETUPHOLD(posedge I) (negedge CLK) (81:113:113)(-80))
        (SETUPHOLD(negedge I) (negedge CLK) (81:113:113)(-80))
        (SETUPHOLD(posedge GE) (negedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge GE) (negedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge SET) (negedge CLK) (20:56:56)(-20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_P_31)
      (DELAY
        (ABSOLUTE
          (PORT CE (828:1008:1564)(828:1008:1564))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (RECREM(negedge SET) (posedge CLK) (48:90:90)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1175:1175:2083)(1175:1175:2083))
          (PORT ADR2 (728:728:1239)(728:728:1239))
          (PORT ADR4 (149:149:400)(149:149:400))
          (PORT ADR5 (126:126:351)(126:126:351))
          (PORT ADR0 (404:404:793)(404:404:793))
          (PORT ADR3 (982:982:1727)(982:982:1727))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_GND_7_o_c_conv_31_equal_10_o_31_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (228:228:519)(228:228:519))
          (PORT ADR4 (187:187:444)(187:187:444))
          (PORT ADR2 (277:277:580)(277:277:580))
          (PORT ADR1 (384:384:763)(384:384:763))
          (PORT ADR5 (166:166:396)(166:166:396))
          (PORT ADR0 (400:400:792)(400:400:792))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_GND_7_o_c_conv_31_equal_10_o_31_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (513:513:1013)(513:513:1013))
          (PORT ADR3 (255:255:551)(255:255:551))
          (PORT ADR4 (194:194:451)(194:194:451))
          (PORT ADR1 (384:384:763)(384:384:763))
          (PORT ADR0 (373:373:760)(373:373:760))
          (PORT ADR5 (261:261:562)(261:261:562))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_23)
      (DELAY
        (ABSOLUTE
          (PORT CE (451:624:938)(451:624:938))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (811:1012:1494)(811:1012:1494))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_23_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1219:1219:2144)(1219:1219:2144))
          (PORT ADR4 (778:778:1365)(778:778:1365))
          (PORT ADR3 (109:109:314)(109:109:314))
          (PORT ADR2 (438:438:812)(438:438:812))
          (PORT ADR1 (409:409:787)(409:409:787))
          (PORT ADR5 (740:740:1306)(740:740:1306))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_22)
      (DELAY
        (ABSOLUTE
          (PORT CE (457:650:964)(457:650:964))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (817:982:1464)(817:982:1464))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_22_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1218:1218:2143)(1218:1218:2143))
          (PORT ADR3 (942:942:1656)(942:942:1656))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR4 (65:65:218)(65:65:218))
          (PORT ADR0 (496:496:925)(496:496:925))
          (PORT ADR5 (740:740:1306)(740:740:1306))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_21)
      (DELAY
        (ABSOLUTE
          (PORT CE (456:632:946)(456:632:946))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (810:957:1439)(810:957:1439))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_21_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1109:1109:1967)(1109:1109:1967))
          (PORT ADR3 (827:827:1483)(827:827:1483))
          (PORT ADR0 (612:612:1201)(612:612:1201))
          (PORT ADR4 (81:81:252)(81:81:252))
          (PORT ADR5 (263:263:541)(263:263:541))
          (PORT ADR2 (878:878:1533)(878:878:1533))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_20)
      (DELAY
        (ABSOLUTE
          (PORT CE (450:607:921)(450:607:921))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (807:954:1436)(807:954:1436))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_20_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (1035:1035:1843)(1035:1035:1843))
          (PORT ADR1 (984:984:1673)(984:984:1673))
          (PORT ADR3 (110:110:322)(110:110:322))
          (PORT ADR5 (32:32:161)(32:32:161))
          (PORT ADR0 (408:408:798)(408:408:798))
          (PORT ADR2 (878:878:1522)(878:878:1522))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_GND_7_o_c_conv_31_equal_10_o_31_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (217:217:491)(217:217:491))
          (PORT ADR2 (277:277:585)(277:277:585))
          (PORT ADR4 (168:168:435)(168:168:435))
          (PORT ADR0 (361:361:725)(361:361:725))
          (PORT ADR1 (389:389:744)(389:389:744))
          (PORT ADR5 (196:196:411)(196:196:411))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_30)
      (DELAY
        (ABSOLUTE
          (PORT CE (587:780:1171)(587:780:1171))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (916:1081:1660)(916:1081:1660))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_30_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1213:1213:2154)(1213:1213:2154))
          (PORT ADR0 (1130:1130:1917)(1130:1130:1917))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR4 (65:65:218)(65:65:218))
          (PORT ADR3 (401:401:845)(401:401:845))
          (PORT ADR5 (880:880:1547)(880:880:1547))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_29)
      (DELAY
        (ABSOLUTE
          (PORT CE (586:762:1153)(586:762:1153))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (909:1056:1635)(909:1056:1635))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_29_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1220:1220:2179)(1220:1220:2179))
          (PORT ADR0 (971:971:1643)(971:971:1643))
          (PORT ADR3 (238:238:581)(238:238:581))
          (PORT ADR4 (74:74:245)(74:74:245))
          (PORT ADR5 (327:327:668)(327:327:668))
          (PORT ADR2 (1018:1018:1774)(1018:1018:1774))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_28)
      (DELAY
        (ABSOLUTE
          (PORT CE (580:737:1128)(580:737:1128))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (906:1053:1632)(906:1053:1632))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_28_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1222:1222:2176)(1222:1222:2176))
          (PORT ADR1 (1084:1084:1859)(1084:1084:1859))
          (PORT ADR3 (110:110:322)(110:110:322))
          (PORT ADR5 (25:25:154)(25:25:154))
          (PORT ADR4 (382:382:755)(382:382:755))
          (PORT ADR2 (1018:1018:1763)(1018:1018:1763))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_11)
      (DELAY
        (ABSOLUTE
          (PORT CE (575:748:1117)(575:748:1117))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (948:1149:1697)(948:1149:1697))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_11_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1007:1007:1762)(1007:1007:1762))
          (PORT ADR2 (671:671:1119)(671:671:1119))
          (PORT ADR3 (109:109:314)(109:109:314))
          (PORT ADR5 (32:32:161)(32:32:161))
          (PORT ADR0 (586:586:1069)(586:586:1069))
          (PORT ADR4 (501:501:925)(501:501:925))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_10)
      (DELAY
        (ABSOLUTE
          (PORT CE (581:774:1143)(581:774:1143))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (954:1119:1667)(954:1119:1667))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_10_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1127:1127:1959)(1127:1127:1959))
          (PORT ADR3 (590:590:1048)(590:590:1048))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR4 (65:65:218)(65:65:218))
          (PORT ADR1 (714:714:1273)(714:714:1273))
          (PORT ADR5 (462:462:834)(462:462:834))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_9)
      (DELAY
        (ABSOLUTE
          (PORT CE (580:756:1125)(580:756:1125))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (947:1094:1642)(947:1094:1642))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_9_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (989:989:1791)(989:989:1791))
          (PORT ADR5 (516:516:871)(516:516:871))
          (PORT ADR2 (159:159:394)(159:159:394))
          (PORT ADR4 (81:81:252)(81:81:252))
          (PORT ADR0 (758:758:1438)(758:758:1438))
          (PORT ADR1 (705:705:1234)(705:705:1234))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_8)
      (DELAY
        (ABSOLUTE
          (PORT CE (574:731:1100)(574:731:1100))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (944:1091:1639)(944:1091:1639))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_8_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1006:1006:1773)(1006:1006:1773))
          (PORT ADR4 (571:571:958)(571:571:958))
          (PORT ADR5 (150:150:372)(150:150:372))
          (PORT ADR1 (440:440:931)(440:440:931))
          (PORT ADR3 (436:436:836)(436:436:836))
          (PORT ADR2 (600:600:1050)(600:600:1050))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (596:769:1153)(596:769:1153))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1203:1404:2145)(1203:1404:2145))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_7_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1118:1118:1959)(1118:1118:1959))
          (PORT ADR0 (874:874:1486)(874:874:1486))
          (PORT ADR3 (109:109:314)(109:109:314))
          (PORT ADR5 (33:33:162)(33:33:162))
          (PORT ADR4 (503:503:975)(503:503:975))
          (PORT ADR2 (584:584:1048)(584:584:1048))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (602:795:1179)(602:795:1179))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1209:1374:2115)(1209:1374:2115))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_6_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (957:957:1751)(957:957:1751))
          (PORT ADR0 (843:843:1421)(843:843:1421))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR4 (67:67:220)(67:67:220))
          (PORT ADR1 (831:831:1476)(831:831:1476))
          (PORT ADR5 (545:545:992)(545:545:992))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (601:777:1161)(601:777:1161))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1202:1349:2090)(1202:1349:2090))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_5_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (664:664:1222)(664:664:1222))
          (PORT ADR1 (947:947:1682)(947:947:1682))
          (PORT ADR2 (159:159:394)(159:159:394))
          (PORT ADR4 (83:83:254)(83:83:254))
          (PORT ADR3 (552:552:1093)(552:552:1093))
          (PORT ADR0 (669:669:1178)(669:669:1178))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (595:752:1136)(595:752:1136))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1199:1346:2087)(1199:1346:2087))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_4_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1038:1038:1826)(1038:1038:1826))
          (PORT ADR2 (755:755:1260)(755:755:1260))
          (PORT ADR4 (205:205:459)(205:205:459))
          (PORT ADR0 (308:308:849)(308:308:849))
          (PORT ADR3 (553:553:1039)(553:553:1039))
          (PORT ADR5 (429:429:800)(429:429:800))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clk_BUFGP_IBUFG)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:1338:1338)(672:1338:1338))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp54_IMUX_1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:177:177)(73:177:177))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_AND2B1L")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_31_GND_7_o_add_11_OUT_31_rt)
      (DELAY
        (ABSOLUTE
          (PORT DI (53:119:119)(53:119:119))
          (PORT SRI (198:392:392)(198:392:392))
          (IOPATH DI O (200:451:451)(200:451:451))
          (IOPATH SRI O (83:260:260)(83:260:260))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (406:406:819)(406:406:819))
          (PORT ADR2 (363:363:752)(363:363:752))
          (PORT ADR3 (214:214:517)(214:214:517))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_GND_7_o_c_conv_31_equal_10_o_31_6)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (88:88:256)(88:88:256))
          (PORT ADR0 (406:406:819)(406:406:819))
          (PORT ADR2 (363:363:752)(363:363:752))
          (PORT ADR3 (214:214:517)(214:214:517))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_xor_31_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_30_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:741)(360:360:741))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_34_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_29_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (428:428:802)(428:428:802))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_35_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_28_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (378:378:728)(378:378:728))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_36_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rst_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:1338:1338)(672:1338:1338))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp54_IMUX_2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:177:177)(73:177:177))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE tx_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O (1396:2722:2722)(1396:2722:2722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_27_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (403:403:788)(403:403:788))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_37_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Madd_c_conv_31_GND_7_o_add_11_OUT_cy_27_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI (0:0:3)(0:0:3))
          (PORT DI[0] (13:21:21)(13:21:21))
          (PORT DI[1] (20:31:31)(20:31:31))
          (PORT DI[2] (22:34:34)(22:34:34))
          (PORT DI[3] (47:86:86)(47:86:86))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] (77:138:138)(77:138:138))
          (IOPATH CI CO[1] (74:194:194)(74:194:194))
          (IOPATH CI CO[2] (105:210:210)(105:210:210))
          (IOPATH CI CO[3] (32:93:93)(32:93:93))
          (IOPATH CI O[0] (78:128:128)(78:128:128))
          (IOPATH CI O[1] (105:218:218)(105:218:218))
          (IOPATH CI O[2] (101:187:187)(101:187:187))
          (IOPATH CI O[3] (124:228:228)(124:228:228))
          (IOPATH DI[0] CO[0] (63:122:122)(63:122:122))
          (IOPATH DI[0] CO[1] (120:231:231)(120:231:231))
          (IOPATH DI[0] CO[2] (145:270:270)(145:270:270))
          (IOPATH DI[0] CO[3] (113:227:227)(113:227:227))
          (IOPATH DI[0] O[1] (88:179:179)(88:179:179))
          (IOPATH DI[0] O[2] (133:278:278)(133:278:278))
          (IOPATH DI[0] O[3] (151:325:325)(151:325:325))
          (IOPATH DI[1] CO[1] (87:181:181)(87:181:181))
          (IOPATH DI[1] CO[2] (115:259:259)(115:259:259))
          (IOPATH DI[1] CO[3] (84:125:125)(84:125:125))
          (IOPATH DI[1] O[2] (103:253:253)(103:253:253))
          (IOPATH DI[1] O[3] (117:280:280)(117:280:280))
          (IOPATH DI[2] CO[2] (83:145:145)(83:145:145))
          (IOPATH DI[2] CO[3] (32:83:83)(32:83:83))
          (IOPATH DI[2] O[3] (68:207:207)(68:207:207))
          (IOPATH DI[3] CO[3] (9:23:23)(9:23:23))
          (IOPATH S[0] CO[0] (59:125:125)(59:125:125))
          (IOPATH S[0] CO[1] (121:244:244)(121:244:244))
          (IOPATH S[0] CO[2] (147:284:284)(147:284:284))
          (IOPATH S[0] CO[3] (116:220:220)(116:220:220))
          (IOPATH S[0] O[0] (46:110:110)(46:110:110))
          (IOPATH S[0] O[1] (68:186:186)(68:186:186))
          (IOPATH S[0] O[2] (126:287:287)(126:287:287))
          (IOPATH S[0] O[3] (158:321:321)(158:321:321))
          (IOPATH S[1] CO[1] (106:215:215)(106:215:215))
          (IOPATH S[1] CO[2] (140:294:294)(140:294:294))
          (IOPATH S[1] CO[3] (108:229:229)(108:229:229))
          (IOPATH S[1] O[1] (40:118:118)(40:118:118))
          (IOPATH S[1] O[2] (120:304:304)(120:304:304))
          (IOPATH S[1] O[3] (152:349:349)(152:349:349))
          (IOPATH S[2] CO[2] (46:119:119)(46:119:119))
          (IOPATH S[2] CO[3] (47:74:74)(47:74:74))
          (IOPATH S[2] O[2] (78:149:149)(78:149:149))
          (IOPATH S[2] O[3] (81:190:190)(81:190:190))
          (IOPATH S[3] CO[3] (31:58:58)(31:58:58))
          (IOPATH S[3] O[3] (67:117:117)(67:117:117))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_26_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:741)(360:360:741))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_38_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_25_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (361:361:735)(361:361:735))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_39_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_24_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (377:377:727)(377:377:727))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_40_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE rx_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:1338:1338)(672:1338:1338))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp54_IMUX)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (73:177:177)(73:177:177))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (694:867:1337)(694:867:1337))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1047:1248:1893)(1047:1248:1893))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_3_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1125:1125:1981)(1125:1125:1981))
          (PORT ADR2 (883:883:1489)(883:883:1489))
          (PORT ADR3 (109:109:314)(109:109:314))
          (PORT ADR5 (32:32:161)(32:32:161))
          (PORT ADR0 (717:717:1301)(717:717:1301))
          (PORT ADR4 (486:486:910)(486:486:910))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (700:893:1363)(700:893:1363))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1053:1218:1863)(1053:1218:1863))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_2_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1245:1245:2178)(1245:1245:2178))
          (PORT ADR3 (802:802:1418)(802:802:1418))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR4 (65:65:218)(65:65:218))
          (PORT ADR1 (845:845:1505)(845:845:1505))
          (PORT ADR5 (447:447:819)(447:447:819))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (699:875:1345)(699:875:1345))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1046:1193:1838)(1046:1193:1838))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_1_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (748:748:1403)(748:748:1403))
          (PORT ADR0 (968:968:1634)(968:968:1634))
          (PORT ADR2 (159:159:394)(159:159:394))
          (PORT ADR4 (81:81:252)(81:81:252))
          (PORT ADR1 (721:721:1313)(721:721:1313))
          (PORT ADR3 (535:535:1028)(535:535:1028))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (693:850:1320)(693:850:1320))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1043:1190:1835)(1043:1190:1835))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_0_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1119:1119:1974)(1119:1119:1974))
          (PORT ADR4 (783:783:1328)(783:783:1328))
          (PORT ADR5 (150:150:372)(150:150:372))
          (PORT ADR0 (306:306:847)(306:306:847))
          (PORT ADR1 (723:723:1312)(723:723:1312))
          (PORT ADR3 (536:536:974)(536:536:974))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_15)
      (DELAY
        (ABSOLUTE
          (PORT CE (478:651:934)(478:651:934))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1091:1292:1932)(1091:1292:1932))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_15_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1127:1127:1956)(1127:1127:1956))
          (PORT ADR1 (825:825:1397)(825:825:1397))
          (PORT ADR4 (189:189:463)(189:189:463))
          (PORT ADR5 (32:32:161)(32:32:161))
          (PORT ADR2 (602:602:1090)(602:602:1090))
          (PORT ADR3 (679:679:1218)(679:679:1218))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_14)
      (DELAY
        (ABSOLUTE
          (PORT CE (484:677:960)(484:677:960))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1097:1262:1902)(1097:1262:1902))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_14_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (759:759:1363)(759:759:1363))
          (PORT ADR3 (664:664:1189)(664:664:1189))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR0 (570:570:1128)(570:570:1128))
          (PORT ADR1 (685:685:1229)(685:685:1229))
          (PORT ADR4 (625:625:1129)(625:625:1129))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_13)
      (DELAY
        (ABSOLUTE
          (PORT CE (483:659:942)(483:659:942))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1090:1237:1877)(1090:1237:1877))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_13_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1002:1002:1763)(1002:1002:1763))
          (PORT ADR5 (590:590:1012)(590:590:1012))
          (PORT ADR2 (159:159:394)(159:159:394))
          (PORT ADR0 (585:585:1130)(585:585:1130))
          (PORT ADR3 (406:406:846)(406:406:846))
          (PORT ADR4 (641:641:1163)(641:641:1163))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_12)
      (DELAY
        (ABSOLUTE
          (PORT CE (477:634:917)(477:634:917))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1087:1234:1874)(1087:1234:1874))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_12_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (897:897:1579)(897:897:1579))
          (PORT ADR0 (824:824:1408)(824:824:1408))
          (PORT ADR5 (150:150:372)(150:150:372))
          (PORT ADR4 (209:209:446)(209:209:446))
          (PORT ADR1 (563:563:1036)(563:563:1036))
          (PORT ADR3 (680:680:1226)(680:680:1226))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_19)
      (DELAY
        (ABSOLUTE
          (PORT CE (483:656:960)(483:656:960))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (912:1113:1681)(912:1113:1681))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_19_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1115:1115:1954)(1115:1115:1954))
          (PORT ADR1 (890:890:1503)(890:890:1503))
          (PORT ADR3 (109:109:314)(109:109:314))
          (PORT ADR4 (193:193:450)(193:193:450))
          (PORT ADR2 (456:456:832)(456:456:832))
          (PORT ADR5 (622:622:1102)(622:622:1102))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_18)
      (DELAY
        (ABSOLUTE
          (PORT CE (489:682:986)(489:682:986))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (918:1083:1651)(918:1083:1651))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_18_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1231:1231:2148)(1231:1231:2148))
          (PORT ADR3 (729:729:1295)(729:729:1295))
          (PORT ADR2 (148:148:382)(148:148:382))
          (PORT ADR4 (67:67:220)(67:67:220))
          (PORT ADR1 (539:539:971)(539:539:971))
          (PORT ADR5 (622:622:1102)(622:622:1102))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_17)
      (DELAY
        (ABSOLUTE
          (PORT CE (488:664:968)(488:664:968))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (911:1058:1626)(911:1058:1626))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_17_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (1093:1093:1980)(1093:1093:1980))
          (PORT ADR0 (850:850:1415)(850:850:1415))
          (PORT ADR2 (159:159:394)(159:159:394))
          (PORT ADR4 (83:83:254)(83:83:254))
          (PORT ADR5 (301:301:584)(301:301:584))
          (PORT ADR1 (865:865:1502)(865:865:1502))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_16)
      (DELAY
        (ABSOLUTE
          (PORT CE (482:639:943)(482:639:943))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (908:1055:1623)(908:1055:1623))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_conv_16_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (1250:1250:2170)(1250:1250:2170))
          (PORT ADR0 (889:889:1514)(889:889:1514))
          (PORT ADR4 (205:205:459)(205:205:459))
          (PORT ADR5 (33:33:162)(33:33:162))
          (PORT ADR3 (296:296:595)(296:296:595))
          (PORT ADR2 (760:760:1318)(760:760:1318))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE echo_device_instance_w_start)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT SRST (1434:1581:2429)(1434:1581:2429))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (518:712:1036)(518:712:1036))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (483:483:982)(483:483:982))
          (PORT ADR1 (823:823:1521)(823:823:1521))
          (PORT ADR2 (605:605:1122)(605:605:1122))
          (PORT ADR5 (30:30:159)(30:30:159))
          (PORT ADR4 (724:724:1312)(724:724:1312))
          (PORT ADR3 (747:747:1305)(747:747:1305))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (519:703:1027)(519:703:1027))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (254:254:527)(254:254:527))
          (PORT ADR4 (614:614:1161)(614:614:1161))
          (PORT ADR5 (465:465:889)(465:465:889))
          (PORT ADR0 (362:362:743)(362:362:743))
          (PORT ADR3 (788:788:1403)(788:788:1403))
          (PORT ADR2 (810:810:1374)(810:810:1374))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (557:692:1016)(557:692:1016))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (370:370:747)(370:370:747))
          (PORT ADR3 (668:668:1257)(668:668:1257))
          (PORT ADR2 (618:618:1165)(618:618:1165))
          (PORT ADR0 (359:359:733)(359:359:733))
          (PORT ADR4 (708:708:1284)(708:708:1284))
          (PORT ADR5 (659:659:1139)(659:659:1139))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (509:670:994)(509:670:994))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (254:254:528)(254:254:528))
          (PORT ADR3 (662:662:1257)(662:662:1257))
          (PORT ADR2 (597:597:1104)(597:597:1104))
          (PORT ADR4 (205:205:462)(205:205:462))
          (PORT ADR0 (915:915:1639)(915:915:1639))
          (PORT ADR5 (659:659:1139)(659:659:1139))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE echo_device_instance_reg_w_start_echo_device_instance_reg_w_start_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE echo_device_instance_reg_w_start)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1360:1501:2349)(1360:1501:2349))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE echo_device_instance_Mmux_GND_10_o_r_done_MUX_116_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (544:544:1061)(544:544:1061))
          (PORT ADR3 (455:455:941)(455:455:941))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE echo_device_instance_nextState_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (262:262:579)(262:262:579))
          (PORT ADR4 (209:209:543)(209:209:543))
          (PORT ADR2 (544:544:1061)(544:544:1061))
          (PORT ADR3 (455:455:941)(455:455:941))
          (IOPATH ADR0 O (129:214:214)(129:214:214))
          (IOPATH ADR4 O (129:214:214)(129:214:214))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE echo_device_instance_nextState)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (1413:1543:2391)(1413:1543:2391))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE echo_device_instance_currentState)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (1384:1538:2386)(1384:1538:2386))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CE (451:624:938)(451:624:938))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux711)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (25:25:154)(25:25:154))
          (PORT ADR3 (1181:1181:1945)(1181:1181:1945))
          (PORT ADR1 (391:391:788)(391:391:788))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CE (457:650:964)(457:650:964))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux611)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (465:465:942)(465:465:942))
          (PORT ADR0 (251:251:531)(251:251:531))
          (PORT ADR3 (1167:1167:1975)(1167:1167:1975))
          (PORT ADR2 (297:297:590)(297:297:590))
          (PORT ADR4 (495:495:877)(495:495:877))
          (PORT ADR5 (312:312:660)(312:312:660))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CE (456:632:946)(456:632:946))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux511)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (294:294:630)(294:294:630))
          (PORT ADR1 (308:308:844)(308:308:844))
          (PORT ADR0 (650:650:1210)(650:650:1210))
          (PORT ADR4 (75:75:246)(75:75:246))
          (PORT ADR5 (590:590:1024)(590:590:1024))
          (PORT ADR3 (400:400:869)(400:400:869))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CE (450:607:921)(450:607:921))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux411)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (401:401:802)(401:401:802))
          (PORT ADR0 (259:259:550)(259:259:550))
          (PORT ADR4 (1148:1148:1885)(1148:1148:1885))
          (PORT ADR5 (24:24:153)(24:24:153))
          (PORT ADR3 (550:550:974)(550:550:974))
          (PORT ADR2 (450:450:876)(450:450:876))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_c_brg_31CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge SET) (posedge CLK) (48:90:90)(-48))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_c_brg_31_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (474:474:949)(474:474:949))
          (PORT ADR2 (884:884:1679)(884:884:1679))
          (PORT ADR5 (121:121:335)(121:121:335))
          (PORT ADR4 (86:86:252)(86:86:252))
          (PORT ADR3 (756:756:1292)(756:756:1292))
          (PORT ADR1 (462:462:986)(462:462:986))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_3_uart_controller_instance_uart_transmitter_instance_reg_d_in_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_3_uart_controller_instance_uart_transmitter_instance_reg_d_in_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_3_uart_controller_instance_uart_transmitter_instance_reg_d_in_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_3_uart_controller_instance_uart_transmitter_instance_reg_d_in_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (694:835:1361)(694:835:1361))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE s_dr_out_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (511:511:1002)(511:511:1002))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (747:877:1403)(747:877:1403))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (707:849:1375)(707:849:1375))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE s_dr_out_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (375:375:834)(375:375:834))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (733:915:1441)(733:915:1441))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (739:883:1409)(739:883:1409))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE s_dr_out_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (499:499:1006)(499:499:1006))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (716:887:1413)(716:887:1413))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT SRST (718:872:1398)(718:872:1398))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_rst_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (909:909:1747)(909:909:1747))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE s_dr_out_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (409:409:813)(409:409:813))
          (IOPATH ADR2 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_d_in_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (707:837:1363)(707:837:1363))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(negedge SRST) (posedge CLK) (64:225:225)(82:240:240))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_transmitter_instance_tickedCLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_tick_ticked_AND_15_o_uart_controller_instance_uart_transmitter_instance_tick_ticked_AND_15_o_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_tick_ticked_AND_15_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (386:386:752)(386:386:752))
          (PORT ADR3 (742:742:1287)(742:742:1287))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_ticked_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (404:404:788)(404:404:788))
          (PORT ADR2 (879:879:1636)(879:879:1636))
          (PORT ADR3 (742:742:1287)(742:742:1287))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_ticked)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (549:722:1122)(549:722:1122))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux311)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (281:281:599)(281:281:599))
          (PORT ADR0 (490:490:930)(490:490:930))
          (PORT ADR1 (1562:1562:2579)(1562:1562:2579))
          (PORT ADR4 (193:193:450)(193:193:450))
          (PORT ADR3 (544:544:960)(544:544:960))
          (PORT ADR5 (430:430:864)(430:430:864))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (555:748:1148)(555:748:1148))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux211)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (160:160:409)(160:160:409))
          (PORT ADR0 (251:251:531)(251:251:531))
          (PORT ADR1 (673:673:1249)(673:673:1249))
          (PORT ADR2 (249:249:552)(249:249:552))
          (PORT ADR3 (530:530:990)(530:530:990))
          (PORT ADR5 (430:430:864)(430:430:864))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (554:730:1130)(554:730:1130))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (343:343:765)(343:343:765))
          (PORT ADR1 (315:315:851)(315:315:851))
          (PORT ADR0 (1438:1438:2367)(1438:1438:2367))
          (PORT ADR4 (75:75:246)(75:75:246))
          (PORT ADR5 (456:456:813)(456:456:813))
          (PORT ADR2 (568:568:1091)(568:568:1091))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_shift_reg_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (548:705:1105)(548:705:1105))
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_mux111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (360:360:747)(360:360:747))
          (PORT ADR1 (399:399:758)(399:399:758))
          (PORT ADR3 (1416:1416:2349)(1416:1416:2349))
          (PORT ADR5 (28:28:157)(28:28:157))
          (PORT ADR4 (511:511:900)(511:511:900))
          (PORT ADR2 (568:568:1080)(568:568:1080))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_n0129_inv_uart_controller_instance_uart_transmitter_instance_n0129_inv_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (38:59:59)(38:59:59))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_n0129_inv1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (484:484:936)(484:484:936))
          (PORT ADR2 (967:967:1810)(967:967:1810))
          (PORT ADR0 (1174:1174:1934)(1174:1174:1934))
          (PORT ADR4 (170:170:418)(170:170:418))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_Mmux_GND_7_o_c_brg_31_MUX_110_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (241:241:551)(241:241:551))
          (PORT ADR1 (484:484:936)(484:484:936))
          (IOPATH ADR3 O (129:214:214)(129:214:214))
          (IOPATH ADR1 O (129:214:214)(129:214:214))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_tx_done)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I ( 0 )( 0 ))
          (PORT RST (583:713:1164)(583:713:1164))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_tx_start)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (640:824:1226)(640:824:1226))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1549:1750:2699)(1549:1750:2699))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1555:1720:2669)(1555:1720:2669))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1548:1695:2644)(1548:1695:2644))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT RST (1545:1692:2641)(1545:1692:2641))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (73:153:153)(73:153:153))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N21_N21_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (508:508:961)(508:508:961))
          (PORT ADR4 (102:102:263)(102:102:263))
          (PORT ADR3 (214:214:512)(214:214:512))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW6)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (192:192:399)(192:192:399))
          (PORT ADR1 (370:370:756)(370:370:756))
          (PORT ADR0 (508:508:961)(508:508:961))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_tickedCLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_uart_controller_instance_uart_receiver_instance_c_brg_31CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_31_uart_controller_instance_uart_receiver_instance_c_brg_31_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (32:51:51)(32:51:51))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_GND_6_o_Mux_18_o11_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (1377:1377:2399)(1377:1377:2399))
          (PORT ADR4 (204:204:448)(204:204:448))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_ticked_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (357:357:772)(357:357:772))
          (PORT ADR2 (1377:1377:2399)(1377:1377:2399))
          (PORT ADR4 (204:204:448)(204:204:448))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_ticked)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I ( 0 )( 0 ))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge SET) (posedge CLK) (20:62:62)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_brg_31_glue_rst)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (371:371:721)(371:371:721))
          (PORT ADR5 (1237:1237:2181)(1237:1237:2181))
          (PORT ADR2 (291:291:596)(291:291:596))
          (PORT ADR3 (252:252:534)(252:252:534))
          (PORT ADR4 (321:321:710)(321:321:710))
          (PORT ADR0 (669:669:1300)(669:669:1300))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_nextState_0_uart_controller_instance_uart_receiver_instance_nextState_0_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT1_cy1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL (610:610:1095)(610:610:1095))
          (IOPATH IA O (41:110:110)(41:110:110))
          (IOPATH IB O (40:84:84)(40:84:84))
          (IOPATH SEL O (59:90:90)(59:90:90))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT1_cy1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (606:606:1014)(606:606:1014))
          (PORT ADR0 (418:418:821)(418:418:821))
          (PORT ADR4 (588:588:1051)(588:588:1051))
          (PORT ADR1 (397:397:810)(397:397:810))
          (PORT ADR3 (322:322:701)(322:322:701))
          (PORT ADR5 (125:125:357)(125:125:357))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_nextState_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1132:1316:1972)(1132:1316:1972))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE N1_10_C6LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
          (IOPATH ADR5 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT21_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (242:242:543)(242:242:543))
          (PORT ADR3 (242:242:546)(242:242:546))
          (PORT ADR4 (507:507:864)(507:507:864))
          (PORT ADR2 (726:726:1288)(726:726:1288))
          (PORT ADR0 (458:458:918)(458:458:918))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT21_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (242:242:543)(242:242:543))
          (PORT ADR3 (242:242:546)(242:242:546))
          (PORT ADR4 (507:507:864)(507:507:864))
          (PORT ADR2 (726:726:1288)(726:726:1288))
          (PORT ADR0 (458:458:918)(458:458:918))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_nextState_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1122:1283:1939)(1122:1283:1939))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT22)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (343:343:729)(343:343:729))
          (PORT ADR1 (903:903:1499)(903:903:1499))
          (PORT ADR0 (383:383:805)(383:383:805))
          (PORT ADR4 (63:63:247)(63:63:247))
          (PORT ADR2 (257:257:572)(257:257:572))
          (PORT ADR5 (447:447:819)(447:447:819))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (723:917:1413)(723:917:1413))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1050:1050:1859)(1050:1050:1859))
          (PORT ADR1 (692:692:1289)(692:692:1289))
          (PORT ADR2 (494:494:910)(494:494:910))
          (PORT ADR5 (31:31:160)(31:31:160))
          (PORT ADR4 (842:842:1531)(842:842:1531))
          (PORT ADR3 (616:616:1073)(616:616:1073))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (724:908:1404)(724:908:1404))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (255:255:528)(255:255:528))
          (PORT ADR3 (398:398:801)(398:398:801))
          (PORT ADR4 (381:381:747)(381:381:747))
          (PORT ADR0 (360:360:741)(360:360:741))
          (PORT ADR5 (914:914:1640)(914:914:1640))
          (PORT ADR2 (679:679:1142)(679:679:1142))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (762:897:1393)(762:897:1393))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (368:368:745)(368:368:745))
          (PORT ADR4 (612:612:1132)(612:612:1132))
          (PORT ADR3 (435:435:843)(435:435:843))
          (PORT ADR2 (313:313:641)(313:313:641))
          (PORT ADR0 (1146:1146:2031)(1146:1146:2031))
          (PORT ADR5 (528:528:907)(528:528:907))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (714:875:1371)(714:875:1371))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_shift_reg_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (255:255:529)(255:255:529))
          (PORT ADR0 (819:819:1487)(819:819:1487))
          (PORT ADR3 (429:429:843)(429:429:843))
          (PORT ADR4 (205:205:462)(205:205:462))
          (PORT ADR2 (1046:1046:1855)(1046:1046:1855))
          (PORT ADR5 (528:528:907)(528:528:907))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_transmitter_instance_reg_rst)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge SET) (posedge CLK) (22:41:41)(-20))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE reg_rst_inv1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (529:529:975)(529:529:975))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_3)
      (DELAY
        (ABSOLUTE
          (PORT CE (1980:2139:3387)(1980:2139:3387))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_3_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (533:533:995)(533:533:995))
          (PORT ADR1 (248:248:546)(248:248:546))
          (PORT ADR4 (56:56:251)(56:56:251))
          (PORT ADR5 (54:54:183)(54:54:183))
          (PORT ADR2 (263:263:573)(263:263:573))
          (PORT ADR3 (547:547:978)(547:547:978))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW7)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (267:267:536)(267:267:536))
          (PORT ADR2 (431:431:810)(431:431:810))
          (PORT ADR5 (561:561:1009)(561:561:1009))
          (PORT ADR3 (796:796:1488)(796:796:1488))
          (PORT ADR0 (362:362:842)(362:362:842))
          (PORT ADR4 (168:168:440)(168:168:440))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_2)
      (DELAY
        (ABSOLUTE
          (PORT CE (1982:2119:3367)(1982:2119:3367))
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_2_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (313:313:644)(313:313:644))
          (PORT ADR1 (230:230:543)(230:230:543))
          (PORT ADR3 (182:182:421)(182:182:421))
          (PORT ADR0 (387:387:766)(387:387:766))
          (PORT ADR5 (142:142:374)(142:142:374))
          (PORT ADR4 (513:513:929)(513:513:929))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW5)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (125:125:357)(125:125:357))
          (PORT ADR3 (226:226:504)(226:226:504))
          (PORT ADR0 (416:416:777)(416:416:777))
          (PORT ADR2 (690:690:1216)(690:690:1216))
          (PORT ADR4 (731:731:1313)(731:731:1313))
          (PORT ADR1 (269:269:529)(269:269:529))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE tx_616)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (2309:2503:4079)(2309:2503:4079))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:207:207)(60:188:188))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:207:207)(60:188:188))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_rx_done)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SRST (858:1052:1634)(858:1052:1634))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(negedge SRST) (posedge CLK) (55:260:260)(67:182:182))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1550:1744:2689)(1550:1744:2689))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1551:1735:2680)(1551:1735:2680))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1589:1724:2669)(1589:1724:2669))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE s_dr_out_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT RST (1541:1702:2647)(1541:1702:2647))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (85:183:183)(85:183:183))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_currentState_1_uart_controller_instance_uart_receiver_instance_currentState_1_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_currentState_1_uart_controller_instance_uart_receiver_instance_currentState_1_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_currentState_1_uart_controller_instance_uart_receiver_instance_currentState_1_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_currentState_1_uart_controller_instance_uart_receiver_instance_currentState_1_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (54:84:84)(54:84:84))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_currentState_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (792:933:1464)(792:933:1464))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_s3_lut_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (240:240:508)(240:240:508))
          (PORT ADR5 (151:151:366)(151:151:366))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_currentState_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK (64:144:144)(64:144:144))
          (PORT I (56:107:107)(56:107:107))
          (PORT RST (805:947:1478)(805:947:1478))
          (IOPATH CLK O (136:332:332)(136:332:332))
          (IOPATH RST O (95:184:184)(95:184:184))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (475))
        (SETUPHOLD(posedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(negedge I) (posedge CLK) (100:143:143)(-60:50:50))
        (SETUPHOLD(posedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (SETUPHOLD(negedge CE) (posedge CLK) (17:42:42)(-15:518:518))
        (RECREM(negedge RST) (posedge CLK) (10:29:29)(-10))
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_s3_xor_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT CYINIT (495:495:954)(495:495:954))
          (PORT DI[0] (25:40:40)(25:40:40))
          (PORT DI[1] (12:29:29)(12:29:29))
          (PORT DI[2] (16:25:25)(16:25:25))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] (121:218:218)(121:218:218))
          (IOPATH CYINIT CO[1] (141:315:315)(141:315:315))
          (IOPATH CYINIT CO[2] (166:326:326)(166:326:326))
          (IOPATH CYINIT CO[3] (140:259:259)(140:259:259))
          (IOPATH CYINIT O[0] (92:210:210)(92:210:210))
          (IOPATH CYINIT O[1] (138:319:319)(138:319:319))
          (IOPATH CYINIT O[2] (153:322:322)(153:322:322))
          (IOPATH CYINIT O[3] (170:408:408)(170:408:408))
          (IOPATH DI[0] CO[0] (48:107:107)(48:107:107))
          (IOPATH DI[0] CO[1] (108:232:232)(108:232:232))
          (IOPATH DI[0] CO[2] (132:319:319)(132:319:319))
          (IOPATH DI[0] CO[3] (107:241:241)(107:241:241))
          (IOPATH DI[0] O[1] (73:186:186)(73:186:186))
          (IOPATH DI[0] O[2] (121:286:286)(121:286:286))
          (IOPATH DI[0] O[3] (137:331:331)(137:331:331))
          (IOPATH DI[1] CO[1] (84:170:170)(84:170:170))
          (IOPATH DI[1] CO[2] (114:239:239)(114:239:239))
          (IOPATH DI[1] CO[3] (89:168:168)(89:168:168))
          (IOPATH DI[1] O[2] (103:227:227)(103:227:227))
          (IOPATH DI[1] O[3] (118:255:255)(118:255:255))
          (IOPATH DI[2] CO[2] (90:144:144)(90:144:144))
          (IOPATH DI[2] CO[3] (46:109:109)(46:109:109))
          (IOPATH DI[2] O[3] (78:172:172)(78:172:172))
          (IOPATH S[0] CO[0] (59:137:137)(59:137:137))
          (IOPATH S[0] CO[1] (124:246:246)(124:246:246))
          (IOPATH S[0] CO[2] (148:307:307)(148:307:307))
          (IOPATH S[0] CO[3] (123:237:237)(123:237:237))
          (IOPATH S[0] O[0] (48:130:130)(48:130:130))
          (IOPATH S[0] O[1] (71:200:200)(71:200:200))
          (IOPATH S[0] O[2] (127:317:317)(127:317:317))
          (IOPATH S[0] O[3] (162:348:348)(162:348:348))
          (IOPATH S[1] CO[1] (110:210:210)(110:210:210))
          (IOPATH S[1] CO[2] (141:282:282)(141:282:282))
          (IOPATH S[1] CO[3] (117:213:213)(117:213:213))
          (IOPATH S[1] O[1] (44:109:109)(44:109:109))
          (IOPATH S[1] O[2] (121:294:294)(121:294:294))
          (IOPATH S[1] O[3] (156:325:325)(156:325:325))
          (IOPATH S[2] CO[2] (45:122:122)(45:122:122))
          (IOPATH S[2] CO[3] (53:90:90)(53:90:90))
          (IOPATH S[2] O[2] (76:150:150)(76:150:150))
          (IOPATH S[2] O[3] (83:174:174)(83:174:174))
          (IOPATH S[3] CO[3] (39:55:55)(39:55:55))
          (IOPATH S[3] O[3] (47:127:127)(47:127:127))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_s3_lut_2_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (373:373:761)(373:373:761))
          (PORT ADR1 (279:279:548)(279:279:548))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_108_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_s3_lut_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (507:507:906)(507:507:906))
          (PORT ADR2 (209:209:454)(209:209:454))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (142:235:235)(142:235:235))
          (IOPATH ADR2 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_109_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mcount_c_s3_lut_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (538:538:963)(538:538:963))
          (PORT ADR1 (417:417:753)(417:417:753))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (142:235:235)(142:235:235))
          (IOPATH ADR1 O (142:235:235)(142:235:235))
          (IOPATH ADR5 O (142:235:235)(142:235:235))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_counter_10_110_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_tick_ticked_AND_9_o_uart_controller_instance_uart_receiver_instance_tick_ticked_AND_9_o_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (46:88:88)(46:88:88))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_tick_ticked_AND_9_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (296:296:703)(296:296:703))
          (PORT ADR1 (270:270:548)(270:270:548))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_brg_instance_s_tick_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (228:228:495)(228:228:495))
          (PORT ADR1 (270:270:548)(270:270:548))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_s_tick)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I ( 0 )( 0 ))
          (PORT SRST (969:1153:1771)(969:1153:1771))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_GND_9_o_counter_31_equal_2_o_31_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (221:221:566)(221:221:566))
          (PORT ADR1 (386:386:777)(386:386:777))
          (PORT ADR2 (275:275:605)(275:275:605))
          (PORT ADR5 (148:148:390)(148:148:390))
          (PORT ADR0 (485:485:969)(485:485:969))
          (PORT ADR4 (172:172:424)(172:172:424))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_1)
      (DELAY
        (ABSOLUTE
          (PORT CE (1794:1944:3183)(1794:1944:3183))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_1_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (543:543:982)(543:543:982))
          (PORT ADR1 (264:264:572)(264:264:572))
          (PORT ADR4 (68:68:239)(68:68:239))
          (PORT ADR3 (262:262:545)(262:262:545))
          (PORT ADR2 (702:702:1260)(702:702:1260))
          (PORT ADR0 (570:570:1366)(570:570:1366))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW3)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (470:470:842)(470:470:842))
          (PORT ADR2 (739:739:1261)(739:739:1261))
          (PORT ADR5 (469:469:824)(469:469:824))
          (PORT ADR0 (374:374:847)(374:374:847))
          (PORT ADR3 (583:583:1004)(583:583:1004))
          (PORT ADR1 (269:269:542)(269:269:542))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_0)
      (DELAY
        (ABSOLUTE
          (PORT CE (1800:1931:3170)(1800:1931:3170))
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (RECREM(negedge RST) (posedge CLK) (5:11:11)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_c_s3_0_dpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (696:696:1258)(696:696:1258))
          (PORT ADR0 (414:414:913)(414:414:913))
          (PORT ADR3 (168:168:435)(168:168:435))
          (PORT ADR4 (91:91:247)(91:91:247))
          (PORT ADR5 (562:562:1042)(562:562:1042))
          (PORT ADR1 (474:474:994)(474:474:994))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (509:509:929)(509:509:929))
          (PORT ADR5 (588:588:1026)(588:588:1026))
          (PORT ADR2 (601:601:1039)(601:601:1039))
          (PORT ADR0 (422:422:802)(422:422:802))
          (PORT ADR4 (514:514:921)(514:514:921))
          (PORT ADR1 (274:274:548)(274:274:548))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rx_uart_controller_instance_uart_receiver_instance_reg_rx_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (48:92:92)(48:92:92))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (644:644:1170)(644:644:1170))
          (PORT ADR0 (900:900:1623)(900:900:1623))
          (PORT ADR2 (285:285:593)(285:285:593))
          (PORT ADR1 (274:274:583)(274:274:583))
          (PORT ADR4 (76:76:247)(76:76:247))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR1 O (156:254:254)(156:254:254))
          (IOPATH ADR4 O (156:254:254)(156:254:254))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT21_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (644:644:1170)(644:644:1170))
          (PORT ADR0 (900:900:1623)(900:900:1623))
          (PORT ADR2 (285:285:593)(285:285:593))
          (PORT ADR1 (274:274:583)(274:274:583))
          (PORT ADR4 (76:76:247)(76:76:247))
          (IOPATH ADR3 O (143:234:234)(143:234:234))
          (IOPATH ADR0 O (143:234:234)(143:234:234))
          (IOPATH ADR2 O (143:234:234)(143:234:234))
          (IOPATH ADR1 O (143:234:234)(143:234:234))
          (IOPATH ADR4 O (143:234:234)(143:234:234))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rx)
      (DELAY
        (ABSOLUTE
          (PORT CLK (98:193:193)(98:193:193))
          (PORT I (53:119:119)(53:119:119))
          (PORT SSET (1138:1322:1961)(1138:1322:1961))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(negedge I) (posedge CLK) (100:148:148)(-92:-91:-91))
        (SETUPHOLD(posedge SSET) (posedge CLK) (100:207:207)(60:188:188))
        (SETUPHOLD(negedge SSET) (posedge CLK) (100:207:207)(60:188:188))
        (SETUPHOLD(posedge CE) (posedge CLK) (30:72:72)(230:541:541))
        (SETUPHOLD(negedge CE) (posedge CLK) (30:72:72)(230:541:541))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_GND_6_o_c_s3_31_equal_9_o_31_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (577:577:1040)(577:577:1040))
          (PORT ADR3 (691:691:1220)(691:691:1220))
          (PORT ADR2 (437:437:847)(437:437:847))
          (PORT ADR0 (379:379:760)(379:379:760))
          (IOPATH ADR5 O (156:254:254)(156:254:254))
          (IOPATH ADR3 O (156:254:254)(156:254:254))
          (IOPATH ADR2 O (156:254:254)(156:254:254))
          (IOPATH ADR0 O (156:254:254)(156:254:254))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE reg_rst)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE reg_rx)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT SSET (2675:2822:4603)(2675:2822:4603))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge SSET) (posedge CLK) (51:99:99)(120:315:315))
        (SETUPHOLD(negedge SSET) (posedge CLK) (51:99:99)(120:315:315))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_counter_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT SRST (1095:1296:2010)(1095:1296:2010))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_Mmux_counter_31_GND_9_o_mux_2_OUT291)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (495:495:1018)(495:495:1018))
          (PORT ADR0 (280:280:575)(280:280:575))
          (PORT ADR3 (127:127:332)(127:127:332))
          (PORT ADR4 (310:310:670)(310:310:670))
          (PORT ADR5 (41:41:187)(41:41:187))
          (PORT ADR1 (265:265:547)(265:265:547))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_counter_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT SRST (1101:1266:1980)(1101:1266:1980))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_Mmux_counter_31_GND_9_o_mux_2_OUT271)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (75:75:245)(75:75:245))
          (PORT ADR2 (168:168:402)(168:168:402))
          (PORT ADR0 (267:267:564)(267:267:564))
          (PORT ADR1 (449:449:945)(449:449:945))
          (PORT ADR5 (309:309:687)(309:309:687))
          (PORT ADR3 (104:104:339)(104:104:339))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_GND_9_o_counter_31_equal_2_o_31_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 (119:119:351)(119:119:351))
          (PORT ADR4 (169:169:443)(169:169:443))
          (PORT ADR3 (207:207:560)(207:207:560))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE uart_controller_instance_brg_instance_counter_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (PORT SRST (1091:1238:1952)(1091:1238:1952))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(negedge SRST) (posedge CLK) (37:130:130)(290:325:325))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_brg_instance_Mmux_counter_31_GND_9_o_mux_2_OUT261)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (409:409:795)(409:409:795))
          (PORT ADR5 (41:41:187)(41:41:187))
          (PORT ADR1 (415:415:791)(415:415:791))
          (PORT ADR3 (130:130:342)(130:130:342))
          (PORT ADR0 (273:273:581)(273:273:581))
          (PORT ADR4 (85:85:249)(85:85:249))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N15_N15_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 (704:704:1220)(704:704:1220))
          (PORT ADR4 (105:105:266)(105:105:266))
          (PORT ADR0 (663:663:1168)(663:663:1168))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_n0122_inv111_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (183:183:390)(183:183:390))
          (PORT ADR3 (518:518:927)(518:518:927))
          (PORT ADR1 (704:704:1220)(704:704:1220))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR3 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_cr_brg_uart_controller_instance_uart_receiver_instance_cr_brg_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (64:119:119)(64:119:119))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_reg_rst_cr_brg_OR_1_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 (181:181:410)(181:181:410))
          (PORT ADR2 (1364:1364:2396)(1364:1364:2396))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_GND_6_o_Mux_18_o11_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 (1477:1477:2559)(1477:1477:2559))
          (PORT ADR1 (431:431:925)(431:431:925))
          (PORT ADR4 (941:941:1722)(941:941:1722))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_GND_6_o_Mux_18_o11_SW2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 (521:521:1052)(521:521:1052))
          (PORT ADR0 (1477:1477:2559)(1477:1477:2559))
          (PORT ADR1 (431:431:925)(431:431:925))
          (PORT ADR4 (941:941:1722)(941:941:1722))
          (IOPATH ADR2 O (139:218:218)(139:218:218))
          (IOPATH ADR0 O (139:218:218)(139:218:218))
          (IOPATH ADR1 O (139:218:218)(139:218:218))
          (IOPATH ADR4 O (139:218:218)(139:218:218))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE uart_controller_instance_uart_receiver_instance_cr_brg)
      (DELAY
        (ABSOLUTE
          (PORT CLK (62:98:98)(62:98:98))
          (PORT I (43:68:68)(43:68:68))
          (IOPATH CLK O (136:332:332)(136:332:332))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (470))
        (SETUPHOLD(posedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(negedge I) (posedge CLK) (86:138:138)(-82:-80:-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (SETUPHOLD(negedge CE) (posedge CLK) (35:73:73)(-20:334:334))
        (RECREM(negedge RST) (posedge CLK) (-13)(13:17:17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE uart_controller_instance_uart_receiver_instance_cr_brg_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 (713:713:1224)(713:713:1224))
          (PORT ADR1 (385:385:747)(385:385:747))
          (PORT ADR4 (66:66:230)(66:66:230))
          (PORT ADR2 (152:152:358)(152:152:358))
          (PORT ADR5 (374:374:729)(374:374:729))
          (PORT ADR0 (497:497:977)(497:497:977))
          (IOPATH ADR3 O (156:259:259)(156:259:259))
          (IOPATH ADR1 O (156:259:259)(156:259:259))
          (IOPATH ADR4 O (156:259:259)(156:259:259))
          (IOPATH ADR2 O (156:259:259)(156:259:259))
          (IOPATH ADR5 O (156:259:259)(156:259:259))
          (IOPATH ADR0 O (156:259:259)(156:259:259))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_reg_rx_done_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (670:670:1714)(670:670:1714))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_clk_BUFGP_BUFG_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (233:233:967)(233:233:967))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_Mmux_currentState_1_nextState_1_wide_mux_19_OUT1_cy_DI_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (448:448:825)(448:448:825))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_nextState_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (671:671:1715)(671:671:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (671:671:1715)(671:671:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (671:671:1715)(671:671:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (671:671:1715)(671:671:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (702:702:1746)(702:702:1746))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (702:702:1746)(702:702:1746))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (702:702:1746)(702:702:1746))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (702:702:1746)(702:702:1746))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_Mcompar_c_brg_31_GND_6_o_LessThan_10_o_cy_6_DI_2_Q)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (379:379:736)(379:379:736))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_counter_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (679:679:1723)(679:679:1723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_counter_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (679:679:1723)(679:679:1723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_counter_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (679:679:1723)(679:679:1723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_counter_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_27_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_26_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_25_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_24_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_tx_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (671:671:1715)(671:671:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_31_C_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_31_C_31_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (87:87:262)(87:87:262))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_nextState_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_currentState_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_currentState_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (492:492:974)(492:492:974))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_currentState_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_currentState_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (756:756:1215)(756:756:1215))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_cr_brg_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_31_LD_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (812:812:1477)(812:812:1477))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_31_P_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_23_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_22_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_21_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_20_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_30_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (667:667:1711)(667:667:1711))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_29_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (667:667:1711)(667:667:1711))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_28_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (667:667:1711)(667:667:1711))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_11_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_10_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_9_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_8_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (679:679:1723)(679:679:1723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (679:679:1723)(679:679:1723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (679:679:1723)(679:679:1723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (679:679:1723)(679:679:1723))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_tx_OBUF_I)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (2059:2059:3965)(2059:2059:3965))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1724)(680:680:1724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1724)(680:680:1724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1724)(680:680:1724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (680:680:1724)(680:680:1724))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_15_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_14_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_13_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_12_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_19_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_18_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_17_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_conv_16_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_echo_device_instance_w_start_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_echo_device_instance_w_start_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (444:444:921)(444:444:921))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_echo_device_instance_reg_w_start_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_echo_device_instance_nextState_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_echo_device_instance_currentState_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_echo_device_instance_currentState_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (371:371:716)(371:371:716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (672:672:1716)(672:672:1716))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_c_brg_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (676:676:1720)(676:676:1720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (567:567:1044)(567:567:1044))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (137:137:555)(137:137:555))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (289:289:726)(289:289:726))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (453:453:934)(453:453:934))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_d_in_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_ticked_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (676:676:1720)(676:676:1720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_shift_reg_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_tx_done_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_tx_start_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (674:674:1718)(674:674:1718))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_tx_start_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (299:299:695)(299:299:695))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_3_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (271:271:567)(271:271:567))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_2_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (488:488:955)(488:488:955))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (270:270:567)(270:270:567))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (484:484:939)(484:484:939))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_ticked_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_brg_31_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_nextState_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_nextState_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (673:673:1717)(673:673:1717))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1708)(664:664:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1708)(664:664:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1708)(664:664:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_shift_reg_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1708)(664:664:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_rst_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (690:690:1734)(690:690:1734))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_transmitter_instance_reg_rst_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (605:605:1094)(605:605:1094))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_s3_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_s3_2_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (669:669:1713)(669:669:1713))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_tx_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (676:676:1720)(676:676:1720))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_tx_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1513:1513:2775)(1513:1513:2775))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_rx_done_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (664:664:1708)(664:664:1708))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_rx_done_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (633:633:1110)(633:633:1110))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_7_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_7_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (228:228:498)(228:228:498))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_6_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (230:230:501)(230:230:501))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_5_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_5_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (234:234:507)(234:234:507))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (666:666:1710)(666:666:1710))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_s_dr_out_4_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (231:231:502)(231:231:502))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_currentState_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (671:671:1715)(671:671:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_currentState_1_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (480:480:840)(480:480:840))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_currentState_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (671:671:1715)(671:671:1715))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_currentState_0_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (396:396:689)(396:396:689))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_s_tick_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_s3_1_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_c_s3_0_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (675:675:1719)(675:675:1719))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_reg_rx_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_reg_rx_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (792:792:1603)(792:792:1603))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_reg_rst_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (703:703:1747)(703:703:1747))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_reg_rst_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1647:1647:3572)(1647:1647:3572))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_reg_rx_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (677:677:1721)(677:677:1721))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_reg_rx_IN)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (1639:1639:3416)(1639:1639:3416))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_counter_6_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_counter_4_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_brg_instance_counter_3_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (678:678:1722)(678:678:1722))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE NlwBufferBlock_uart_controller_instance_uart_receiver_instance_cr_brg_CLK)
      (DELAY
        (ABSOLUTE
          (IOPATH I O (668:668:1712)(668:668:1712))
        )
      )
  )
)
