<MODULE>
sensor_test
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,0064,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,0159,NO
</SEGMENTS>

<LOCALS>
L002004?,R_CSEG,0029,0000
L002001?,R_CSEG,001E,0000
L003007?,R_CSEG,0083,0000
L003004?,R_CSEG,0073,0000
L003001?,R_CSEG,0078,0000
L004009?,R_CSEG,00C1,0000
L004007?,R_CSEG,00BA,0000
L004005?,R_CSEG,008F,0000
L004001?,R_CSEG,0098,0000
L005008?,R_CSEG,00CA,0000
L005001?,R_CSEG,00C5,0000
L007002?,R_CSEG,0157,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,0041,0000
__str_3,R_CONST,004F,0000
__str_4,R_CONST,005B,0000
L004018?,R_CSEG,009B,0000
</LOCALS>

<PUBLICS>
_main,R_CSEG,0109,0000
_SPIWrite,R_CSEG,00C2,0000
__c51_external_startup,R_CSEG,0000,0000
_GetADC,R_CSEG,00CB,0000
_Timer3us,R_CSEG,005D,0000
_waitms,R_CSEG,0087,0000
</PUBLICS>

<EXTERNALS>
_printf,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
75 A7 00
75 97 DE
75 97 AD
75 FF 80
75 EF 06
75 A7 10
75 C1 20
75 A7 00
75 A9 00
75 A9 00
E5 A9
30 E7 rel3(L002001?;)
75 A9 03
75 A9 03
E5 A9
30 E7 rel3(L002004?;)
43 A4 E0
43 A5 01
75 E1 03
75 E2 00
75 E3 40
75 98 10
75 8D E6
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
75 A2 23
75 A1 40
75 F8 01
75 82 00
22
AA 82
43 8E 40
75 92 B8
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L003007?;)
E5 91
30 E7 rel3(L003001?;)
53 91 7F
0B
80 rel2(L003004?;)
75 91 00
22
AA 82
AB 83
7C 00
7D 00
C3
EC
9A
ED
9B
50 rel2(L004009?;)
7E 00
BE 04 rel3(L004018?;)
50 rel2(L004007?;)
75 82 FA
C0 02
C0 03
C0 04
C0 05
C0 06
12 addr16(_Timer3us;)  
D0 06
D0 05
D0 04
D0 03
D0 02
0E
80 rel2(L004001?;)
0C
BC 00 rel3(L004005?;)
0D
80 rel2(L004005?;)
22
85 82 A3
10 FF rel3(L005008?;)
80 rel2(L005001?;)
22
AA 82
75 82 01
C0 02
12 addr16(_SPIWrite;)  
D0 02
E5 A3
EA
C4
54 F0
FA
74 80
4A
F5 82
12 addr16(_SPIWrite;)  
74 03
55 A3
FB
7A 00
75 82 55
C0 02
C0 03
12 addr16(_SPIWrite;)  
D0 03
D0 02
AC A3
7D 00
EC
2A
FA
ED
3B
8A 82
F5 83
22
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F4
F5 81
80 rel2(L007002?;)
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
45 46 4D 38 4C 42 31 20 53 50 49 2F 42 4D 4D 31 35
30 20 74 65 73 74 20 70 72 6F 67 72 61 6D 
0A
46 69 6C 65 3A 20 25 73 
0A
43 6F 6D 70 69 6C 65 64 3A 20 25 73 2C 20 25 73 
0A
0A
00
73 65 6E 73 6F 72 5F 74 65 73 74 2E 63 
00
4D 61 72 20 32 31 20 32 30 32 35 
00
31 37 3A 32 36 3A 33 35 
00
</CODE>

<CODE AT 0003>
</CODE>
