

================================================================
== Vivado HLS Report for 'Layer_norm'
================================================================
* Date:           Thu Aug 31 04:11:04 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   452093|   452093| 4.521 ms | 4.521 ms |  452093|  452093|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2          |       12|       12|         1|          -|          -|    12|    no    |
        |- l_sum_i12       |   110616|   110616|      9218|          -|          -|    12|    no    |
        | + l_j12          |     9216|     9216|        12|          -|          -|   768|    no    |
        |- l_mean_var_i13  |      324|      324|        27|          -|          -|    12|    no    |
        |- l_norm_i14      |   341124|   341124|     28427|          -|          -|    12|    no    |
        | + l_j13          |    28416|    28416|        37|          -|          -|   768|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 90
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 17 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 44 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 17 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 44 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 54 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mean = alloca [12 x float], align 16" [kernel.cpp:249]   --->   Operation 91 'alloca' 'mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mean2 = alloca [12 x float], align 16" [kernel.cpp:253]   --->   Operation 92 'alloca' 'mean2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%var = alloca [12 x float], align 16" [kernel.cpp:257]   --->   Operation 93 'alloca' 'var' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 94 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:250]   --->   Operation 94 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%v140_0 = phi i4 [ 0, %0 ], [ %v140, %2 ]"   --->   Operation 95 'phi' 'v140_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln250 = icmp eq i4 %v140_0, -4" [kernel.cpp:250]   --->   Operation 96 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 97 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.73ns)   --->   "%v140 = add i4 %v140_0, 1" [kernel.cpp:250]   --->   Operation 98 'add' 'v140' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln250, label %.preheader12.preheader, label %2" [kernel.cpp:250]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i4 %v140_0 to i64" [kernel.cpp:251]   --->   Operation 100 'zext' 'zext_ln251' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln251" [kernel.cpp:251]   --->   Operation 101 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean_addr, align 4" [kernel.cpp:251]   --->   Operation 102 'store' <Predicate = (!icmp_ln250)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:250]   --->   Operation 103 'br' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader12" [kernel.cpp:254]   --->   Operation 104 'br' <Predicate = (icmp_ln250)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%v142_0 = phi i4 [ %v142, %3 ], [ 0, %.preheader12.preheader ]"   --->   Operation 105 'phi' 'v142_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.30ns)   --->   "%icmp_ln254 = icmp eq i4 %v142_0, -4" [kernel.cpp:254]   --->   Operation 106 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_419 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 107 'speclooptripcount' 'empty_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.73ns)   --->   "%v142 = add i4 %v142_0, 1" [kernel.cpp:254]   --->   Operation 108 'add' 'v142' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln254, label %.preheader11.preheader, label %3" [kernel.cpp:254]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i4 %v142_0 to i64" [kernel.cpp:255]   --->   Operation 110 'zext' 'zext_ln255' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln255" [kernel.cpp:255]   --->   Operation 111 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean2_addr, align 4" [kernel.cpp:255]   --->   Operation 112 'store' <Predicate = (!icmp_ln254)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader12" [kernel.cpp:254]   --->   Operation 113 'br' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.76ns)   --->   "br label %.preheader11" [kernel.cpp:258]   --->   Operation 114 'br' <Predicate = (icmp_ln254)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%i12_0 = phi i4 [ %i12, %l_sum_i12_end ], [ 0, %.preheader11.preheader ]"   --->   Operation 115 'phi' 'i12_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.30ns)   --->   "%icmp_ln258 = icmp eq i4 %i12_0, -4" [kernel.cpp:258]   --->   Operation 116 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%empty_420 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 117 'speclooptripcount' 'empty_420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.73ns)   --->   "%i12 = add i4 %i12_0, 1" [kernel.cpp:258]   --->   Operation 118 'add' 'i12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln258, label %.preheader10.preheader, label %l_sum_i12_begin" [kernel.cpp:258]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str29) nounwind" [kernel.cpp:258]   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str29)" [kernel.cpp:258]   --->   Operation 121 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i4 %i12_0 to i64" [kernel.cpp:260]   --->   Operation 122 'zext' 'zext_ln260' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_62 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i12_0, i10 0)" [kernel.cpp:260]   --->   Operation 123 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i14 %tmp_62 to i15" [kernel.cpp:260]   --->   Operation 124 'zext' 'zext_ln260_1' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_63 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i12_0, i8 0)" [kernel.cpp:260]   --->   Operation 125 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i12 %tmp_63 to i15" [kernel.cpp:260]   --->   Operation 126 'zext' 'zext_ln260_2' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.81ns)   --->   "%sub_ln260 = sub i15 %zext_ln260_1, %zext_ln260_2" [kernel.cpp:260]   --->   Operation 127 'sub' 'sub_ln260' <Predicate = (!icmp_ln258)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%mean_addr_1 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln260" [kernel.cpp:261]   --->   Operation 128 'getelementptr' 'mean_addr_1' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%mean2_addr_1 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln260" [kernel.cpp:266]   --->   Operation 129 'getelementptr' 'mean2_addr_1' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:259]   --->   Operation 130 'br' <Predicate = (!icmp_ln258)> <Delay = 1.76>
ST_4 : Operation 131 [1/1] (1.76ns)   --->   "br label %.preheader10" [kernel.cpp:271]   --->   Operation 131 'br' <Predicate = (icmp_ln258)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%j12_0 = phi i10 [ 0, %l_sum_i12_begin ], [ %j12, %5 ]"   --->   Operation 132 'phi' 'j12_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.77ns)   --->   "%icmp_ln259 = icmp eq i10 %j12_0, -256" [kernel.cpp:259]   --->   Operation 133 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%empty_421 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 134 'speclooptripcount' 'empty_421' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.73ns)   --->   "%j12 = add i10 %j12_0, 1" [kernel.cpp:259]   --->   Operation 135 'add' 'j12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln259, label %l_sum_i12_end, label %5" [kernel.cpp:259]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln260_3 = zext i10 %j12_0 to i15" [kernel.cpp:260]   --->   Operation 137 'zext' 'zext_ln260_3' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.94ns)   --->   "%add_ln260 = add i15 %sub_ln260, %zext_ln260_3" [kernel.cpp:260]   --->   Operation 138 'add' 'add_ln260' <Predicate = (!icmp_ln259)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i15 %add_ln260 to i64" [kernel.cpp:260]   --->   Operation 139 'sext' 'sext_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%v135_addr = getelementptr [9216 x float]* %v135, i64 0, i64 %sext_ln260" [kernel.cpp:260]   --->   Operation 140 'getelementptr' 'v135_addr' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (3.25ns)   --->   "%v146 = load float* %v135_addr, align 4" [kernel.cpp:260]   --->   Operation 141 'load' 'v146' <Predicate = (!icmp_ln259)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 142 [2/2] (2.32ns)   --->   "%v147 = load float* %mean_addr_1, align 4" [kernel.cpp:261]   --->   Operation 142 'load' 'v147' <Predicate = (!icmp_ln259)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%empty_422 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str29, i32 %tmp_4)" [kernel.cpp:270]   --->   Operation 143 'specregionend' 'empty_422' <Predicate = (icmp_ln259)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br label %.preheader11" [kernel.cpp:258]   --->   Operation 144 'br' <Predicate = (icmp_ln259)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 145 [1/2] (3.25ns)   --->   "%v146 = load float* %v135_addr, align 4" [kernel.cpp:260]   --->   Operation 145 'load' 'v146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_6 : Operation 146 [1/2] (2.32ns)   --->   "%v147 = load float* %mean_addr_1, align 4" [kernel.cpp:261]   --->   Operation 146 'load' 'v147' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 147 [5/5] (7.25ns)   --->   "%v148 = fadd float %v147, %v146" [kernel.cpp:262]   --->   Operation 147 'fadd' 'v148' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [4/4] (5.70ns)   --->   "%v150 = fmul float %v146, %v146" [kernel.cpp:265]   --->   Operation 148 'fmul' 'v150' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 149 [4/5] (7.25ns)   --->   "%v148 = fadd float %v147, %v146" [kernel.cpp:262]   --->   Operation 149 'fadd' 'v148' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [3/4] (5.70ns)   --->   "%v150 = fmul float %v146, %v146" [kernel.cpp:265]   --->   Operation 150 'fmul' 'v150' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 151 [3/5] (7.25ns)   --->   "%v148 = fadd float %v147, %v146" [kernel.cpp:262]   --->   Operation 151 'fadd' 'v148' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [2/4] (5.70ns)   --->   "%v150 = fmul float %v146, %v146" [kernel.cpp:265]   --->   Operation 152 'fmul' 'v150' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [2/2] (2.32ns)   --->   "%v151 = load float* %mean2_addr_1, align 4" [kernel.cpp:266]   --->   Operation 153 'load' 'v151' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 154 [2/5] (7.25ns)   --->   "%v148 = fadd float %v147, %v146" [kernel.cpp:262]   --->   Operation 154 'fadd' 'v148' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/4] (5.70ns)   --->   "%v150 = fmul float %v146, %v146" [kernel.cpp:265]   --->   Operation 155 'fmul' 'v150' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/2] (2.32ns)   --->   "%v151 = load float* %mean2_addr_1, align 4" [kernel.cpp:266]   --->   Operation 156 'load' 'v151' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 157 [1/5] (7.25ns)   --->   "%v148 = fadd float %v147, %v146" [kernel.cpp:262]   --->   Operation 157 'fadd' 'v148' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [5/5] (7.25ns)   --->   "%v152 = fadd float %v151, %v150" [kernel.cpp:267]   --->   Operation 158 'fadd' 'v152' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 159 [1/1] (2.32ns)   --->   "store float %v148, float* %mean_addr_1, align 4" [kernel.cpp:263]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_12 : Operation 160 [4/5] (7.25ns)   --->   "%v152 = fadd float %v151, %v150" [kernel.cpp:267]   --->   Operation 160 'fadd' 'v152' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 161 [3/5] (7.25ns)   --->   "%v152 = fadd float %v151, %v150" [kernel.cpp:267]   --->   Operation 161 'fadd' 'v152' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 162 [2/5] (7.25ns)   --->   "%v152 = fadd float %v151, %v150" [kernel.cpp:267]   --->   Operation 162 'fadd' 'v152' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 163 [1/5] (7.25ns)   --->   "%v152 = fadd float %v151, %v150" [kernel.cpp:267]   --->   Operation 163 'fadd' 'v152' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str30) nounwind" [kernel.cpp:259]   --->   Operation 164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (2.32ns)   --->   "store float %v152, float* %mean2_addr_1, align 4" [kernel.cpp:268]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:259]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 2.32>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%i13_0 = phi i4 [ %i13, %6 ], [ 0, %.preheader10.preheader ]"   --->   Operation 167 'phi' 'i13_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (1.30ns)   --->   "%icmp_ln271 = icmp eq i4 %i13_0, -4" [kernel.cpp:271]   --->   Operation 168 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 169 'speclooptripcount' 'empty_423' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (1.73ns)   --->   "%i13 = add i4 %i13_0, 1" [kernel.cpp:271]   --->   Operation 170 'add' 'i13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln271, label %.preheader.preheader, label %6" [kernel.cpp:271]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i4 %i13_0 to i64" [kernel.cpp:272]   --->   Operation 172 'zext' 'zext_ln272' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln272" [kernel.cpp:272]   --->   Operation 173 'getelementptr' 'mean_addr_2' <Predicate = (!icmp_ln271)> <Delay = 0.00>
ST_17 : Operation 174 [2/2] (2.32ns)   --->   "%v154 = load float* %mean_addr_2, align 4" [kernel.cpp:273]   --->   Operation 174 'load' 'v154' <Predicate = (!icmp_ln271)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_17 : Operation 175 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:284]   --->   Operation 175 'br' <Predicate = (icmp_ln271)> <Delay = 1.76>

State 18 <SV = 5> <Delay = 8.39>
ST_18 : Operation 176 [1/2] (2.32ns)   --->   "%v154 = load float* %mean_addr_2, align 4" [kernel.cpp:273]   --->   Operation 176 'load' 'v154' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_18 : Operation 177 [16/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 177 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 6.07>
ST_19 : Operation 178 [15/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 178 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 6.07>
ST_20 : Operation 179 [14/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 179 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 6.07>
ST_21 : Operation 180 [13/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 180 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%mean2_addr_2 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln272" [kernel.cpp:275]   --->   Operation 181 'getelementptr' 'mean2_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [2/2] (2.32ns)   --->   "%v156 = load float* %mean2_addr_2, align 4" [kernel.cpp:276]   --->   Operation 182 'load' 'v156' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 22 <SV = 9> <Delay = 8.39>
ST_22 : Operation 183 [12/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 183 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/2] (2.32ns)   --->   "%v156 = load float* %mean2_addr_2, align 4" [kernel.cpp:276]   --->   Operation 184 'load' 'v156' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_22 : Operation 185 [16/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 185 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 6.07>
ST_23 : Operation 186 [11/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 186 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [15/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 187 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 6.07>
ST_24 : Operation 188 [10/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 188 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [14/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 189 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 6.07>
ST_25 : Operation 190 [9/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 190 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 191 [13/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 191 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 6.07>
ST_26 : Operation 192 [8/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 192 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 193 [12/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 193 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 6.07>
ST_27 : Operation 194 [7/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 194 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 195 [11/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 195 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 6.07>
ST_28 : Operation 196 [6/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 196 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [10/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 197 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 6.07>
ST_29 : Operation 198 [5/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 198 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [9/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 199 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 6.07>
ST_30 : Operation 200 [4/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 200 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [8/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 201 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 6.07>
ST_31 : Operation 202 [3/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 202 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 203 [7/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 203 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 6.07>
ST_32 : Operation 204 [2/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 204 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 205 [6/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 205 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 8.39>
ST_33 : Operation 206 [1/16] (6.07ns)   --->   "%v155 = fdiv float %v154, 7.680000e+02" [kernel.cpp:273]   --->   Operation 206 'fdiv' 'v155' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 207 [1/1] (2.32ns)   --->   "store float %v155, float* %mean_addr_2, align 4" [kernel.cpp:274]   --->   Operation 207 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_33 : Operation 208 [5/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 208 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 6.07>
ST_34 : Operation 209 [4/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 209 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 210 [4/4] (5.70ns)   --->   "%v160 = fmul float %v155, %v155" [kernel.cpp:280]   --->   Operation 210 'fmul' 'v160' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 22> <Delay = 6.07>
ST_35 : Operation 211 [3/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 211 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 212 [3/4] (5.70ns)   --->   "%v160 = fmul float %v155, %v155" [kernel.cpp:280]   --->   Operation 212 'fmul' 'v160' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 23> <Delay = 6.07>
ST_36 : Operation 213 [2/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 213 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 214 [2/4] (5.70ns)   --->   "%v160 = fmul float %v155, %v155" [kernel.cpp:280]   --->   Operation 214 'fmul' 'v160' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 8.39>
ST_37 : Operation 215 [1/16] (6.07ns)   --->   "%v157 = fdiv float %v156, 7.680000e+02" [kernel.cpp:276]   --->   Operation 215 'fdiv' 'v157' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 216 [1/1] (2.32ns)   --->   "store float %v157, float* %mean2_addr_2, align 4" [kernel.cpp:277]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_37 : Operation 217 [1/4] (5.70ns)   --->   "%v160 = fmul float %v155, %v155" [kernel.cpp:280]   --->   Operation 217 'fmul' 'v160' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 25> <Delay = 7.25>
ST_38 : Operation 218 [5/5] (7.25ns)   --->   "%v161 = fsub float %v157, %v160" [kernel.cpp:281]   --->   Operation 218 'fsub' 'v161' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 7.25>
ST_39 : Operation 219 [4/5] (7.25ns)   --->   "%v161 = fsub float %v157, %v160" [kernel.cpp:281]   --->   Operation 219 'fsub' 'v161' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 7.25>
ST_40 : Operation 220 [3/5] (7.25ns)   --->   "%v161 = fsub float %v157, %v160" [kernel.cpp:281]   --->   Operation 220 'fsub' 'v161' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 7.25>
ST_41 : Operation 221 [2/5] (7.25ns)   --->   "%v161 = fsub float %v157, %v160" [kernel.cpp:281]   --->   Operation 221 'fsub' 'v161' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 7.25>
ST_42 : Operation 222 [1/5] (7.25ns)   --->   "%v161 = fsub float %v157, %v160" [kernel.cpp:281]   --->   Operation 222 'fsub' 'v161' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 2.32>
ST_43 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind" [kernel.cpp:271]   --->   Operation 223 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 224 [1/1] (0.00ns)   --->   "%var_addr = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln272" [kernel.cpp:282]   --->   Operation 224 'getelementptr' 'var_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 225 [1/1] (2.32ns)   --->   "store float %v161, float* %var_addr, align 4" [kernel.cpp:282]   --->   Operation 225 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_43 : Operation 226 [1/1] (0.00ns)   --->   "br label %.preheader10" [kernel.cpp:271]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 5> <Delay = 2.32>
ST_44 : Operation 227 [1/1] (0.00ns)   --->   "%i14_0 = phi i4 [ %i14, %l_norm_i14_end ], [ 0, %.preheader.preheader ]"   --->   Operation 227 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 228 [1/1] (1.30ns)   --->   "%icmp_ln284 = icmp eq i4 %i14_0, -4" [kernel.cpp:284]   --->   Operation 228 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "%empty_424 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 229 'speclooptripcount' 'empty_424' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 230 [1/1] (1.73ns)   --->   "%i14 = add i4 %i14_0, 1" [kernel.cpp:284]   --->   Operation 230 'add' 'i14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln284, label %8, label %l_norm_i14_begin" [kernel.cpp:284]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i4 %i14_0 to i64" [kernel.cpp:287]   --->   Operation 232 'zext' 'zext_ln287' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_44 : Operation 233 [1/1] (0.00ns)   --->   "%mean_addr_3 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln287" [kernel.cpp:288]   --->   Operation 233 'getelementptr' 'mean_addr_3' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_44 : Operation 234 [2/2] (2.32ns)   --->   "%v166 = load float* %mean_addr_3, align 4" [kernel.cpp:288]   --->   Operation 234 'load' 'v166' <Predicate = (!icmp_ln284)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_44 : Operation 235 [1/1] (0.00ns)   --->   "%var_addr_1 = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln287" [kernel.cpp:291]   --->   Operation 235 'getelementptr' 'var_addr_1' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_44 : Operation 236 [2/2] (2.32ns)   --->   "%v169 = load float* %var_addr_1, align 4" [kernel.cpp:291]   --->   Operation 236 'load' 'v169' <Predicate = (!icmp_ln284)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_44 : Operation 237 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:301]   --->   Operation 237 'ret' <Predicate = (icmp_ln284)> <Delay = 0.00>

State 45 <SV = 6> <Delay = 6.75>
ST_45 : Operation 238 [1/2] (2.32ns)   --->   "%v166 = load float* %mean_addr_3, align 4" [kernel.cpp:288]   --->   Operation 238 'load' 'v166' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_45 : Operation 239 [1/2] (2.32ns)   --->   "%v169 = load float* %var_addr_1, align 4" [kernel.cpp:291]   --->   Operation 239 'load' 'v169' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_45 : Operation 240 [2/2] (4.43ns)   --->   "%tmp = fpext float %v169 to double" [kernel.cpp:292]   --->   Operation 240 'fpext' 'tmp' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 7> <Delay = 4.43>
ST_46 : Operation 241 [1/2] (4.43ns)   --->   "%tmp = fpext float %v169 to double" [kernel.cpp:292]   --->   Operation 241 'fpext' 'tmp' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 8> <Delay = 8.23>
ST_47 : Operation 242 [5/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:292]   --->   Operation 242 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 9> <Delay = 8.23>
ST_48 : Operation 243 [4/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:292]   --->   Operation 243 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 10> <Delay = 8.23>
ST_49 : Operation 244 [3/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:292]   --->   Operation 244 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 11> <Delay = 8.23>
ST_50 : Operation 245 [2/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:292]   --->   Operation 245 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 12> <Delay = 8.23>
ST_51 : Operation 246 [1/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:292]   --->   Operation 246 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 13> <Delay = 5.20>
ST_52 : Operation 247 [2/2] (5.20ns)   --->   "%v170 = fptrunc double %tmp_s to float" [kernel.cpp:292]   --->   Operation 247 'fptrunc' 'v170' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 14> <Delay = 5.20>
ST_53 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str32) nounwind" [kernel.cpp:284]   --->   Operation 248 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str32)" [kernel.cpp:284]   --->   Operation 249 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_64 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i14_0, i10 0)" [kernel.cpp:287]   --->   Operation 250 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i14 %tmp_64 to i15" [kernel.cpp:287]   --->   Operation 251 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_65 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i14_0, i8 0)" [kernel.cpp:287]   --->   Operation 252 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln287_2 = zext i12 %tmp_65 to i15" [kernel.cpp:287]   --->   Operation 253 'zext' 'zext_ln287_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 254 [1/1] (1.81ns)   --->   "%sub_ln287 = sub i15 %zext_ln287_1, %zext_ln287_2" [kernel.cpp:287]   --->   Operation 254 'sub' 'sub_ln287' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 255 [1/2] (5.20ns)   --->   "%v170 = fptrunc double %tmp_s to float" [kernel.cpp:292]   --->   Operation 255 'fptrunc' 'v170' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 256 [1/1] (1.76ns)   --->   "br label %7" [kernel.cpp:285]   --->   Operation 256 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 15> <Delay = 8.12>
ST_54 : Operation 257 [1/1] (0.00ns)   --->   "%j13_0 = phi i10 [ 0, %l_norm_i14_begin ], [ %j13, %_ifconv ]"   --->   Operation 257 'phi' 'j13_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 258 [1/1] (1.77ns)   --->   "%icmp_ln285 = icmp eq i10 %j13_0, -256" [kernel.cpp:285]   --->   Operation 258 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 259 [1/1] (0.00ns)   --->   "%empty_425 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 259 'speclooptripcount' 'empty_425' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 260 [1/1] (1.73ns)   --->   "%j13 = add i10 %j13_0, 1" [kernel.cpp:285]   --->   Operation 260 'add' 'j13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %icmp_ln285, label %l_norm_i14_end, label %_ifconv" [kernel.cpp:285]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 262 [12/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 262 'fsqrt' 'v171' <Predicate = (!icmp_ln285)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 263 [1/1] (0.00ns)   --->   "%empty_426 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str32, i32 %tmp_5)" [kernel.cpp:300]   --->   Operation 263 'specregionend' 'empty_426' <Predicate = (icmp_ln285)> <Delay = 0.00>
ST_54 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:284]   --->   Operation 264 'br' <Predicate = (icmp_ln285)> <Delay = 0.00>

State 55 <SV = 16> <Delay = 8.12>
ST_55 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln287_3 = zext i10 %j13_0 to i15" [kernel.cpp:287]   --->   Operation 265 'zext' 'zext_ln287_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 266 [1/1] (1.94ns)   --->   "%add_ln287 = add i15 %sub_ln287, %zext_ln287_3" [kernel.cpp:287]   --->   Operation 266 'add' 'add_ln287' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i15 %add_ln287 to i64" [kernel.cpp:287]   --->   Operation 267 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 268 [1/1] (0.00ns)   --->   "%v135_addr_1 = getelementptr [9216 x float]* %v135, i64 0, i64 %sext_ln287" [kernel.cpp:287]   --->   Operation 268 'getelementptr' 'v135_addr_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 269 [2/2] (3.25ns)   --->   "%v165 = load float* %v135_addr_1, align 4" [kernel.cpp:287]   --->   Operation 269 'load' 'v165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_55 : Operation 270 [11/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 270 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 17> <Delay = 8.12>
ST_56 : Operation 271 [1/2] (3.25ns)   --->   "%v165 = load float* %v135_addr_1, align 4" [kernel.cpp:287]   --->   Operation 271 'load' 'v165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_56 : Operation 272 [10/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 272 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 18> <Delay = 8.12>
ST_57 : Operation 273 [5/5] (7.25ns)   --->   "%v167 = fsub float %v165, %v166" [kernel.cpp:289]   --->   Operation 273 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 274 [9/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 274 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 19> <Delay = 8.12>
ST_58 : Operation 275 [4/5] (7.25ns)   --->   "%v167 = fsub float %v165, %v166" [kernel.cpp:289]   --->   Operation 275 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 276 [8/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 276 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 20> <Delay = 8.12>
ST_59 : Operation 277 [3/5] (7.25ns)   --->   "%v167 = fsub float %v165, %v166" [kernel.cpp:289]   --->   Operation 277 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 278 [7/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 278 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 21> <Delay = 8.12>
ST_60 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i10 %j13_0 to i64" [kernel.cpp:286]   --->   Operation 279 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 280 [1/1] (0.00ns)   --->   "%v136_addr = getelementptr [768 x float]* %v136, i64 0, i64 %zext_ln286" [kernel.cpp:286]   --->   Operation 280 'getelementptr' 'v136_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 281 [2/2] (3.25ns)   --->   "%v164 = load float* %v136_addr, align 4" [kernel.cpp:286]   --->   Operation 281 'load' 'v164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_60 : Operation 282 [2/5] (7.25ns)   --->   "%v167 = fsub float %v165, %v166" [kernel.cpp:289]   --->   Operation 282 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 283 [6/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 283 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 284 [1/1] (0.00ns)   --->   "%v137_addr = getelementptr [768 x float]* %v137, i64 0, i64 %zext_ln286" [kernel.cpp:295]   --->   Operation 284 'getelementptr' 'v137_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 285 [2/2] (3.25ns)   --->   "%v173 = load float* %v137_addr, align 4" [kernel.cpp:295]   --->   Operation 285 'load' 'v173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 61 <SV = 22> <Delay = 8.12>
ST_61 : Operation 286 [1/2] (3.25ns)   --->   "%v164 = load float* %v136_addr, align 4" [kernel.cpp:286]   --->   Operation 286 'load' 'v164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_61 : Operation 287 [1/5] (7.25ns)   --->   "%v167 = fsub float %v165, %v166" [kernel.cpp:289]   --->   Operation 287 'fsub' 'v167' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 288 [5/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 288 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 289 [1/2] (3.25ns)   --->   "%v173 = load float* %v137_addr, align 4" [kernel.cpp:295]   --->   Operation 289 'load' 'v173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 62 <SV = 23> <Delay = 8.12>
ST_62 : Operation 290 [4/4] (5.70ns)   --->   "%v168 = fmul float %v164, %v167" [kernel.cpp:290]   --->   Operation 290 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 291 [4/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 291 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 24> <Delay = 8.12>
ST_63 : Operation 292 [3/4] (5.70ns)   --->   "%v168 = fmul float %v164, %v167" [kernel.cpp:290]   --->   Operation 292 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 293 [3/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 293 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 25> <Delay = 8.12>
ST_64 : Operation 294 [2/4] (5.70ns)   --->   "%v168 = fmul float %v164, %v167" [kernel.cpp:290]   --->   Operation 294 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 295 [2/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 295 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 26> <Delay = 8.12>
ST_65 : Operation 296 [1/4] (5.70ns)   --->   "%v168 = fmul float %v164, %v167" [kernel.cpp:290]   --->   Operation 296 'fmul' 'v168' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 297 [1/12] (8.12ns)   --->   "%v171 = call float @llvm.sqrt.f32(float %v170) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293]   --->   Operation 297 'fsqrt' 'v171' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 27> <Delay = 6.07>
ST_66 : Operation 298 [16/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 298 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 28> <Delay = 6.07>
ST_67 : Operation 299 [15/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 299 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 29> <Delay = 6.07>
ST_68 : Operation 300 [14/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 300 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 30> <Delay = 6.07>
ST_69 : Operation 301 [13/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 301 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 31> <Delay = 6.07>
ST_70 : Operation 302 [12/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 302 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 32> <Delay = 6.07>
ST_71 : Operation 303 [11/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 303 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 33> <Delay = 6.07>
ST_72 : Operation 304 [10/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 304 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 34> <Delay = 6.07>
ST_73 : Operation 305 [9/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 305 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 35> <Delay = 6.07>
ST_74 : Operation 306 [8/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 306 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 36> <Delay = 6.07>
ST_75 : Operation 307 [7/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 307 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 37> <Delay = 6.07>
ST_76 : Operation 308 [6/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 308 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 38> <Delay = 6.07>
ST_77 : Operation 309 [5/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 309 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 39> <Delay = 6.07>
ST_78 : Operation 310 [4/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 310 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 40> <Delay = 6.07>
ST_79 : Operation 311 [3/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 311 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 41> <Delay = 6.07>
ST_80 : Operation 312 [2/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 312 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 42> <Delay = 6.07>
ST_81 : Operation 313 [1/16] (6.07ns)   --->   "%v172 = fdiv float %v168, %v171" [kernel.cpp:294]   --->   Operation 313 'fdiv' 'v172' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 43> <Delay = 7.25>
ST_82 : Operation 314 [5/5] (7.25ns)   --->   "%v174 = fadd float %v172, %v173" [kernel.cpp:296]   --->   Operation 314 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 44> <Delay = 7.25>
ST_83 : Operation 315 [4/5] (7.25ns)   --->   "%v174 = fadd float %v172, %v173" [kernel.cpp:296]   --->   Operation 315 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 45> <Delay = 7.25>
ST_84 : Operation 316 [3/5] (7.25ns)   --->   "%v174 = fadd float %v172, %v173" [kernel.cpp:296]   --->   Operation 316 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 46> <Delay = 7.25>
ST_85 : Operation 317 [2/5] (7.25ns)   --->   "%v174 = fadd float %v172, %v173" [kernel.cpp:296]   --->   Operation 317 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 47> <Delay = 7.25>
ST_86 : Operation 318 [1/5] (7.25ns)   --->   "%v174 = fadd float %v172, %v173" [kernel.cpp:296]   --->   Operation 318 'fadd' 'v174' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 48> <Delay = 4.43>
ST_87 : Operation 319 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v174 to double" [kernel.cpp:297]   --->   Operation 319 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 49> <Delay = 8.67>
ST_88 : Operation 320 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v174 to double" [kernel.cpp:297]   --->   Operation 320 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 321 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [kernel.cpp:297]   --->   Operation 321 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [kernel.cpp:297]   --->   Operation 322 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:297]   --->   Operation 323 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 324 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:297]   --->   Operation 324 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:297]   --->   Operation 325 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [kernel.cpp:297]   --->   Operation 326 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:297]   --->   Operation 327 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_86 = zext i53 %tmp_6 to i54" [kernel.cpp:297]   --->   Operation 328 'zext' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 329 [1/1] (3.23ns)   --->   "%man_V_3 = sub i54 0, %p_Result_86" [kernel.cpp:297]   --->   Operation 329 'sub' 'man_V_3' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 330 [1/1] (0.94ns)   --->   "%man_V_4 = select i1 %p_Result_s, i54 %man_V_3, i54 %p_Result_86" [kernel.cpp:297]   --->   Operation 330 'select' 'man_V_4' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 331 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:297]   --->   Operation 331 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 332 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:297]   --->   Operation 332 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 333 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [kernel.cpp:297]   --->   Operation 333 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 334 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [kernel.cpp:297]   --->   Operation 334 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 335 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [kernel.cpp:297]   --->   Operation 335 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 336 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:297]   --->   Operation 336 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 337 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [kernel.cpp:297]   --->   Operation 337 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_4 to i24" [kernel.cpp:297]   --->   Operation 338 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>

State 89 <SV = 50> <Delay = 8.27>
ST_89 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:297]   --->   Operation 339 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 340 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:297]   --->   Operation 340 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 341 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 24" [kernel.cpp:297]   --->   Operation 341 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:297]   --->   Operation 342 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_4, %zext_ln586" [kernel.cpp:297]   --->   Operation 343 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i24" [kernel.cpp:297]   --->   Operation 344 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%bitcast_ln696 = bitcast float %v174 to i32" [kernel.cpp:297]   --->   Operation 345 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:297]   --->   Operation 346 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_4)   --->   "%select_ln588 = select i1 %tmp_38, i24 -1, i24 0" [kernel.cpp:297]   --->   Operation 347 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i24" [kernel.cpp:297]   --->   Operation 348 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast" [kernel.cpp:297]   --->   Operation 349 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:297]   --->   Operation 350 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:297]   --->   Operation 351 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 352 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:297]   --->   Operation 352 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:297]   --->   Operation 353 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 354 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:297]   --->   Operation 354 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:297]   --->   Operation 355 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:297]   --->   Operation 356 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_2 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:297]   --->   Operation 357 'and' 'and_ln585_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:297]   --->   Operation 358 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:297]   --->   Operation 359 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:297]   --->   Operation 360 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 361 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i24 %shl_ln604, i24 %trunc_ln586" [kernel.cpp:297]   --->   Operation 361 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_2" [kernel.cpp:297]   --->   Operation 362 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 363 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_4 = select i1 %and_ln585, i24 %select_ln588, i24 %trunc_ln583" [kernel.cpp:297]   --->   Operation 363 'select' 'select_ln603_4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_4)   --->   "%or_ln603_3 = or i1 %and_ln585, %and_ln582" [kernel.cpp:297]   --->   Operation 364 'or' 'or_ln603_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node v175_V)   --->   "%select_ln603_5 = select i1 %or_ln603, i24 %select_ln603, i24 %select_ln603_4" [kernel.cpp:297]   --->   Operation 365 'select' 'select_ln603_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 366 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_4 = or i1 %or_ln603, %or_ln603_3" [kernel.cpp:297]   --->   Operation 366 'or' 'or_ln603_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 367 [1/1] (0.69ns) (out node of the LUT)   --->   "%v175_V = select i1 %or_ln603_4, i24 %select_ln603_5, i24 0" [kernel.cpp:297]   --->   Operation 367 'select' 'v175_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 90 <SV = 51> <Delay = 3.25>
ST_90 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str33) nounwind" [kernel.cpp:285]   --->   Operation 368 'specloopname' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 369 [1/1] (0.00ns)   --->   "%v138_V_addr = getelementptr [9216 x i24]* %v138_V, i64 0, i64 %sext_ln287" [kernel.cpp:298]   --->   Operation 369 'getelementptr' 'v138_V_addr' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 370 [1/1] (3.25ns)   --->   "store i24 %v175_V, i24* %v138_V_addr, align 4" [kernel.cpp:298]   --->   Operation 370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_90 : Operation 371 [1/1] (0.00ns)   --->   "br label %7" [kernel.cpp:285]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v140') with incoming values : ('v140', kernel.cpp:250) [10]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v140') with incoming values : ('v140', kernel.cpp:250) [10]  (0 ns)
	'getelementptr' operation ('mean_addr', kernel.cpp:251) [17]  (0 ns)
	'store' operation ('store_ln251', kernel.cpp:251) of constant 0 on array 'mean', kernel.cpp:249 [18]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v142') with incoming values : ('v142', kernel.cpp:254) [23]  (0 ns)
	'getelementptr' operation ('mean2_addr', kernel.cpp:255) [30]  (0 ns)
	'store' operation ('store_ln255', kernel.cpp:255) of constant 0 on array 'mean2', kernel.cpp:253 [31]  (2.32 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i12') with incoming values : ('i12', kernel.cpp:258) [36]  (0 ns)
	'sub' operation ('sub_ln260', kernel.cpp:260) [49]  (1.81 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j12') with incoming values : ('j12', kernel.cpp:259) [54]  (0 ns)
	'add' operation ('add_ln260', kernel.cpp:260) [62]  (1.94 ns)
	'getelementptr' operation ('v135_addr', kernel.cpp:260) [64]  (0 ns)
	'load' operation ('v146', kernel.cpp:260) on array 'v135' [65]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('v146', kernel.cpp:260) on array 'v135' [65]  (3.25 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v148', kernel.cpp:262) [67]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v148', kernel.cpp:262) [67]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v148', kernel.cpp:262) [67]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v148', kernel.cpp:262) [67]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v148', kernel.cpp:262) [67]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v152', kernel.cpp:267) [71]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v152', kernel.cpp:267) [71]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v152', kernel.cpp:267) [71]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v152', kernel.cpp:267) [71]  (7.26 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln268', kernel.cpp:268) of variable 'v152', kernel.cpp:267 on array 'mean2', kernel.cpp:253 [72]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i13') with incoming values : ('i13', kernel.cpp:271) [80]  (0 ns)
	'getelementptr' operation ('mean_addr_2', kernel.cpp:272) [88]  (0 ns)
	'load' operation ('v154', kernel.cpp:273) on array 'mean', kernel.cpp:249 [89]  (2.32 ns)

 <State 18>: 8.4ns
The critical path consists of the following:
	'load' operation ('v154', kernel.cpp:273) on array 'mean', kernel.cpp:249 [89]  (2.32 ns)
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 22>: 8.4ns
The critical path consists of the following:
	'load' operation ('v156', kernel.cpp:276) on array 'mean2', kernel.cpp:253 [93]  (2.32 ns)
	'fdiv' operation ('v157', kernel.cpp:276) [94]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)

 <State 33>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v155', kernel.cpp:273) [90]  (6.08 ns)
	'store' operation ('store_ln274', kernel.cpp:274) of variable 'v155', kernel.cpp:273 on array 'mean', kernel.cpp:249 [91]  (2.32 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v157', kernel.cpp:276) [94]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v157', kernel.cpp:276) [94]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v157', kernel.cpp:276) [94]  (6.08 ns)

 <State 37>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v157', kernel.cpp:276) [94]  (6.08 ns)
	'store' operation ('store_ln277', kernel.cpp:277) of variable 'v157', kernel.cpp:276 on array 'mean2', kernel.cpp:253 [95]  (2.32 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v161', kernel.cpp:281) [97]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v161', kernel.cpp:281) [97]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v161', kernel.cpp:281) [97]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v161', kernel.cpp:281) [97]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v161', kernel.cpp:281) [97]  (7.26 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('var_addr', kernel.cpp:282) [98]  (0 ns)
	'store' operation ('store_ln282', kernel.cpp:282) of variable 'v161', kernel.cpp:281 on array 'var', kernel.cpp:257 [99]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i14') with incoming values : ('i14', kernel.cpp:284) [104]  (0 ns)
	'getelementptr' operation ('mean_addr_3', kernel.cpp:288) [118]  (0 ns)
	'load' operation ('v166', kernel.cpp:288) on array 'mean', kernel.cpp:249 [119]  (2.32 ns)

 <State 45>: 6.76ns
The critical path consists of the following:
	'load' operation ('v169', kernel.cpp:291) on array 'var', kernel.cpp:257 [121]  (2.32 ns)
	'fpext' operation ('tmp', kernel.cpp:292) [122]  (4.44 ns)

 <State 46>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp', kernel.cpp:292) [122]  (4.44 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:292) [123]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:292) [123]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:292) [123]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:292) [123]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:292) [123]  (8.23 ns)

 <State 52>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v170', kernel.cpp:292) [124]  (5.2 ns)

 <State 53>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v170', kernel.cpp:292) [124]  (5.2 ns)

 <State 54>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 55>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 56>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 57>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 58>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 59>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 60>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 61>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 62>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 63>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 64>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 65>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v171', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:293) [145]  (8.13 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 76>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 77>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 78>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 79>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v172', kernel.cpp:294) [146]  (6.08 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [149]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [149]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [149]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [149]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v174', kernel.cpp:296) [149]  (7.26 ns)

 <State 87>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:297) [150]  (4.44 ns)

 <State 88>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:297) [150]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:297) [162]  (1.55 ns)
	'icmp' operation ('icmp_ln581', kernel.cpp:297) [163]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:297) [166]  (0.697 ns)

 <State 89>: 8.27ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', kernel.cpp:297) [171]  (1.99 ns)
	'and' operation ('and_ln603', kernel.cpp:297) [190]  (0.978 ns)
	'select' operation ('select_ln603', kernel.cpp:297) [191]  (4.61 ns)
	'select' operation ('select_ln603_5', kernel.cpp:297) [195]  (0 ns)
	'select' operation ('v175.V', kernel.cpp:297) [197]  (0.694 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v138_V_addr', kernel.cpp:298) [139]  (0 ns)
	'store' operation ('store_ln298', kernel.cpp:298) of variable 'v175.V', kernel.cpp:297 on array 'v138_V' [198]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
