[SETTINGS]
UUT_module%main%
TB_module%main_tb%
DSN_PATH%$dsn\src%
OUTPUT_DIRECTORY%c:\My_Designs\testingdatapath\src%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%datapath_tb.v%
MACRO_FILE%datapath_tb_runtest.do%
UUT_module_FILE%testingdatapath/src/main.v%
LIBRARY_NAME%datapath%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]

[PORTS]
clk%in%wire%NO%NOCLK%
reset%in%wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
$dsn\src\main.v

