Analysis & Synthesis report for Ozy11
Wed Sep 16 21:58:06 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |Ozy11|test
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated
 15. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p
 16. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram
 17. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5
 18. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr
 19. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp
 20. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp
 21. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
 22. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7
 23. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_9d9:wraclr
 24. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 25. Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10
 26. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated
 27. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p
 28. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram
 29. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5
 30. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_ahe:rdaclr
 31. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 32. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7
 33. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_9d9:wraclr
 34. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 35. Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10
 36. Parameter Settings for User Entity Instance: Top-level Entity: |Ozy11
 37. Parameter Settings for User Entity Instance: PLL:Txclock|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 39. Parameter Settings for User Entity Instance: Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 40. altpll Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "Led_flash:Flash_LED2"
 42. Port Connectivity Checks: "Led_flash:Flash_LED1"
 43. Port Connectivity Checks: "Led_flash:Flash_LED0"
 44. Port Connectivity Checks: "Tx_nibble_fifo:Tx_fifo"
 45. Port Connectivity Checks: "Rx_nibble_fifo:Rx_fifo"
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 16 21:58:06 2009   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Ozy11                                   ;
; Top-level Entity Name              ; Ozy11                                   ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 436                                     ;
;     Total combinational functions  ; 271                                     ;
;     Dedicated logic registers      ; 332                                     ;
; Total registers                    ; 332                                     ;
; Total pins                         ; 50                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 40,960                                  ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                          ; Ozy11              ; Ozy11              ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; Led_flash.v                      ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Led_flash.v               ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/PLL.v                     ;
; Rx_nibble_fifo.v                 ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Rx_nibble_fifo.v          ;
; Tx_nibble_fifo.v                 ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Tx_nibble_fifo.v          ;
; Ozy11.v                          ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v                   ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf               ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc            ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc          ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc        ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc        ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf  ;
; db/dcfifo_eni1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_eni1.tdf        ;
; db/a_gray2bin_mdb.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_gray2bin_mdb.tdf     ;
; db/a_graycounter_q96.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_q96.tdf  ;
; db/a_graycounter_hgc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_hgc.tdf  ;
; db/altsyncram_aq61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_aq61.tdf    ;
; db/altsyncram_m0f1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_m0f1.tdf    ;
; db/decode_o37.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/decode_o37.tdf         ;
; db/mux_nv7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/mux_nv7.tdf            ;
; db/mux_4u7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/mux_4u7.tdf            ;
; db/dffpipe_ahe.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_ahe.tdf        ;
; db/dffpipe_oec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_oec.tdf        ;
; db/dffpipe_mec.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_mec.tdf        ;
; db/alt_synch_pipe_vdb.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_vdb.tdf ;
; db/dffpipe_0f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_0f9.tdf        ;
; db/dffpipe_9d9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_9d9.tdf        ;
; db/alt_synch_pipe_3e8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_3e8.tdf ;
; db/dffpipe_1f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_1f9.tdf        ;
; db/cmpr_736.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_736.tdf           ;
; db/cntr_ijb.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cntr_ijb.tdf           ;
; db/dcfifo_eii1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_eii1.tdf        ;
; db/a_graycounter_o96.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_o96.tdf  ;
; db/a_graycounter_egc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/a_graycounter_egc.tdf  ;
; db/altsyncram_vo61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_vo61.tdf    ;
; db/altsyncram_bve1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_bve1.tdf    ;
; db/alt_synch_pipe_rdb.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_rdb.tdf ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_pe9.tdf        ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/alt_synch_pipe_vd8.tdf ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dffpipe_ve9.tdf        ;
; db/cmpr_536.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cmpr_536.tdf           ;
; db/cntr_kvd.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/cntr_kvd.tdf           ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 436   ;
;                                             ;       ;
; Total combinational functions               ; 271   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 80    ;
;     -- 3 input functions                    ; 87    ;
;     -- <=2 input functions                  ; 104   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 143   ;
;     -- arithmetic mode                      ; 128   ;
;                                             ;       ;
; Total registers                             ; 332   ;
;     -- Dedicated logic registers            ; 332   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 50    ;
; Total memory bits                           ; 40960 ;
; Total PLLs                                  ; 1     ;
; Maximum fan-out node                        ; IFCLK ;
; Maximum fan-out                             ; 204   ;
; Total fan-out                               ; 1993  ;
; Average fan-out                             ; 2.99  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Ozy11                                                    ; 271 (33)          ; 332 (14)     ; 40960       ; 0            ; 0       ; 0         ; 50   ; 0            ; |Ozy11                                                                                                                                                                             ; work         ;
;    |Led_flash:Flash_LED0|                                 ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Led_flash:Flash_LED0                                                                                                                                                        ; work         ;
;    |Led_flash:Flash_LED1|                                 ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Led_flash:Flash_LED1                                                                                                                                                        ; work         ;
;    |Led_flash:Flash_LED2|                                 ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Led_flash:Flash_LED2                                                                                                                                                        ; work         ;
;    |PLL:Txclock|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|PLL:Txclock                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|PLL:Txclock|altpll:altpll_component                                                                                                                                         ; work         ;
;    |Rx_nibble_fifo:Rx_fifo|                               ; 93 (0)            ; 144 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo                                                                                                                                                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 93 (0)            ; 144 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                    ; work         ;
;          |dcfifo_eni1:auto_generated|                     ; 93 (18)           ; 144 (39)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated                                                                         ; work         ;
;             |a_gray2bin_mdb:rdptr_g_gray2bin|             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin                                         ; work         ;
;             |a_gray2bin_mdb:rs_dgwp_gray2bin|             ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin                                         ; work         ;
;             |a_graycounter_hgc:wrptr_g1p|                 ; 15 (15)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p                                             ; work         ;
;             |a_graycounter_q96:rdptr_g1p|                 ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p                                             ; work         ;
;             |alt_synch_pipe_3e8:ws_dgrp|                  ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp                                              ; work         ;
;                |dffpipe_1f9:dffpipe10|                    ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10                        ; work         ;
;             |alt_synch_pipe_vdb:rs_dgwp|                  ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp                                              ; work         ;
;                |dffpipe_0f9:dffpipe7|                     ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7                         ; work         ;
;             |altsyncram_aq61:fifo_ram|                    ; 7 (0)             ; 3 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram                                                ; work         ;
;                |altsyncram_m0f1:altsyncram5|              ; 7 (1)             ; 3 (3)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5                    ; work         ;
;                   |decode_o37:decode8|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|decode_o37:decode8 ; work         ;
;                   |mux_4u7:mux9|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|mux_4u7:mux9       ; work         ;
;             |cmpr_736:rdempty_eq_comp|                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cmpr_736:rdempty_eq_comp                                                ; work         ;
;             |cmpr_736:wrfull_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cmpr_736:wrfull_eq_comp                                                 ; work         ;
;             |cntr_ijb:cntr_b|                             ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b                                                         ; work         ;
;             |dffpipe_ahe:rdaclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr                                                      ; work         ;
;             |dffpipe_mec:rs_bwp|                          ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp                                                      ; work         ;
;             |dffpipe_oec:rs_brp|                          ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp                                                      ; work         ;
;    |Tx_nibble_fifo:Tx_fifo|                               ; 46 (0)            ; 99 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo                                                                                                                                                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 46 (0)            ; 99 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                    ; work         ;
;          |dcfifo_eii1:auto_generated|                     ; 46 (8)            ; 99 (33)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated                                                                         ; work         ;
;             |a_graycounter_egc:wrptr_g1p|                 ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p                                             ; work         ;
;             |a_graycounter_o96:rdptr_g1p|                 ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p                                             ; work         ;
;             |alt_synch_pipe_rdb:rs_dgwp|                  ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                              ; work         ;
;                |dffpipe_pe9:dffpipe7|                     ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7                         ; work         ;
;             |alt_synch_pipe_vd8:ws_dgrp|                  ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                              ; work         ;
;                |dffpipe_ve9:dffpipe10|                    ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10                        ; work         ;
;             |altsyncram_vo61:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram                                                ; work         ;
;                |altsyncram_bve1:altsyncram5|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5                    ; work         ;
;             |cmpr_536:rdempty_eq_comp|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cmpr_536:rdempty_eq_comp                                                ; work         ;
;             |cmpr_536:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cmpr_536:wrfull_eq_comp                                                 ; work         ;
;             |cntr_kvd:cntr_b|                             ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b                                                         ; work         ;
;             |dffpipe_ahe:rdaclr|                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Ozy11|Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_ahe:rdaclr                                                      ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 4            ; 2048         ; 16           ; 32768 ; None ;
; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 16           ; 2048         ; 4            ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-----------------------------+
; State Machine - |Ozy11|test ;
+------------+----------------+
; Name       ; test.00001     ;
+------------+----------------+
; test.00000 ; 0              ;
; test.00001 ; 1              ;
+------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_ahe:rdaclr|dffe8a[0] ; yes                                                              ; yes                                        ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr|dffe8a[0] ; yes                                                              ; yes                                        ;
; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                               ; Reason for Removal                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; FIFO_ADR[0]~reg0                                                                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|addrstall_reg_a[0] ; Lost fanout                                 ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[11]                                           ; Lost fanout                                 ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[13]                                           ; Lost fanout                                 ;
; test~10                                                                                                                                                                     ; Lost fanout                                 ;
; test~11                                                                                                                                                                     ; Lost fanout                                 ;
; test~12                                                                                                                                                                     ; Lost fanout                                 ;
; test~13                                                                                                                                                                     ; Lost fanout                                 ;
; reset_count[15]                                                                                                                                                             ; Stuck at VCC due to stuck port data_in      ;
; reset_count[0..14]                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; reset                                                                                                                                                                       ; Stuck at GND due to stuck port data_in      ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                           ; Stuck at VCC due to stuck port data_in      ;
; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                           ; Stuck at VCC due to stuck port data_in      ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                           ; Stuck at VCC due to stuck port data_in      ;
; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                           ; Stuck at VCC due to stuck port data_in      ;
; Total Number of Removed Registers = 29                                                                                                                                      ;                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+-----------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name   ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+-----------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; reset_count[15] ; Stuck at VCC              ; reset_count[1], reset_count[2], reset_count[3], reset_count[4], reset_count[5],                                                    ;
;                 ; due to stuck port data_in ; reset_count[6], reset_count[7], reset_count[8], reset_count[9], reset_count[10],                                                   ;
;                 ;                           ; reset_count[11], reset_count[12], reset_count[13], reset_count[14], reset,                                                         ;
;                 ;                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0], ;
;                 ;                           ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0], ;
;                 ;                           ; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0], ;
;                 ;                           ; Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]  ;
+-----------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 332   ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|counter_ffa0 ; 3       ;
; Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p|parity_ff    ; 1       ;
; Total number of inverted registers = 2                                                                                                       ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated                                        ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                        ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; S102                                                                              ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                               ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                              ; -               ; rdptr_b                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                              ; -               ; rdptr_g                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; wrptr_g                   ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe10|dffe11a*        ; -               ; -                         ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe7|dffe8a*  ; -               ; -                         ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                   ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                     ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated                                        ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                        ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; S102                                                                              ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                               ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                              ; -               ; rdptr_g                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; wrptr_g                   ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe10|dffe11a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe10|dffe11a*        ; -               ; -                         ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe7|dffe8a   ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe7|dffe8a*  ; -               ; -                         ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                     ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Ozy11 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; third_second   ; 15000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:Txclock|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------+
; Parameter Name                ; Value             ; Type                         ;
+-------------------------------+-------------------+------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20833             ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                      ;
; LOCK_LOW                      ; 1                 ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                      ;
; SKIP_VCO                      ; OFF               ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                      ;
; BANDWIDTH                     ; 0                 ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 48                ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 48                ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 10000             ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; VCO_MIN                       ; 0                 ; Untyped                      ;
; VCO_MAX                       ; 0                 ; Untyped                      ;
; VCO_CENTER                    ; 0                 ; Untyped                      ;
; PFD_MIN                       ; 0                 ; Untyped                      ;
; PFD_MAX                       ; 0                 ; Untyped                      ;
; M_INITIAL                     ; 0                 ; Untyped                      ;
; M                             ; 0                 ; Untyped                      ;
; N                             ; 1                 ; Untyped                      ;
; M2                            ; 1                 ; Untyped                      ;
; N2                            ; 1                 ; Untyped                      ;
; SS                            ; 1                 ; Untyped                      ;
; C0_HIGH                       ; 0                 ; Untyped                      ;
; C1_HIGH                       ; 0                 ; Untyped                      ;
; C2_HIGH                       ; 0                 ; Untyped                      ;
; C3_HIGH                       ; 0                 ; Untyped                      ;
; C4_HIGH                       ; 0                 ; Untyped                      ;
; C5_HIGH                       ; 0                 ; Untyped                      ;
; C6_HIGH                       ; 0                 ; Untyped                      ;
; C7_HIGH                       ; 0                 ; Untyped                      ;
; C8_HIGH                       ; 0                 ; Untyped                      ;
; C9_HIGH                       ; 0                 ; Untyped                      ;
; C0_LOW                        ; 0                 ; Untyped                      ;
; C1_LOW                        ; 0                 ; Untyped                      ;
; C2_LOW                        ; 0                 ; Untyped                      ;
; C3_LOW                        ; 0                 ; Untyped                      ;
; C4_LOW                        ; 0                 ; Untyped                      ;
; C5_LOW                        ; 0                 ; Untyped                      ;
; C6_LOW                        ; 0                 ; Untyped                      ;
; C7_LOW                        ; 0                 ; Untyped                      ;
; C8_LOW                        ; 0                 ; Untyped                      ;
; C9_LOW                        ; 0                 ; Untyped                      ;
; C0_INITIAL                    ; 0                 ; Untyped                      ;
; C1_INITIAL                    ; 0                 ; Untyped                      ;
; C2_INITIAL                    ; 0                 ; Untyped                      ;
; C3_INITIAL                    ; 0                 ; Untyped                      ;
; C4_INITIAL                    ; 0                 ; Untyped                      ;
; C5_INITIAL                    ; 0                 ; Untyped                      ;
; C6_INITIAL                    ; 0                 ; Untyped                      ;
; C7_INITIAL                    ; 0                 ; Untyped                      ;
; C8_INITIAL                    ; 0                 ; Untyped                      ;
; C9_INITIAL                    ; 0                 ; Untyped                      ;
; C0_MODE                       ; BYPASS            ; Untyped                      ;
; C1_MODE                       ; BYPASS            ; Untyped                      ;
; C2_MODE                       ; BYPASS            ; Untyped                      ;
; C3_MODE                       ; BYPASS            ; Untyped                      ;
; C4_MODE                       ; BYPASS            ; Untyped                      ;
; C5_MODE                       ; BYPASS            ; Untyped                      ;
; C6_MODE                       ; BYPASS            ; Untyped                      ;
; C7_MODE                       ; BYPASS            ; Untyped                      ;
; C8_MODE                       ; BYPASS            ; Untyped                      ;
; C9_MODE                       ; BYPASS            ; Untyped                      ;
; C0_PH                         ; 0                 ; Untyped                      ;
; C1_PH                         ; 0                 ; Untyped                      ;
; C2_PH                         ; 0                 ; Untyped                      ;
; C3_PH                         ; 0                 ; Untyped                      ;
; C4_PH                         ; 0                 ; Untyped                      ;
; C5_PH                         ; 0                 ; Untyped                      ;
; C6_PH                         ; 0                 ; Untyped                      ;
; C7_PH                         ; 0                 ; Untyped                      ;
; C8_PH                         ; 0                 ; Untyped                      ;
; C9_PH                         ; 0                 ; Untyped                      ;
; L0_HIGH                       ; 1                 ; Untyped                      ;
; L1_HIGH                       ; 1                 ; Untyped                      ;
; G0_HIGH                       ; 1                 ; Untyped                      ;
; G1_HIGH                       ; 1                 ; Untyped                      ;
; G2_HIGH                       ; 1                 ; Untyped                      ;
; G3_HIGH                       ; 1                 ; Untyped                      ;
; E0_HIGH                       ; 1                 ; Untyped                      ;
; E1_HIGH                       ; 1                 ; Untyped                      ;
; E2_HIGH                       ; 1                 ; Untyped                      ;
; E3_HIGH                       ; 1                 ; Untyped                      ;
; L0_LOW                        ; 1                 ; Untyped                      ;
; L1_LOW                        ; 1                 ; Untyped                      ;
; G0_LOW                        ; 1                 ; Untyped                      ;
; G1_LOW                        ; 1                 ; Untyped                      ;
; G2_LOW                        ; 1                 ; Untyped                      ;
; G3_LOW                        ; 1                 ; Untyped                      ;
; E0_LOW                        ; 1                 ; Untyped                      ;
; E1_LOW                        ; 1                 ; Untyped                      ;
; E2_LOW                        ; 1                 ; Untyped                      ;
; E3_LOW                        ; 1                 ; Untyped                      ;
; L0_INITIAL                    ; 1                 ; Untyped                      ;
; L1_INITIAL                    ; 1                 ; Untyped                      ;
; G0_INITIAL                    ; 1                 ; Untyped                      ;
; G1_INITIAL                    ; 1                 ; Untyped                      ;
; G2_INITIAL                    ; 1                 ; Untyped                      ;
; G3_INITIAL                    ; 1                 ; Untyped                      ;
; E0_INITIAL                    ; 1                 ; Untyped                      ;
; E1_INITIAL                    ; 1                 ; Untyped                      ;
; E2_INITIAL                    ; 1                 ; Untyped                      ;
; E3_INITIAL                    ; 1                 ; Untyped                      ;
; L0_MODE                       ; BYPASS            ; Untyped                      ;
; L1_MODE                       ; BYPASS            ; Untyped                      ;
; G0_MODE                       ; BYPASS            ; Untyped                      ;
; G1_MODE                       ; BYPASS            ; Untyped                      ;
; G2_MODE                       ; BYPASS            ; Untyped                      ;
; G3_MODE                       ; BYPASS            ; Untyped                      ;
; E0_MODE                       ; BYPASS            ; Untyped                      ;
; E1_MODE                       ; BYPASS            ; Untyped                      ;
; E2_MODE                       ; BYPASS            ; Untyped                      ;
; E3_MODE                       ; BYPASS            ; Untyped                      ;
; L0_PH                         ; 0                 ; Untyped                      ;
; L1_PH                         ; 0                 ; Untyped                      ;
; G0_PH                         ; 0                 ; Untyped                      ;
; G1_PH                         ; 0                 ; Untyped                      ;
; G2_PH                         ; 0                 ; Untyped                      ;
; G3_PH                         ; 0                 ; Untyped                      ;
; E0_PH                         ; 0                 ; Untyped                      ;
; E1_PH                         ; 0                 ; Untyped                      ;
; E2_PH                         ; 0                 ; Untyped                      ;
; E3_PH                         ; 0                 ; Untyped                      ;
; M_PH                          ; 0                 ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE               ;
+-------------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_WIDTH_R             ; 4           ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                ;
; LPM_WIDTHU_R            ; 13          ; Signed Integer                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; RAM_BLOCK_TYPE          ; AUTO        ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CBXI_PARAMETER          ; dcfifo_eni1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; LPM_WIDTH               ; 4           ; Signed Integer                                                                ;
; LPM_WIDTH_R             ; 16          ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                ;
; LPM_WIDTHU_R            ; 9           ; Signed Integer                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; RAM_BLOCK_TYPE          ; AUTO        ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CBXI_PARAMETER          ; dcfifo_eii1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; PLL:Txclock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED2"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[23..21] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15..13] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[8..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[20..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[12..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED1"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[23..21] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15..13] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[8..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[20..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[12..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED0"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[23..21] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[15..13] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[8..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[20..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[12..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[18]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_nibble_fifo:Tx_fifo"                                                                                              ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                                                                  ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; wrusedw ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; aclr    ; Input   ; Info             ; Explicitly unconnected                                                                                   ;
; wrfull  ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rdfull  ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "Rx_nibble_fifo:Rx_fifo"   ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Sep 16 21:58:02 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ozy11 -c Ozy11
Info: Found 1 design units, including 1 entities, in source file Led_flash.v
    Info: Found entity 1: Led_flash
Info: Found 1 design units, including 1 entities, in source file PLL.v
    Info: Found entity 1: PLL
Info: Found 1 design units, including 1 entities, in source file Rx_nibble_fifo.v
    Info: Found entity 1: Rx_nibble_fifo
Info: Found 1 design units, including 1 entities, in source file Tx_nibble_fifo.v
    Info: Found entity 1: Tx_nibble_fifo
Info: Found 1 design units, including 1 entities, in source file Ozy11.v
    Info: Found entity 1: Ozy11
Warning (10236): Verilog HDL Implicit Net warning at Ozy11.v(214): created implicit net for "Tx_clock"
Info: Elaborating entity "Ozy11" for the top level hierarchy
Info: Elaborating entity "PLL" for hierarchy "PLL:Txclock"
Info: Elaborating entity "altpll" for hierarchy "PLL:Txclock|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL:Txclock|altpll:altpll_component"
Info: Instantiated megafunction "PLL:Txclock|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "48"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "25"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "48"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "25"
    Info: Parameter "clk1_phase_shift" = "10000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20833"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "Rx_nibble_fifo" for hierarchy "Rx_nibble_fifo:Rx_fifo"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "lpm_widthu_r" = "13"
    Info: Parameter "lpm_width_r" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_eni1.tdf
    Info: Found entity 1: dcfifo_eni1
Info: Elaborating entity "dcfifo_eni1" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_mdb.tdf
    Info: Found entity 1: a_gray2bin_mdb
Info: Elaborating entity "a_gray2bin_mdb" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf
    Info: Found entity 1: a_graycounter_q96
Info: Elaborating entity "a_graycounter_q96" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_q96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf
    Info: Found entity 1: a_graycounter_hgc
Info: Elaborating entity "a_graycounter_hgc" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|a_graycounter_hgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aq61.tdf
    Info: Found entity 1: altsyncram_aq61
Info: Elaborating entity "altsyncram_aq61" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m0f1.tdf
    Info: Found entity 1: altsyncram_m0f1
Info: Elaborating entity "altsyncram_m0f1" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/decode_o37.tdf
    Info: Found entity 1: decode_o37
Info: Elaborating entity "decode_o37" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|decode_o37:decode7"
Info: Found 1 design units, including 1 entities, in source file db/mux_nv7.tdf
    Info: Found entity 1: mux_nv7
Info: Elaborating entity "mux_nv7" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|mux_nv7:mux10"
Info: Found 1 design units, including 1 entities, in source file db/mux_4u7.tdf
    Info: Found entity 1: mux_4u7
Info: Elaborating entity "mux_4u7" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|mux_4u7:mux9"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf
    Info: Found entity 1: dffpipe_ahe
Info: Elaborating entity "dffpipe_ahe" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_ahe:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oec.tdf
    Info: Found entity 1: dffpipe_oec
Info: Elaborating entity "dffpipe_oec" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_mec.tdf
    Info: Found entity 1: dffpipe_mec
Info: Elaborating entity "dffpipe_mec" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf
    Info: Found entity 1: alt_synch_pipe_vdb
Info: Elaborating entity "alt_synch_pipe_vdb" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info: Found entity 1: dffpipe_0f9
Info: Elaborating entity "dffpipe_0f9" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_0f9:dffpipe7"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info: Found entity 1: dffpipe_9d9
Info: Elaborating entity "dffpipe_9d9" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_9d9:wraclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info: Found entity 1: alt_synch_pipe_3e8
Info: Elaborating entity "alt_synch_pipe_3e8" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info: Found entity 1: dffpipe_1f9
Info: Elaborating entity "dffpipe_1f9" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_1f9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf
    Info: Found entity 1: cmpr_736
Info: Elaborating entity "cmpr_736" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cmpr_736:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ijb.tdf
    Info: Found entity 1: cntr_ijb
Info: Elaborating entity "cntr_ijb" for hierarchy "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|cntr_ijb:cntr_b"
Info: Elaborating entity "Tx_nibble_fifo" for hierarchy "Tx_nibble_fifo:Tx_fifo"
Info: Elaborating entity "dcfifo_mixed_widths" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Elaborated megafunction instantiation "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info: Instantiated megafunction "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "4"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "lpm_widthu_r" = "9"
    Info: Parameter "lpm_width_r" = "16"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_eii1.tdf
    Info: Found entity 1: dcfifo_eii1
Info: Elaborating entity "dcfifo_eii1" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|a_graycounter_egc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vo61.tdf
    Info: Found entity 1: altsyncram_vo61
Info: Elaborating entity "altsyncram_vo61" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bve1.tdf
    Info: Found entity 1: altsyncram_bve1
Info: Elaborating entity "altsyncram_bve1" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info: Found entity 1: alt_synch_pipe_rdb
Info: Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe7"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info: Found entity 1: dffpipe_ve9
Info: Elaborating entity "dffpipe_ve9" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_ve9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info: Found entity 1: cmpr_536
Info: Elaborating entity "cmpr_536" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cmpr_536:rdempty_eq_comp"
Info: Found 1 design units, including 1 entities, in source file db/cntr_kvd.tdf
    Info: Found entity 1: cntr_kvd
Info: Elaborating entity "cntr_kvd" for hierarchy "Tx_nibble_fifo:Tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eii1:auto_generated|cntr_kvd:cntr_b"
Info: Elaborating entity "Led_flash" for hierarchy "Led_flash:Flash_LED0"
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "PKEND" is stuck at VCC
    Warning (13410): Pin "FIFO_ADR[0]" is stuck at GND
Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below.
    Info: Register "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|altsyncram_aq61:fifo_ram|altsyncram_m0f1:altsyncram5|addrstall_reg_a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_mec:rs_bwp|dffe6a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Rx_nibble_fifo:Rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eni1:auto_generated|dffpipe_oec:rs_brp|dffe5a[13]" lost all its fanouts during netlist optimizations.
    Info: Register "test~10" lost all its fanouts during netlist optimizations.
    Info: Register "test~11" lost all its fanouts during netlist optimizations.
    Info: Register "test~12" lost all its fanouts during netlist optimizations.
    Info: Register "test~13" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.map.smsg
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FLAGB"
Info: Implemented 506 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 20 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 443 logic cells
    Info: Implemented 12 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Wed Sep 16 21:58:07 2009
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.map.smsg.


