###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:41:09 2024
#  Command:           optDesign -postCTS -hold -incr
###############################################################
Path 1: MET Hold Check with Pin rx_div/\counter_reg[0] /CK 
Endpoint:   rx_div/\counter_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: rx_div/clk_reg_reg/Q       (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.715
  Arrival Time                  0.721
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.006 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.006 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.025 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.167 |   0.199 |    0.192 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.045 | 0.032 |   0.231 |    0.225 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVX4M     | 0.031 | 0.031 |   0.262 |    0.256 | 
     | rx_div/clk_reg_reg               | CK ^ -> Q ^ | SDFFRX1M   | 0.129 | 0.220 |   0.482 |    0.476 | 
     | rx_div/FE_PHC7_n75               | A ^ -> Y ^  | DLY2X1M    | 0.147 | 0.237 |   0.719 |    0.713 | 
     | rx_div/\counter_reg[0]           | SI ^        | SDFFRQX2M  | 0.147 | 0.002 |   0.721 |    0.715 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.006 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.018 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.037 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.206 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.284 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.347 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.533 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.615 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.636 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.685 | 
     | rx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.686 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin data_sync/dut1/\enable_sync_reg_reg[0] /CK 
Endpoint:   data_sync/dut1/\enable_sync_reg_reg[0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q2_reg[4] /Q              (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.765
  Arrival Time                  0.799
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.034 | 
     | SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.022 | 
     | SCAN_CLK__L2_I1                        | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.053 | 
     | SCAN_CLK__L3_I0                        | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.156 | 
     | SCAN_CLK__L4_I0                        | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.233 | 
     | SCAN_CLK__L5_I1                        | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.301 | 
     | SCAN_CLK__L6_I0                        | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.358 | 
     | SCAN_CLK__L7_I0                        | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.402 | 
     | scan_clk_uart_tx_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.510 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0    | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.590 | 
     | async_fifo/dut5/\q2_reg[4]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.174 |   0.799 |    0.765 | 
     | data_sync/dut1/\enable_sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.799 |    0.765 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.034 | 
     | SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.046 | 
     | SCAN_CLK__L2_I1                        | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.122 | 
     | SCAN_CLK__L3_I0                        | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.224 | 
     | SCAN_CLK__L4_I0                        | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.301 | 
     | SCAN_CLK__L5_I0                        | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.357 | 
     | scan_clk_ref_clk_mux/U1                | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.465 | 
     | scan_clk_ref_clk_mux_out__L1_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.528 | 
     | scan_clk_ref_clk_mux_out__L2_I0        | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.584 | 
     | scan_clk_ref_clk_mux_out__L3_I0        | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.615 | 
     | scan_clk_ref_clk_mux_out__L4_I0        | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.665 | 
     | data_sync/dut1/\enable_sync_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.204 | 0.096 |   0.727 |    0.761 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: q2_reg/Q                                 (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  0.801
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.038 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.026 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.049 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.152 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.229 | 
     | SCAN_CLK__L5_I1                      | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.297 | 
     | SCAN_CLK__L6_I0                      | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.354 | 
     | SCAN_CLK__L7_I0                      | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.398 | 
     | scan_clk_uart_tx_clk_mux/U1          | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.506 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.586 | 
     | q2_reg                               | CK ^ -> Q ^ | SDFFRX1M   | 0.039 | 0.176 |   0.800 |    0.762 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.801 |    0.762 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.038 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.050 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.126 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.228 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.305 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.361 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.469 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.532 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.588 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.619 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.669 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.205 | 0.093 |   0.724 |    0.762 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin tx_div/\counter_reg[0] /CK 
Endpoint:   tx_div/\counter_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.783
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.046 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.349 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.734 | 
     | tx_div/\counter_reg[0]         | RN ^        | SDFFRQX2M | 0.604 | 0.003 |   0.783 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.046 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.058 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.077 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.246 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.324 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.387 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.573 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.655 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.676 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.740 | 
     | tx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.741 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin tx_div/\counter_reg[7] /CK 
Endpoint:   tx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.785
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[7]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.785 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.248 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.389 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin tx_div/\counter_reg[2] /CK 
Endpoint:   tx_div/\counter_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.785
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[2]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.785 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.248 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.389 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[2]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin tx_div/\counter_reg[1] /CK 
Endpoint:   tx_div/\counter_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.786
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[1]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.786 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.249 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.389 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[1]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin tx_div/\counter_reg[4] /CK 
Endpoint:   tx_div/\counter_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.786
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.049 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.346 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.731 | 
     | tx_div/\counter_reg[4]         | RN ^        | SDFFRQX2M | 0.604 | 0.006 |   0.786 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.049 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.061 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.080 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.249 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.327 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.390 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.576 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.743 | 
     | tx_div/\counter_reg[4]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin tx_div/\counter_reg[6] /CK 
Endpoint:   tx_div/\counter_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.736
  Arrival Time                  0.787
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.051 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.344 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.729 | 
     | tx_div/\counter_reg[6]         | RN ^        | SDFFRQX2M | 0.604 | 0.007 |   0.787 |    0.736 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.051 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.063 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.082 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.250 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.329 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.391 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.578 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.660 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.681 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.745 | 
     | tx_div/\counter_reg[6]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.746 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin tx_div/\counter_reg[5] /CK 
Endpoint:   tx_div/\counter_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.736
  Arrival Time                  0.788
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.052 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.343 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.728 | 
     | tx_div/\counter_reg[5]         | RN ^        | SDFFRQX2M | 0.604 | 0.008 |   0.788 |    0.736 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.052 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.064 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.083 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.251 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.330 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.392 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.579 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.661 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.682 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.746 | 
     | tx_div/\counter_reg[5]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin tx_div/\counter_reg[3] /CK 
Endpoint:   tx_div/\counter_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.737
  Arrival Time                  0.789
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.052 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.343 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.728 | 
     | tx_div/\counter_reg[3]         | RN ^        | SDFFRQX2M | 0.604 | 0.009 |   0.789 |    0.737 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.052 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.064 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.083 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.252 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.330 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.393 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.579 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.661 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.682 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.746 | 
     | tx_div/\counter_reg[3]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin async_fifo/dut4/\q1_reg[0] /CK 
Endpoint:   async_fifo/dut4/\q1_reg[0] /SI    (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut3/\rd_ptr_reg[4] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.763
  Arrival Time                  0.817
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.054 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.042 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.033 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.136 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.213 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.281 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.338 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.382 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.490 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.570 | 
     | async_fifo/dut3/\rd_ptr_reg[4]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.093 | 0.193 |   0.817 |    0.763 | 
     | async_fifo/dut4/\q1_reg[0]          | SI ^        | SDFFRQX2M  | 0.093 | 0.000 |   0.817 |    0.763 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.054 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.066 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.142 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.244 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.321 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.377 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.485 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.548 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.604 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.635 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.685 | 
     | async_fifo/dut4/\q1_reg[0]      | CK ^        | SDFFRQX2M  | 0.204 | 0.096 |   0.727 |    0.781 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin tx_div/\counter_reg[0] /CK 
Endpoint:   tx_div/\counter_reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: tx_div/clk_reg_reg/Q       (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.730
  Arrival Time                  0.794
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.064 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.052 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |   -0.032 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.167 |   0.199 |    0.135 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.045 | 0.032 |   0.231 |    0.167 | 
     | scan_clk_uart_clk_mux_out__L2_I0 | A v -> Y ^  | CLKINVX4M  | 0.023 | 0.023 |   0.254 |    0.190 | 
     | tx_div/clk_reg_reg               | CK ^ -> Q ^ | SDFFRX1M   | 0.139 | 0.224 |   0.478 |    0.414 | 
     | tx_div/FE_PHC8_n55               | A ^ -> Y ^  | DLY3X1M    | 0.140 | 0.315 |   0.793 |    0.729 | 
     | tx_div/\counter_reg[0]           | SI ^        | SDFFRQX2M  | 0.140 | 0.001 |   0.794 |    0.730 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.064 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.076 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.095 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.263 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.342 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.404 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.591 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.673 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.694 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.758 | 
     | tx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.100 | 0.001 |   0.695 |    0.759 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin rx_div/\counter_reg[0] /CK 
Endpoint:   rx_div/\counter_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.789
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.069 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.326 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.711 | 
     | rx_div/\counter_reg[0]         | RN ^        | SDFFRQX2M | 0.604 | 0.010 |   0.789 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.069 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.081 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.100 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.268 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.346 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.409 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.596 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.748 | 
     | rx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.748 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin rx_div/\counter_reg[1] /CK 
Endpoint:   rx_div/\counter_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.790
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.069 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.326 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.711 | 
     | rx_div/\counter_reg[1]         | RN ^        | SDFFRQX2M | 0.604 | 0.010 |   0.790 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.069 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.081 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.100 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.269 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.347 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.410 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.596 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.748 | 
     | rx_div/\counter_reg[1]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.749 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin rx_div/\counter_reg[2] /CK 
Endpoint:   rx_div/\counter_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.790
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.069 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.325 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.710 | 
     | rx_div/\counter_reg[2]         | RN ^        | SDFFRQX2M | 0.604 | 0.010 |   0.790 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.069 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.081 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.101 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.269 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.347 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.410 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.597 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.748 | 
     | rx_div/\counter_reg[2]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.749 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin rx_div/\counter_reg[3] /CK 
Endpoint:   rx_div/\counter_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.790
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.325 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.710 | 
     | rx_div/\counter_reg[3]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.790 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.101 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.269 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.410 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.597 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[3]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.749 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin rx_div/\counter_reg[4] /CK 
Endpoint:   rx_div/\counter_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.720
  Arrival Time                  0.790
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.325 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.710 | 
     | rx_div/\counter_reg[4]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.790 |    0.720 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.101 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.597 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[4]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin rx_div/\counter_reg[5] /CK 
Endpoint:   rx_div/\counter_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.791
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.324 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.709 | 
     | rx_div/\counter_reg[5]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.791 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.102 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[5]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin rx_div/\counter_reg[6] /CK 
Endpoint:   rx_div/\counter_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.721
  Arrival Time                  0.791
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.070 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.324 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.709 | 
     | rx_div/\counter_reg[6]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.791 |    0.721 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.070 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.082 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.102 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.348 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.749 | 
     | rx_div/\counter_reg[6]           | CK ^        | SDFFRQX2M  | 0.071 | 0.001 |   0.680 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin rx_div/\counter_reg[7] /CK 
Endpoint:   rx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.720
  Arrival Time                  0.791
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.071 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.124 | 0.395 |   0.395 |    0.324 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.604 | 0.385 |   0.780 |    0.709 | 
     | rx_div/\counter_reg[7]         | RN ^        | SDFFRQX2M | 0.604 | 0.011 |   0.791 |    0.720 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.071 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.083 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.102 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.270 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.349 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.680 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.701 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.071 | 0.049 |   0.679 |    0.750 | 
     | rx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.071 | 0.000 |   0.679 |    0.750 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin async_fifo/dut5/\q2_reg[3] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[3] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[3] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.707
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.755
  Arrival Time                  0.835
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.081 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.059 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.040 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.113 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.145 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.055 |   0.280 |    0.199 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.334 |    0.254 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.362 |    0.281 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.013 | 0.017 |   0.379 |    0.298 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.395 |    0.315 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.099 | 0.095 |   0.490 |    0.409 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.490 |    0.409 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.593 |    0.512 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.673 |    0.593 | 
     | async_fifo/dut5/\q1_reg[3]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.037 | 0.162 |   0.835 |    0.754 | 
     | async_fifo/dut5/\q2_reg[3]          | D ^          | SDFFRQX2M      | 0.037 | 0.000 |   0.835 |    0.755 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.081 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.103 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.121 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.274 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.306 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.023 | 0.023 |   0.249 |    0.329 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.122 |   0.370 |    0.451 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.099 | 0.145 |   0.516 |    0.596 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.516 |    0.596 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.619 |    0.700 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.699 |    0.780 | 
     | async_fifo/dut5/\q2_reg[3]          | CK ^         | SDFFRQX2M      | 0.091 | 0.007 |   0.707 |    0.788 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin async_fifo/dut5/\q2_reg[1] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[1] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[1] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.708
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.755
  Arrival Time                  0.839
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.084 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.062 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.043 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.109 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.142 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.055 |   0.280 |    0.196 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.334 |    0.251 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.362 |    0.278 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.013 | 0.017 |   0.379 |    0.295 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.395 |    0.311 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.099 | 0.095 |   0.490 |    0.406 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.490 |    0.406 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.593 |    0.509 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.673 |    0.590 | 
     | async_fifo/dut5/\q1_reg[1]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.041 | 0.166 |   0.839 |    0.755 | 
     | async_fifo/dut5/\q2_reg[1]          | D ^          | SDFFRQX2M      | 0.041 | 0.000 |   0.839 |    0.755 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.084 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.106 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.124 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.277 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.309 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.023 | 0.023 |   0.249 |    0.332 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.122 |   0.370 |    0.454 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.099 | 0.145 |   0.516 |    0.600 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.516 |    0.600 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.619 |    0.703 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.699 |    0.783 | 
     | async_fifo/dut5/\q2_reg[1]          | CK ^         | SDFFRQX2M      | 0.091 | 0.009 |   0.708 |    0.792 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin async_fifo/dut5/\q2_reg[4] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[4] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[4] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.707
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  0.839
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.085 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.063 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.045 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.108 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.140 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.055 |   0.280 |    0.195 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.334 |    0.249 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.362 |    0.277 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.013 | 0.017 |   0.379 |    0.294 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.395 |    0.310 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.099 | 0.095 |   0.490 |    0.405 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.490 |    0.405 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.593 |    0.508 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.673 |    0.588 | 
     | async_fifo/dut5/\q1_reg[4]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.042 | 0.166 |   0.839 |    0.754 | 
     | async_fifo/dut5/\q2_reg[4]          | D ^          | SDFFRQX2M      | 0.042 | 0.000 |   0.839 |    0.754 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.085 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.107 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.125 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.278 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.311 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.023 | 0.023 |   0.249 |    0.334 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.122 |   0.370 |    0.455 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.099 | 0.145 |   0.516 |    0.601 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.516 |    0.601 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.619 |    0.704 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.699 |    0.784 | 
     | async_fifo/dut5/\q2_reg[4]          | CK ^         | SDFFRQX2M      | 0.091 | 0.008 |   0.707 |    0.792 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin async_fifo/dut5/\q2_reg[2] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[2] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[2] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.707
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  0.840
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.086 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.064 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.045 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.108 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.140 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.055 |   0.280 |    0.194 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.334 |    0.249 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.362 |    0.276 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.013 | 0.017 |   0.379 |    0.293 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.395 |    0.310 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.099 | 0.095 |   0.490 |    0.404 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.490 |    0.404 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.593 |    0.507 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.673 |    0.588 | 
     | async_fifo/dut5/\q1_reg[2]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.041 | 0.166 |   0.840 |    0.754 | 
     | async_fifo/dut5/\q2_reg[2]          | D ^          | SDFFRQX2M      | 0.041 | 0.000 |   0.840 |    0.754 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.086 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.108 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.126 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.279 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.311 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.023 | 0.023 |   0.249 |    0.334 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.122 |   0.370 |    0.456 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.099 | 0.145 |   0.516 |    0.601 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.516 |    0.601 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.619 |    0.705 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.699 |    0.785 | 
     | async_fifo/dut5/\q2_reg[2]          | CK ^         | SDFFRQX2M      | 0.091 | 0.007 |   0.707 |    0.792 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin register_file/\reg_file_reg[11][5] /CK 
Endpoint:   register_file/\reg_file_reg[11][5] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[11][4] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.681
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.719
  Arrival Time                  0.809
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.091 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.079 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.003 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.099 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.176 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.232 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.339 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.402 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.458 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.489 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.630 |    0.539 | 
     | register_file/\reg_file_reg[11][4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.080 | 0.179 |   0.809 |    0.719 | 
     | register_file/\reg_file_reg[11][5] | SI ^        | SDFFRQX2M  | 0.080 | 0.000 |   0.809 |    0.719 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.091 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.103 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.178 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.281 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.358 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.413 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.522 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.585 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.640 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.671 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.722 | 
     | register_file/\reg_file_reg[11][5] | CK ^        | SDFFRQX2M  | 0.184 | 0.050 |   0.681 |    0.772 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin register_file/\reg_file_reg[10][7] /CK 
Endpoint:   register_file/\reg_file_reg[10][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[10][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.691
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.728
  Arrival Time                  0.819
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.091 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.079 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.004 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.099 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.176 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.231 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.338 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.402 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.457 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.488 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.630 |    0.539 | 
     | register_file/\reg_file_reg[10][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.075 | 0.189 |   0.819 |    0.728 | 
     | register_file/\reg_file_reg[10][7] | SI ^        | SDFFRQX2M  | 0.075 | 0.000 |   0.819 |    0.728 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.091 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.103 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.179 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.281 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.358 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.414 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.522 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.585 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.641 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.672 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.722 | 
     | register_file/\reg_file_reg[10][7] | CK ^        | SDFFRQX2M  | 0.194 | 0.060 |   0.691 |    0.782 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin async_fifo/dut5/\q2_reg[0] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[0] /D (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[0] /Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.707
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.754
  Arrival Time                  0.846
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.093 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.070 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.052 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.101 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.133 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.055 |   0.280 |    0.188 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.334 |    0.242 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.362 |    0.269 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.013 | 0.017 |   0.379 |    0.286 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.395 |    0.303 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.099 | 0.095 |   0.490 |    0.397 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.490 |    0.397 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.593 |    0.500 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.673 |    0.581 | 
     | async_fifo/dut5/\q1_reg[0]          | CK ^ -> Q ^  | SDFFRQX2M      | 0.051 | 0.173 |   0.846 |    0.753 | 
     | async_fifo/dut5/\q2_reg[0]          | D ^          | SDFFRQX2M      | 0.051 | 0.000 |   0.846 |    0.754 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.093 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.115 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.133 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.286 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.318 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.023 | 0.023 |   0.249 |    0.341 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.122 |   0.370 |    0.463 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.099 | 0.145 |   0.516 |    0.608 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.516 |    0.608 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.619 |    0.712 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.699 |    0.792 | 
     | async_fifo/dut5/\q2_reg[0]          | CK ^         | SDFFRQX2M      | 0.091 | 0.008 |   0.707 |    0.800 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin q2_reg/CK 
Endpoint:   q2_reg/D (^) checked with  leading edge of 'UART_TX_CLK'
Beginpoint: q1_reg/Q (^) triggered by  leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.702
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.745
  Arrival Time                  0.840
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |   -0.095 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |   -0.073 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |   -0.054 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.099 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.131 | 
     | scan_clk_uart_clk_mux_out__L2_I2    | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.055 |   0.280 |    0.185 | 
     | scan_clk_uart_clk_mux_out__L3_I0    | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.334 |    0.240 | 
     | scan_clk_uart_clk_mux_out__L4_I0    | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.362 |    0.267 | 
     | scan_clk_uart_clk_mux_out__L5_I0    | A ^ -> Y v   | CLKINVX32M     | 0.013 | 0.017 |   0.379 |    0.284 | 
     | scan_clk_uart_clk_mux_out__L6_I0    | A v -> Y ^   | INVX4M         | 0.018 | 0.016 |   0.395 |    0.301 | 
     | tx_div/U19                          | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.099 | 0.095 |   0.490 |    0.395 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.490 |    0.395 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.593 |    0.498 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.673 |    0.579 | 
     | q1_reg                              | CK ^ -> Q ^  | SDFFRQX2M      | 0.049 | 0.166 |   0.840 |    0.745 | 
     | q2_reg                              | D ^          | SDFFRX1M       | 0.049 | 0.000 |   0.840 |    0.745 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                     |              |                |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                     | Uart_clk ^   |                | 0.000 |       |   0.000 |    0.095 | 
     | Uart_clk__L1_I0                     | A ^ -> Y v   | CLKINVX40M     | 0.017 | 0.022 |   0.022 |    0.117 | 
     | Uart_clk__L2_I0                     | A v -> Y ^   | CLKINVX40M     | 0.009 | 0.018 |   0.040 |    0.135 | 
     | scan_clk_uart_clk_mux/U1            | A0 ^ -> Y ^  | AO2B2X2M       | 0.211 | 0.153 |   0.193 |    0.288 | 
     | scan_clk_uart_clk_mux_out__L1_I0    | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.225 |    0.320 | 
     | scan_clk_uart_clk_mux_out__L2_I0    | A v -> Y ^   | CLKINVX4M      | 0.023 | 0.023 |   0.249 |    0.343 | 
     | tx_div/clk_reg_reg                  | CK ^ -> QN v | SDFFRX1M       | 0.000 | 0.122 |   0.370 |    0.465 | 
     | tx_div/U19                          | B1 v -> Y ^  | OAI2BB2X1M     | 0.099 | 0.145 |   0.516 |    0.610 | 
     | tx_div                              | o_div_clk ^  | clk_div_test_1 |       |       |   0.516 |    0.610 | 
     | scan_clk_uart_tx_clk_mux/U1         | A0 ^ -> Y ^  | AO2B2X2M       | 0.099 | 0.103 |   0.619 |    0.714 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^   | BUFX16M        | 0.091 | 0.080 |   0.699 |    0.794 | 
     | q2_reg                              | CK ^         | SDFFRX1M       | 0.091 | 0.003 |   0.702 |    0.797 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[7] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[7] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[7] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.869
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.087 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.012 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.091 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.168 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.235 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.293 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.337 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.127 |   0.563 |    0.464 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.639 |    0.540 | 
     | uart_RX/dut3/\p_data_reg[7]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.172 |   0.812 |    0.712 | 
     | data_sync/dut3/U10                  | A0 ^ -> Y ^ | AO22X1M    | 0.030 | 0.058 |   0.869 |    0.770 | 
     | data_sync/dut3/\sync_bus_reg[7]     | D ^         | SDFFRQX2M  | 0.030 | 0.000 |   0.869 |    0.770 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.112 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.187 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.290 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.367 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.422 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.530 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.594 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.649 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.680 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.730 | 
     | data_sync/dut3/\sync_bus_reg[7] | CK ^        | SDFFRQX2M  | 0.205 | 0.093 |   0.724 |    0.823 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin register_file/\reg_file_reg[15][1] /CK 
Endpoint:   register_file/\reg_file_reg[15][1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[15][0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.706
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.743
  Arrival Time                  0.843
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.088 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.012 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.090 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.167 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.223 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.330 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.393 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.449 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.479 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.630 |    0.530 | 
     | register_file/\reg_file_reg[15][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.059 | 0.213 |   0.843 |    0.743 | 
     | register_file/\reg_file_reg[15][1] | SI ^        | SDFFRQX2M  | 0.059 | 0.000 |   0.843 |    0.743 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.112 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.187 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.290 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.367 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.422 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.531 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.594 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.649 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.680 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.731 | 
     | register_file/\reg_file_reg[15][1] | CK ^        | SDFFRQX2M  | 0.205 | 0.075 |   0.706 |    0.805 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[1] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[1] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[1] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.871
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.088 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.012 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.090 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.167 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.235 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.292 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.336 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.127 |   0.563 |    0.463 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.639 |    0.539 | 
     | uart_RX/dut3/\p_data_reg[1]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.078 | 0.174 |   0.813 |    0.713 | 
     | data_sync/dut3/U4                   | A0 ^ -> Y ^ | AO22X1M    | 0.030 | 0.058 |   0.871 |    0.771 | 
     | data_sync/dut3/\sync_bus_reg[1]     | D ^         | SDFFRQX2M  | 0.030 | 0.000 |   0.871 |    0.771 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.112 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.188 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.290 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.367 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.423 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.531 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.594 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.650 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.681 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.731 | 
     | data_sync/dut3/\sync_bus_reg[1] | CK ^        | SDFFRQX2M  | 0.205 | 0.094 |   0.725 |    0.826 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin register_file/\reg_file_reg[11][7] /CK 
Endpoint:   register_file/\reg_file_reg[11][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[11][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.681
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.719
  Arrival Time                  0.820
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.089 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.013 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.089 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.166 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.222 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.329 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.392 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.448 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.479 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.630 |    0.529 | 
     | register_file/\reg_file_reg[11][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.190 |   0.820 |    0.719 | 
     | register_file/\reg_file_reg[11][7] | SI ^        | SDFFRQX2M  | 0.066 | 0.000 |   0.820 |    0.719 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.113 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.188 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.291 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.368 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.423 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.532 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.595 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.650 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.681 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.732 | 
     | register_file/\reg_file_reg[11][7] | CK ^        | SDFFRQX2M  | 0.184 | 0.050 |   0.681 |    0.782 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin register_file/\reg_file_reg[14][2] /CK 
Endpoint:   register_file/\reg_file_reg[14][2] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[14][1] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.709
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.747
  Arrival Time                  0.848
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.089 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.014 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.089 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.166 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.221 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.328 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.392 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.447 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.478 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.630 |    0.529 | 
     | register_file/\reg_file_reg[14][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.218 |   0.847 |    0.746 | 
     | register_file/\reg_file_reg[14][2] | SI ^        | SDFFRQX2M  | 0.066 | 0.000 |   0.848 |    0.747 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.113 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.189 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.291 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.368 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.424 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.532 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.595 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.651 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.682 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.732 | 
     | register_file/\reg_file_reg[14][2] | CK ^        | SDFFRQX2M  | 0.205 | 0.078 |   0.709 |    0.810 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[0] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[0] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[0] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.726
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.873
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.089 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.014 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.089 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.166 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.233 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.291 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.335 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.127 |   0.563 |    0.462 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.639 |    0.538 | 
     | uart_RX/dut3/\p_data_reg[0]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.079 | 0.174 |   0.813 |    0.712 | 
     | data_sync/dut3/U3                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.060 |   0.873 |    0.771 | 
     | data_sync/dut3/\sync_bus_reg[0]     | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.873 |    0.771 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.114 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.189 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.292 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.369 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.424 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.532 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.596 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.651 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.682 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.732 | 
     | data_sync/dut3/\sync_bus_reg[0] | CK ^        | SDFFRQX2M  | 0.204 | 0.095 |   0.726 |    0.827 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin register_file/\reg_file_reg[8][7] /CK 
Endpoint:   register_file/\reg_file_reg[8][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[8][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.681
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.720
  Arrival Time                  0.821
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.090 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.014 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.088 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.165 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.220 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.328 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.391 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.446 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.477 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.630 |    0.528 | 
     | register_file/\reg_file_reg[8][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.064 | 0.191 |   0.821 |    0.719 | 
     | register_file/\reg_file_reg[8][7] | SI ^        | SDFFRQX2M  | 0.064 | 0.000 |   0.821 |    0.720 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.114 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.190 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.292 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.369 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.424 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.533 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.596 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.651 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.682 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.733 | 
     | register_file/\reg_file_reg[8][7] | CK ^        | SDFFRQX2M  | 0.184 | 0.050 |   0.681 |    0.783 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[3] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[3] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[3] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.874
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.091 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.015 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.087 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.164 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.232 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.290 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.334 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.127 |   0.563 |    0.461 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.639 |    0.537 | 
     | uart_RX/dut3/\p_data_reg[3]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.078 | 0.174 |   0.814 |    0.711 | 
     | data_sync/dut3/U6                   | A0 ^ -> Y ^ | AO22X1M    | 0.032 | 0.060 |   0.874 |    0.771 | 
     | data_sync/dut3/\sync_bus_reg[3]     | D ^         | SDFFRQX2M  | 0.032 | 0.000 |   0.874 |    0.771 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.115 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.190 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.293 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.370 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.425 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.533 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.597 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.652 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.683 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.734 | 
     | data_sync/dut3/\sync_bus_reg[3] | CK ^        | SDFFRQX2M  | 0.205 | 0.094 |   0.725 |    0.828 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[5] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[5] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[5] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.873
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.091 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.015 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.087 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.164 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.232 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.289 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.333 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.127 |   0.563 |    0.461 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.639 |    0.536 | 
     | uart_RX/dut3/\p_data_reg[5]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.172 |   0.811 |    0.708 | 
     | data_sync/dut3/U8                   | A0 ^ -> Y ^ | AO22X1M    | 0.035 | 0.062 |   0.873 |    0.770 | 
     | data_sync/dut3/\sync_bus_reg[5]     | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.873 |    0.770 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.115 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.191 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.293 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.370 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.425 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.534 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.597 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.652 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.683 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.734 | 
     | data_sync/dut3/\sync_bus_reg[5] | CK ^        | SDFFRQX2M  | 0.205 | 0.094 |   0.725 |    0.827 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[4] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[4] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[4] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.724
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.874
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.092 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.016 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.086 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.163 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.231 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.289 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.333 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.127 |   0.563 |    0.460 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.639 |    0.536 | 
     | uart_RX/dut3/\p_data_reg[4]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.081 | 0.175 |   0.814 |    0.711 | 
     | data_sync/dut3/U7                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.059 |   0.874 |    0.770 | 
     | data_sync/dut3/\sync_bus_reg[4]     | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.874 |    0.770 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.116 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.191 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.294 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.371 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.426 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.535 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.598 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.653 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.684 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.735 | 
     | data_sync/dut3/\sync_bus_reg[4] | CK ^        | SDFFRQX2M  | 0.205 | 0.093 |   0.724 |    0.828 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin register_file/\reg_file_reg[1][4] /CK 
Endpoint:   register_file/\reg_file_reg[1][4] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[1][3] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.692
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.742
  Arrival Time                  0.846
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.092 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.017 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.086 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.163 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.218 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.325 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.389 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.444 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.475 | 
     | scan_clk_ref_clk_mux_out__L4_I1   | A v -> Y ^  | CLKINVX40M | 0.090 | 0.059 |   0.638 |    0.534 | 
     | register_file/\reg_file_reg[1][3] | CK ^ -> Q ^ | SDFFRHQX4M | 0.121 | 0.207 |   0.845 |    0.741 | 
     | register_file/\reg_file_reg[1][4] | SI ^        | SDFFRHQX4M | 0.121 | 0.001 |   0.846 |    0.742 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.116 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.192 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.294 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.371 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.427 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.535 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.598 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.654 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.685 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.735 | 
     | register_file/\reg_file_reg[1][4] | CK ^        | SDFFRHQX4M | 0.195 | 0.061 |   0.692 |    0.796 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin pulse_gen/q_reg/CK 
Endpoint:   pulse_gen/q_reg/SI  (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: pulse_gen/out_reg/Q (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.630
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.777
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.094 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.018 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.084 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.161 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.229 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.286 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.330 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.438 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.519 | 
     | pulse_gen/out_reg                   | CK ^ -> Q ^ | SDFFRQX2M  | 0.030 | 0.153 |   0.777 |    0.671 | 
     | pulse_gen/q_reg                     | SI ^        | SDFFRQX2M  | 0.030 | 0.000 |   0.777 |    0.671 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.118 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.194 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.296 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.373 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.441 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.498 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.542 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.109 |   0.545 |    0.651 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.626 |    0.732 | 
     | pulse_gen/q_reg                     | CK ^        | SDFFRQX2M  | 0.091 | 0.005 |   0.630 |    0.736 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin async_fifo/dut4/\q1_reg[4] /CK 
Endpoint:   async_fifo/dut4/\q1_reg[4] /D     (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut3/\rd_ptr_reg[4] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.727
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.877
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.094 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.018 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.084 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.161 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.229 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.286 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.330 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.438 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.518 | 
     | async_fifo/dut3/\rd_ptr_reg[4]      | CK ^ -> Q ^ | SDFFRQX2M  | 0.093 | 0.193 |   0.817 |    0.711 | 
     | async_fifo/dut3/rd_ptr_gc/U5        | A ^ -> Y ^  | BUFX2M     | 0.049 | 0.060 |   0.877 |    0.771 | 
     | async_fifo/dut4/\q1_reg[4]          | D ^         | SDFFRQX2M  | 0.049 | 0.000 |   0.877 |    0.771 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.118 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.194 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.296 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.373 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.429 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.537 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.600 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.656 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.687 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.737 | 
     | async_fifo/dut4/\q1_reg[4]      | CK ^        | SDFFRQX2M  | 0.204 | 0.096 |   0.727 |    0.833 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin alu/\alu_out_reg[2] /CK 
Endpoint:   alu/\alu_out_reg[2] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: alu/\alu_out_reg[1] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.076
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.236
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.163 |       |   0.000 |   -0.111 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.109 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.075 |   0.075 |   -0.036 | 
     | alu/\alu_out_reg[1]    | CK ^ -> Q ^ | SDFFRHQX1M   | 0.101 | 0.160 |   0.235 |    0.125 | 
     | alu/\alu_out_reg[2]    | SI ^        | SDFFRHQX1M   | 0.101 | 0.000 |   0.236 |    0.125 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.163 |       |   0.000 |    0.111 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |    0.112 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.075 |   0.075 |    0.186 | 
     | alu/\alu_out_reg[2]    | CK ^        | SDFFRHQX1M   | 0.034 | 0.001 |   0.076 |    0.187 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin data_sync/dut3/\sync_bus_reg[2] /CK 
Endpoint:   data_sync/dut3/\sync_bus_reg[2] /D (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: uart_RX/dut3/\p_data_reg[2] /Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.725
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.881
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.099 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.023 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.079 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.156 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.224 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.281 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.325 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.133 | 0.127 |   0.563 |    0.453 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.040 | 0.076 |   0.639 |    0.529 | 
     | uart_RX/dut3/\p_data_reg[2]         | CK ^ -> Q ^ | SDFFRQX2M  | 0.083 | 0.177 |   0.816 |    0.705 | 
     | data_sync/dut3/U5                   | A0 ^ -> Y ^ | AO22X1M    | 0.039 | 0.065 |   0.881 |    0.770 | 
     | data_sync/dut3/\sync_bus_reg[2]     | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.881 |    0.771 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.111 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.123 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.199 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.301 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.378 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.433 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.542 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.605 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.660 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.691 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.742 | 
     | data_sync/dut3/\sync_bus_reg[2] | CK ^        | SDFFRQX2M  | 0.205 | 0.094 |   0.725 |    0.836 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin async_fifo/dut5/\q1_reg[4] /CK 
Endpoint:   async_fifo/dut5/\q1_reg[4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[3] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.674
  Arrival Time                  0.787
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.101 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.025 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.077 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.154 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.222 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.279 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.323 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.431 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.512 | 
     | async_fifo/dut5/\q1_reg[3]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.162 |   0.786 |    0.674 | 
     | async_fifo/dut5/\q1_reg[4]          | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.787 |    0.674 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.125 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.200 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.303 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.380 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.448 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.505 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.549 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.109 |   0.545 |    0.658 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.626 |    0.738 | 
     | async_fifo/dut5/\q1_reg[4]          | CK ^        | SDFFRQX2M  | 0.091 | 0.008 |   0.633 |    0.746 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[1] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: uart_clk_rst_sync/\syn_rst_reg_reg[2] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.695
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.739
  Arrival Time                  0.852
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.113 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.101 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |   -0.082 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.167 |   0.199 |    0.086 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.277 |    0.164 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.339 |    0.226 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.526 |    0.413 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.608 |    0.495 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.629 |    0.516 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.693 |    0.580 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.158 |   0.852 |    0.739 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | D ^         | SDFFRQX1M  | 0.041 | 0.000 |   0.852 |    0.739 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.113 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.125 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.026 | 0.019 |   0.031 |    0.144 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.211 | 0.168 |   0.200 |    0.313 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.065 | 0.078 |   0.278 |    0.391 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.083 | 0.063 |   0.341 |    0.454 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.296 | 0.187 |   0.527 |    0.640 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.034 | 0.082 |   0.609 |    0.722 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.017 | 0.021 |   0.630 |    0.743 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.100 | 0.064 |   0.694 |    0.807 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.100 | 0.001 |   0.695 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin alu/\alu_out_reg[1] /CK 
Endpoint:   alu/\alu_out_reg[1] /SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: alu/\alu_out_reg[0] /Q  (^) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.077
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.240
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.163 |       |   0.000 |   -0.115 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |   -0.113 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.075 |   0.075 |   -0.040 | 
     | alu/\alu_out_reg[0]    | CK ^ -> Q ^ | SDFFRHQX1M   | 0.108 | 0.164 |   0.239 |    0.125 | 
     | alu/\alu_out_reg[1]    | SI ^        | SDFFRHQX1M   | 0.108 | 0.001 |   0.240 |    0.125 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                        |             |              |       |       |  Time   |   Time   | 
     |------------------------+-------------+--------------+-------+-------+---------+----------| 
     | clock_gating_cell/dut0 | ECK ^       |              | 0.163 |       |   0.000 |    0.115 | 
     | clock_gating_cell      | gated_clk ^ | clock_gating |       |       |   0.001 |    0.116 | 
     | gated_clk__L1_I0       | A ^ -> Y ^  | CLKBUFX40M   | 0.034 | 0.075 |   0.075 |    0.190 | 
     | alu/\alu_out_reg[1]    | CK ^        | SDFFRHQX1M   | 0.034 | 0.002 |   0.077 |    0.192 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin async_fifo/dut5/\q1_reg[2] /CK 
Endpoint:   async_fifo/dut5/\q1_reg[2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[1] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  0.790
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.104 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.028 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.074 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.151 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.219 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.277 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.321 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.428 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.509 | 
     | async_fifo/dut5/\q1_reg[1]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.166 |   0.790 |    0.674 | 
     | async_fifo/dut5/\q1_reg[2]          | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   0.790 |    0.675 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.116 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.128 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.203 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.306 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.383 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.451 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.508 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.552 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.109 |   0.545 |    0.661 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.626 |    0.741 | 
     | async_fifo/dut5/\q1_reg[2]          | CK ^        | SDFFRQX2M  | 0.091 | 0.009 |   0.634 |    0.750 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin register_file/\reg_file_reg[9][7] /CK 
Endpoint:   register_file/\reg_file_reg[9][7] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: register_file/\reg_file_reg[9][6] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.716
  Arrival Time                  0.833
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.104 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.029 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.074 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.151 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.206 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.107 |   0.430 |    0.313 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.493 |    0.377 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.548 |    0.432 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.579 |    0.463 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.630 |    0.514 | 
     | register_file/\reg_file_reg[9][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.075 | 0.202 |   0.832 |    0.716 | 
     | register_file/\reg_file_reg[9][7] | SI ^        | SDFFRQX2M  | 0.075 | 0.001 |   0.833 |    0.716 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.116 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.128 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.204 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.306 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.383 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.056 | 0.055 |   0.322 |    0.439 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.098 | 0.108 |   0.431 |    0.547 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.026 | 0.063 |   0.494 |    0.610 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.055 |   0.549 |    0.666 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.031 |   0.580 |    0.697 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.065 | 0.051 |   0.631 |    0.747 | 
     | register_file/\reg_file_reg[9][7] | CK ^        | SDFFRQX2M  | 0.182 | 0.048 |   0.679 |    0.795 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin async_fifo/dut5/\q2_reg[0] /CK 
Endpoint:   async_fifo/dut5/\q2_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: async_fifo/dut5/\q1_reg[4] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.673
  Arrival Time                  0.791
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |   -0.105 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |   -0.030 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.073 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.150 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.218 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.275 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.319 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.108 |   0.544 |    0.427 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.625 |    0.507 | 
     | async_fifo/dut5/\q1_reg[4]          | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.166 |   0.790 |    0.673 | 
     | async_fifo/dut5/\q2_reg[0]          | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   0.791 |    0.673 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.117 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.006 | 0.012 |   0.012 |    0.129 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.077 | 0.076 |   0.088 |    0.205 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.144 | 0.102 |   0.190 |    0.307 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.101 | 0.077 |   0.267 |    0.384 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.019 | 0.068 |   0.335 |    0.452 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.043 | 0.057 |   0.392 |    0.509 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.055 | 0.044 |   0.436 |    0.553 | 
     | scan_clk_uart_tx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.099 | 0.109 |   0.545 |    0.662 | 
     | scan_clk_uart_tx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX16M    | 0.091 | 0.080 |   0.626 |    0.743 | 
     | async_fifo/dut5/\q2_reg[0]          | CK ^        | SDFFRQX2M  | 0.091 | 0.008 |   0.633 |    0.750 | 
     +-----------------------------------------------------------------------------------------------------+ 

