Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Oct 18 23:09:40 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file kcu10gbaser_tpu_top_utilization_placed.rpt -pb kcu10gbaser_tpu_top_utilization_placed.pb
| Design       : kcu10gbaser_tpu_top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 61742 |     0 |    242400 | 25.47 |
|   LUT as Logic             | 58996 |     0 |    242400 | 24.34 |
|   LUT as Memory            |  2746 |     0 |    112800 |  2.43 |
|     LUT as Distributed RAM |  1992 |     0 |           |       |
|     LUT as Shift Register  |   754 |     0 |           |       |
| CLB Registers              | 70469 |     0 |    484800 | 14.54 |
|   Register as Flip Flop    | 62613 |     0 |    484800 | 12.92 |
|   Register as Latch        |  7856 |     0 |    484800 |  1.62 |
| CARRY8                     |   829 |     0 |     30300 |  2.74 |
| F7 Muxes                   |  3570 |     0 |    121200 |  2.95 |
| F8 Muxes                   |  1170 |     0 |     60600 |  1.93 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 322   |          Yes |           - |          Set |
| 8171  |          Yes |           - |        Reset |
| 1371  |          Yes |         Set |            - |
| 60605 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 13600 |     0 |     30300 | 44.88 |
|   CLBL                                     |  7422 |     0 |           |       |
|   CLBM                                     |  6178 |     0 |           |       |
| LUT as Logic                               | 58996 |     0 |    242400 | 24.34 |
|   using O5 output only                     |   720 |       |           |       |
|   using O6 output only                     | 43631 |       |           |       |
|   using O5 and O6                          | 14645 |       |           |       |
| LUT as Memory                              |  2746 |     0 |    112800 |  2.43 |
|   LUT as Distributed RAM                   |  1992 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  1728 |       |           |       |
|     using O5 and O6                        |   264 |       |           |       |
|   LUT as Shift Register                    |   754 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   196 |       |           |       |
|     using O5 and O6                        |   558 |       |           |       |
| CLB Registers                              | 70469 |     0 |    484800 | 14.54 |
|   Register driven from within the CLB      | 31085 |       |           |       |
|   Register driven from outside the CLB     | 39384 |       |           |       |
|     LUT in front of the register is unused | 24751 |       |           |       |
|     LUT in front of the register is used   | 14633 |       |           |       |
| Unique Control Sets                        |  7753 |       |     60600 | 12.79 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 65.5 |     0 |       600 | 10.92 |
|   RAMB36/FIFO*    |   51 |     0 |       600 |  8.50 |
|     RAMB36E2 only |   51 |       |           |       |
|   RAMB18          |   29 |     0 |      1200 |  2.42 |
|     RAMB18E2 only |   29 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       520 |  0.58 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    1 |     1 |       104 |  0.96 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |       480 |  2.08 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    7 |     0 |       120 |  5.83 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    2 |     2 |        20 | 10.00 |
| GTHE3_COMMON    |    1 |     1 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 60605 |            Register |
| LUT6          | 29391 |                 CLB |
| LUT3          | 17895 |                 CLB |
| LUT2          | 11230 |                 CLB |
| LUT5          |  8373 |                 CLB |
| LDCE          |  7856 |            Register |
| LUT4          |  5330 |                 CLB |
| MUXF7         |  3570 |                 CLB |
| RAMD64E       |  1464 |                 CLB |
| LUT1          |  1422 |                 CLB |
| FDSE          |  1371 |            Register |
| MUXF8         |  1170 |                 CLB |
| SRL16E        |   872 |                 CLB |
| CARRY8        |   829 |                 CLB |
| RAMD32        |   676 |                 CLB |
| SRLC32E       |   436 |                 CLB |
| FDPE          |   322 |            Register |
| FDCE          |   315 |            Register |
| RAMS32        |   108 |                 CLB |
| RAMB36E2      |    51 |           Block Ram |
| RAMB18E2      |    29 |           Block Ram |
| RAMS64E       |     8 |                 CLB |
| BUFG_GT       |     7 |               Clock |
| SRLC16E       |     4 |                 CLB |
| BUFG_GT_SYNC  |     4 |               Clock |
| BUFGCE        |     3 |               Clock |
| IBUFCTRL      |     2 |              Others |
| GTHE3_CHANNEL |     2 |            Advanced |
| MMCME3_ADV    |     1 |               Clock |
| INBUF         |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
| GTHE3_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| mult_duc                          |    8 |
| mult_ddc                          |    8 |
| duc_out_fifo                      |    4 |
| ddc_out_fifo                      |    4 |
| bb_interface_fifo                 |    4 |
| axis_fifo_t8                      |    4 |
| sub_duc                           |    2 |
| sub_ddc                           |    2 |
| rs_encoder                        |    2 |
| rs_decoder                        |    2 |
| dds_rq                            |    2 |
| dds_ri                            |    2 |
| dds_125m_q                        |    2 |
| dds_125m_i                        |    2 |
| axis_fifo_t                       |    2 |
| add_duc                           |    2 |
| add_ddc                           |    2 |
| tpu_clock_mm                      |    1 |
| mac_phy_ten_gig_eth_pcs_pma_ch1_0 |    1 |
| mac_phy_ten_gig_eth_pcs_pma_ch0_0 |    1 |
| mac_phy_ten_gig_eth_mac_ch1_0     |    1 |
| mac_phy_ten_gig_eth_mac_ch0_0     |    1 |
| mac_phy_system_ila_mac_phy1_0     |    1 |
| ila_layer1_receive                |    1 |
| dbg_hub                           |    1 |
| bb_data_loopback_fifo             |    1 |
+-----------------------------------+------+


