
TPAutomobile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbb8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000364  0800bd48  0800bd48  0000cd48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0ac  0800c0ac  0000e3d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c0ac  0800c0ac  0000d0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0b4  0800c0b4  0000e3d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0b4  0800c0b4  0000d0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c0b8  0800c0b8  0000d0b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d0  20000000  0800c0bc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007bc8  200003d0  0800c48c  0000e3d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007f98  0800c48c  0000ef98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e3d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000286e8  00000000  00000000  0000e400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005e9b  00000000  00000000  00036ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021b0  00000000  00000000  0003c988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a0f  00000000  00000000  0003eb38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e2d7  00000000  00000000  00040547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a0c4  00000000  00000000  0006e81e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010834d  00000000  00000000  000988e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a0c2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009684  00000000  00000000  001a0c74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001aa2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003d0 	.word	0x200003d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bd30 	.word	0x0800bd30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d4 	.word	0x200003d4
 80001cc:	0800bd30 	.word	0x0800bd30

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <HAL_SAI_TxHalfCpltCallback>:
static uint32_t triangle_phase = 0;  // Persistent phase for perfect continuity

// ===  SAI DMA CallBacks

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
    if (hsai->Instance == SAI2_Block_A)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a05      	ldr	r2, [pc, #20]	@ (8000660 <HAL_SAI_TxHalfCpltCallback+0x24>)
 800064a:	4293      	cmp	r3, r2
 800064c:	d102      	bne.n	8000654 <HAL_SAI_TxHalfCpltCallback+0x18>
    {
        sai_tx_half_complete = true;
 800064e:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <HAL_SAI_TxHalfCpltCallback+0x28>)
 8000650:	2201      	movs	r2, #1
 8000652:	701a      	strb	r2, [r3, #0]
    }
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	40015804 	.word	0x40015804
 8000664:	200023ec 	.word	0x200023ec

08000668 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
    if (hsai->Instance == SAI2_Block_A)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a05      	ldr	r2, [pc, #20]	@ (800068c <HAL_SAI_TxCpltCallback+0x24>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d102      	bne.n	8000680 <HAL_SAI_TxCpltCallback+0x18>
    {
        sai_tx_full_complete = true;
 800067a:	4b05      	ldr	r3, [pc, #20]	@ (8000690 <HAL_SAI_TxCpltCallback+0x28>)
 800067c:	2201      	movs	r2, #1
 800067e:	701a      	strb	r2, [r3, #0]
    }
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	40015804 	.word	0x40015804
 8000690:	200023ed 	.word	0x200023ed

08000694 <audio_task>:


// ====== Tache FreeRTOS

void audio_task(void *argument)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
    const uint32_t half_buffer_stereo = AUDIO_BUFFER_SAMPLES / 2;
 800069c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006a0:	60fb      	str	r3, [r7, #12]

    // Start circular DMA transmission
    HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)sai_tx_dma_buffer, AUDIO_BUFFER_BYTES);
 80006a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006a6:	491b      	ldr	r1, [pc, #108]	@ (8000714 <audio_task+0x80>)
 80006a8:	481b      	ldr	r0, [pc, #108]	@ (8000718 <audio_task+0x84>)
 80006aa:	f005 fa13 	bl	8005ad4 <HAL_SAI_Transmit_DMA>

    // Optional: fill first half immediately so we don't start with silence
    fill_triangle_wave_stereo(sai_tx_dma_buffer, half_buffer_stereo, 440.0f, 12000);
 80006ae:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 80006b2:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 800071c <audio_task+0x88>
 80006b6:	68f9      	ldr	r1, [r7, #12]
 80006b8:	4816      	ldr	r0, [pc, #88]	@ (8000714 <audio_task+0x80>)
 80006ba:	f000 f837 	bl	800072c <fill_triangle_wave_stereo>

    for (;;)
    {
        if (sai_tx_half_complete || sai_tx_full_complete)
 80006be:	4b18      	ldr	r3, [pc, #96]	@ (8000720 <audio_task+0x8c>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d104      	bne.n	80006d2 <audio_task+0x3e>
 80006c8:	4b16      	ldr	r3, [pc, #88]	@ (8000724 <audio_task+0x90>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d01b      	beq.n	800070a <audio_task+0x76>
        {
            int16_t *buf_ptr;
            uint32_t samples_to_fill;

            if (sai_tx_half_complete)
 80006d2:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <audio_task+0x8c>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d007      	beq.n	80006ec <audio_task+0x58>
            {
                sai_tx_half_complete = false;
 80006dc:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <audio_task+0x8c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
                buf_ptr = sai_tx_dma_buffer;
 80006e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <audio_task+0x80>)
 80006e4:	617b      	str	r3, [r7, #20]
                samples_to_fill = half_buffer_stereo;
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	613b      	str	r3, [r7, #16]
 80006ea:	e006      	b.n	80006fa <audio_task+0x66>
            }
            else
            {
                sai_tx_full_complete = false;
 80006ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000724 <audio_task+0x90>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	701a      	strb	r2, [r3, #0]
                buf_ptr = sai_tx_dma_buffer + AUDIO_BUFFER_SAMPLES;  // Second half
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <audio_task+0x94>)
 80006f4:	617b      	str	r3, [r7, #20]
                samples_to_fill = half_buffer_stereo;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	613b      	str	r3, [r7, #16]
            }

            // Generate 440 Hz triangle wave (A4)
            fill_triangle_wave_stereo(buf_ptr, samples_to_fill, 440.0f, 12000);  // ~36% amplitude → safe
 80006fa:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 80006fe:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800071c <audio_task+0x88>
 8000702:	6939      	ldr	r1, [r7, #16]
 8000704:	6978      	ldr	r0, [r7, #20]
 8000706:	f000 f811 	bl	800072c <fill_triangle_wave_stereo>
        }

        // Small delay to avoid hogging CPU
        vTaskDelay(1);
 800070a:	2001      	movs	r0, #1
 800070c:	f008 fce2 	bl	80090d4 <vTaskDelay>
        if (sai_tx_half_complete || sai_tx_full_complete)
 8000710:	e7d5      	b.n	80006be <audio_task+0x2a>
 8000712:	bf00      	nop
 8000714:	200003ec 	.word	0x200003ec
 8000718:	20002718 	.word	0x20002718
 800071c:	43dc0000 	.word	0x43dc0000
 8000720:	200023ec 	.word	0x200023ec
 8000724:	200023ed 	.word	0x200023ed
 8000728:	200013ec 	.word	0x200013ec

0800072c <fill_triangle_wave_stereo>:
 * @param frequency_hz : fréquence du triangle (ex: 440 pour La)
 * @param sample_rate  : 48000 typiquement
 * @param amplitude    : 0 à 32767 (32767 = pleine échelle sans clip)
 */
void fill_triangle_wave_stereo(int16_t *buffer, uint32_t stereo_samples, float freq_hz, int16_t amplitude)
{
 800072c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000730:	b093      	sub	sp, #76	@ 0x4c
 8000732:	af00      	add	r7, sp, #0
 8000734:	6378      	str	r0, [r7, #52]	@ 0x34
 8000736:	6339      	str	r1, [r7, #48]	@ 0x30
 8000738:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 800073c:	4613      	mov	r3, r2
 800073e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    uint32_t samples_per_period = (uint32_t)((float)AUDIO_SAMPLE_RATE / freq_hz);
 8000740:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8000898 <fill_triangle_wave_stereo+0x16c>
 8000744:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000748:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800074c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000750:	ee17 3a90 	vmov	r3, s15
 8000754:	647b      	str	r3, [r7, #68]	@ 0x44
    if (samples_per_period < 8) samples_per_period = 8;
 8000756:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000758:	2b07      	cmp	r3, #7
 800075a:	d801      	bhi.n	8000760 <fill_triangle_wave_stereo+0x34>
 800075c:	2308      	movs	r3, #8
 800075e:	647b      	str	r3, [r7, #68]	@ 0x44

    for (uint32_t i = 0; i < stereo_samples * 2; i += 2)
 8000760:	2300      	movs	r3, #0
 8000762:	643b      	str	r3, [r7, #64]	@ 0x40
 8000764:	e08b      	b.n	800087e <fill_triangle_wave_stereo+0x152>
    {
        uint32_t pos = triangle_phase % samples_per_period;
 8000766:	4b4d      	ldr	r3, [pc, #308]	@ (800089c <fill_triangle_wave_stereo+0x170>)
 8000768:	6819      	ldr	r1, [r3, #0]
 800076a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800076c:	fbb1 f2f3 	udiv	r2, r1, r3
 8000770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000772:	fb02 f303 	mul.w	r3, r2, r3
 8000776:	1acb      	subs	r3, r1, r3
 8000778:	63bb      	str	r3, [r7, #56]	@ 0x38
        int32_t sample;

        if (pos < (samples_per_period >> 1))
 800077a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800077c:	085a      	lsrs	r2, r3, #1
 800077e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000780:	4293      	cmp	r3, r2
 8000782:	d234      	bcs.n	80007ee <fill_triangle_wave_stereo+0xc2>
        {
            // Rising edge: -amp → +amp
            sample = -amplitude + (int32_t)((4LL * amplitude * pos) / samples_per_period);
 8000784:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000788:	17da      	asrs	r2, r3, #31
 800078a:	623b      	str	r3, [r7, #32]
 800078c:	627a      	str	r2, [r7, #36]	@ 0x24
 800078e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000790:	2200      	movs	r2, #0
 8000792:	61bb      	str	r3, [r7, #24]
 8000794:	61fa      	str	r2, [r7, #28]
 8000796:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800079a:	460b      	mov	r3, r1
 800079c:	69ba      	ldr	r2, [r7, #24]
 800079e:	fb02 f203 	mul.w	r2, r2, r3
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80007a8:	4601      	mov	r1, r0
 80007aa:	fb01 f303 	mul.w	r3, r1, r3
 80007ae:	4413      	add	r3, r2
 80007b0:	6a3a      	ldr	r2, [r7, #32]
 80007b2:	69b9      	ldr	r1, [r7, #24]
 80007b4:	fba2 8901 	umull	r8, r9, r2, r1
 80007b8:	444b      	add	r3, r9
 80007ba:	4699      	mov	r9, r3
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	f04f 0100 	mov.w	r1, #0
 80007c4:	ea4f 0189 	mov.w	r1, r9, lsl #2
 80007c8:	ea41 7198 	orr.w	r1, r1, r8, lsr #30
 80007cc:	ea4f 0088 	mov.w	r0, r8, lsl #2
 80007d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007d2:	2200      	movs	r2, #0
 80007d4:	613b      	str	r3, [r7, #16]
 80007d6:	617a      	str	r2, [r7, #20]
 80007d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80007dc:	f7ff fd48 	bl	8000270 <__aeabi_ldivmod>
 80007e0:	4602      	mov	r2, r0
 80007e2:	460b      	mov	r3, r1
 80007e4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80007e8:	1ad3      	subs	r3, r2, r3
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80007ec:	e030      	b.n	8000850 <fill_triangle_wave_stereo+0x124>
        }
        else
        {
            // Falling edge: +amp → -amp
            sample = amplitude - (int32_t)((4LL * amplitude * (pos - (samples_per_period >> 1))) / samples_per_period);
 80007ee:	f9b7 602a 	ldrsh.w	r6, [r7, #42]	@ 0x2a
 80007f2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80007f6:	17da      	asrs	r2, r3, #31
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	60fa      	str	r2, [r7, #12]
 80007fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007fe:	085a      	lsrs	r2, r3, #1
 8000800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000802:	1a9b      	subs	r3, r3, r2
 8000804:	2200      	movs	r2, #0
 8000806:	469a      	mov	sl, r3
 8000808:	4693      	mov	fp, r2
 800080a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800080e:	460b      	mov	r3, r1
 8000810:	fb0a f203 	mul.w	r2, sl, r3
 8000814:	4603      	mov	r3, r0
 8000816:	fb03 f30b 	mul.w	r3, r3, fp
 800081a:	4413      	add	r3, r2
 800081c:	4602      	mov	r2, r0
 800081e:	fba2 450a 	umull	r4, r5, r2, sl
 8000822:	442b      	add	r3, r5
 8000824:	461d      	mov	r5, r3
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 0100 	mov.w	r1, #0
 800082e:	00a9      	lsls	r1, r5, #2
 8000830:	ea41 7194 	orr.w	r1, r1, r4, lsr #30
 8000834:	00a0      	lsls	r0, r4, #2
 8000836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000838:	2200      	movs	r2, #0
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000842:	f7ff fd15 	bl	8000270 <__aeabi_ldivmod>
 8000846:	4602      	mov	r2, r0
 8000848:	460b      	mov	r3, r1
 800084a:	4613      	mov	r3, r2
 800084c:	1af3      	subs	r3, r6, r3
 800084e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        buffer[i]   = (int16_t)sample;  // Left
 8000850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000852:	005a      	lsls	r2, r3, #1
 8000854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000856:	441a      	add	r2, r3
 8000858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800085a:	b21b      	sxth	r3, r3
 800085c:	8013      	strh	r3, [r2, #0]
        buffer[i+1] = (int16_t)sample;  // Right (same for mono-like triangle)
 800085e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000860:	3301      	adds	r3, #1
 8000862:	005a      	lsls	r2, r3, #1
 8000864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000866:	441a      	add	r2, r3
 8000868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800086a:	b21b      	sxth	r3, r3
 800086c:	8013      	strh	r3, [r2, #0]

        triangle_phase++;
 800086e:	4b0b      	ldr	r3, [pc, #44]	@ (800089c <fill_triangle_wave_stereo+0x170>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	1c5a      	adds	r2, r3, #1
 8000874:	4b09      	ldr	r3, [pc, #36]	@ (800089c <fill_triangle_wave_stereo+0x170>)
 8000876:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < stereo_samples * 2; i += 2)
 8000878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800087a:	3302      	adds	r3, #2
 800087c:	643b      	str	r3, [r7, #64]	@ 0x40
 800087e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000880:	005a      	lsls	r2, r3, #1
 8000882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000884:	4293      	cmp	r3, r2
 8000886:	f4ff af6e 	bcc.w	8000766 <fill_triangle_wave_stereo+0x3a>
    }
}
 800088a:	bf00      	nop
 800088c:	bf00      	nop
 800088e:	374c      	adds	r7, #76	@ 0x4c
 8000890:	46bd      	mov	sp, r7
 8000892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000896:	bf00      	nop
 8000898:	473b8000 	.word	0x473b8000
 800089c:	200023f0 	.word	0x200023f0

080008a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008a6:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <MX_DMA_Init+0x48>)
 80008a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008aa:	4a0f      	ldr	r2, [pc, #60]	@ (80008e8 <MX_DMA_Init+0x48>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80008b2:	4b0d      	ldr	r3, [pc, #52]	@ (80008e8 <MX_DMA_Init+0x48>)
 80008b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2105      	movs	r1, #5
 80008c2:	2010      	movs	r0, #16
 80008c4:	f001 f96a 	bl	8001b9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80008c8:	2010      	movs	r0, #16
 80008ca:	f001 f983 	bl	8001bd4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2105      	movs	r1, #5
 80008d2:	2011      	movs	r0, #17
 80008d4:	f001 f962 	bl	8001b9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80008d8:	2011      	movs	r0, #17
 80008da:	f001 f97b 	bl	8001bd4 <HAL_NVIC_EnableIRQ>

}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40021000 	.word	0x40021000

080008ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	4a07      	ldr	r2, [pc, #28]	@ (8000918 <vApplicationGetIdleTaskMemory+0x2c>)
 80008fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	4a06      	ldr	r2, [pc, #24]	@ (800091c <vApplicationGetIdleTaskMemory+0x30>)
 8000902:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2280      	movs	r2, #128	@ 0x80
 8000908:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800090a:	bf00      	nop
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	200023f8 	.word	0x200023f8
 800091c:	20002498 	.word	0x20002498

08000920 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000920:	b5b0      	push	{r4, r5, r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000926:	4b0a      	ldr	r3, [pc, #40]	@ (8000950 <MX_FREERTOS_Init+0x30>)
 8000928:	1d3c      	adds	r4, r7, #4
 800092a:	461d      	mov	r5, r3
 800092c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800092e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000930:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000934:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000938:	1d3b      	adds	r3, r7, #4
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f008 f841 	bl	80089c4 <osThreadCreate>
 8000942:	4603      	mov	r3, r0
 8000944:	4a03      	ldr	r2, [pc, #12]	@ (8000954 <MX_FREERTOS_Init+0x34>)
 8000946:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000948:	bf00      	nop
 800094a:	3720      	adds	r7, #32
 800094c:	46bd      	mov	sp, r7
 800094e:	bdb0      	pop	{r4, r5, r7, pc}
 8000950:	0800bd54 	.word	0x0800bd54
 8000954:	200023f4 	.word	0x200023f4

08000958 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000960:	2001      	movs	r0, #1
 8000962:	f008 f87b 	bl	8008a5c <osDelay>
 8000966:	e7fb      	b.n	8000960 <StartDefaultTask+0x8>

08000968 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08a      	sub	sp, #40	@ 0x28
 800096c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096e:	f107 0314 	add.w	r3, r7, #20
 8000972:	2200      	movs	r2, #0
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	605a      	str	r2, [r3, #4]
 8000978:	609a      	str	r2, [r3, #8]
 800097a:	60da      	str	r2, [r3, #12]
 800097c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097e:	4b38      	ldr	r3, [pc, #224]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	4a37      	ldr	r2, [pc, #220]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800098a:	4b35      	ldr	r3, [pc, #212]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098e:	f003 0304 	and.w	r3, r3, #4
 8000992:	613b      	str	r3, [r7, #16]
 8000994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000996:	4b32      	ldr	r3, [pc, #200]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	4a31      	ldr	r2, [pc, #196]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 800099c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b29      	ldr	r3, [pc, #164]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	4b26      	ldr	r3, [pc, #152]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	4a25      	ldr	r2, [pc, #148]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 80009cc:	f043 0302 	orr.w	r3, r3, #2
 80009d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d2:	4b23      	ldr	r3, [pc, #140]	@ (8000a60 <MX_GPIO_Init+0xf8>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	f003 0302 	and.w	r3, r3, #2
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, GPIO_PIN_SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	2101      	movs	r1, #1
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e6:	f001 fd23 	bl	8002430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2120      	movs	r1, #32
 80009ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009f2:	f001 fd1d 	bl	8002430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80009f6:	2201      	movs	r2, #1
 80009f8:	2180      	movs	r1, #128	@ 0x80
 80009fa:	481a      	ldr	r0, [pc, #104]	@ (8000a64 <MX_GPIO_Init+0xfc>)
 80009fc:	f001 fd18 	bl	8002430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a06:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	4814      	ldr	r0, [pc, #80]	@ (8000a68 <MX_GPIO_Init+0x100>)
 8000a18:	f001 fb60 	bl	80020dc <HAL_GPIO_Init>

  /*Configure GPIO pins : vu_nRST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = vu_nRST_Pin|LD2_Pin;
 8000a1c:	2321      	movs	r3, #33	@ 0x21
 8000a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a20:	2301      	movs	r3, #1
 8000a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	4619      	mov	r1, r3
 8000a32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a36:	f001 fb51 	bl	80020dc <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000a3a:	2380      	movs	r3, #128	@ 0x80
 8000a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4804      	ldr	r0, [pc, #16]	@ (8000a64 <MX_GPIO_Init+0xfc>)
 8000a52:	f001 fb43 	bl	80020dc <HAL_GPIO_Init>

}
 8000a56:	bf00      	nop
 8000a58:	3728      	adds	r7, #40	@ 0x28
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40021000 	.word	0x40021000
 8000a64:	48000400 	.word	0x48000400
 8000a68:	48000800 	.word	0x48000800

08000a6c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a72:	4a1c      	ldr	r2, [pc, #112]	@ (8000ae4 <MX_I2C2_Init+0x78>)
 8000a74:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F12981;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a78:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae8 <MX_I2C2_Init+0x7c>)
 8000a7a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a82:	4b17      	ldr	r3, [pc, #92]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a88:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a94:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000aa6:	480e      	ldr	r0, [pc, #56]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000aa8:	f001 fcf4 	bl	8002494 <HAL_I2C_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000ab2:	f000 fa5f 	bl	8000f74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4809      	ldr	r0, [pc, #36]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000aba:	f002 fa77 	bl	8002fac <HAL_I2CEx_ConfigAnalogFilter>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000ac4:	f000 fa56 	bl	8000f74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4805      	ldr	r0, [pc, #20]	@ (8000ae0 <MX_I2C2_Init+0x74>)
 8000acc:	f002 fab9 	bl	8003042 <HAL_I2CEx_ConfigDigitalFilter>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000ad6:	f000 fa4d 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20002698 	.word	0x20002698
 8000ae4:	40005800 	.word	0x40005800
 8000ae8:	00f12981 	.word	0x00f12981

08000aec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b0ac      	sub	sp, #176	@ 0xb0
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	2288      	movs	r2, #136	@ 0x88
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f00a f979 	bl	800ae04 <memset>
  if(i2cHandle->Instance==I2C2)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	4a21      	ldr	r2, [pc, #132]	@ (8000b9c <HAL_I2C_MspInit+0xb0>)
 8000b18:	4293      	cmp	r3, r2
 8000b1a:	d13b      	bne.n	8000b94 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000b1c:	2380      	movs	r3, #128	@ 0x80
 8000b1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000b20:	2300      	movs	r3, #0
 8000b22:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b24:	f107 0314 	add.w	r3, r7, #20
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f003 faaf 	bl	800408c <HAL_RCCEx_PeriphCLKConfig>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b34:	f000 fa1e 	bl	8000f74 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <HAL_I2C_MspInit+0xb4>)
 8000b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3c:	4a18      	ldr	r2, [pc, #96]	@ (8000ba0 <HAL_I2C_MspInit+0xb4>)
 8000b3e:	f043 0302 	orr.w	r3, r3, #2
 8000b42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b44:	4b16      	ldr	r3, [pc, #88]	@ (8000ba0 <HAL_I2C_MspInit+0xb4>)
 8000b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b48:	f003 0302 	and.w	r3, r3, #2
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b50:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b58:	2312      	movs	r3, #18
 8000b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b64:	2303      	movs	r3, #3
 8000b66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b6a:	2304      	movs	r3, #4
 8000b6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b70:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b74:	4619      	mov	r1, r3
 8000b76:	480b      	ldr	r0, [pc, #44]	@ (8000ba4 <HAL_I2C_MspInit+0xb8>)
 8000b78:	f001 fab0 	bl	80020dc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000b7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <HAL_I2C_MspInit+0xb4>)
 8000b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b80:	4a07      	ldr	r2, [pc, #28]	@ (8000ba0 <HAL_I2C_MspInit+0xb4>)
 8000b82:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b88:	4b05      	ldr	r3, [pc, #20]	@ (8000ba0 <HAL_I2C_MspInit+0xb4>)
 8000b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000b94:	bf00      	nop
 8000b96:	37b0      	adds	r7, #176	@ 0xb0
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	40005800 	.word	0x40005800
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	48000400 	.word	0x48000400

08000ba8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000bb0:	1d39      	adds	r1, r7, #4
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	4803      	ldr	r0, [pc, #12]	@ (8000bc8 <__io_putchar+0x20>)
 8000bba:	f006 fcdd 	bl	8007578 <HAL_UART_Transmit>
	return chr;
 8000bbe:	687b      	ldr	r3, [r7, #4]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20002968 	.word	0x20002968

08000bcc <cs_low>:

/* ===== API =====*/

// BSP MCP23S17
void cs_low(void *d)   { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET); }
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	2180      	movs	r1, #128	@ 0x80
 8000bd8:	4803      	ldr	r0, [pc, #12]	@ (8000be8 <cs_low+0x1c>)
 8000bda:	f001 fc29 	bl	8002430 <HAL_GPIO_WritePin>
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	48000400 	.word	0x48000400

08000bec <cs_high>:
void cs_high(void *d)  { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET); }
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	2180      	movs	r1, #128	@ 0x80
 8000bf8:	4803      	ldr	r0, [pc, #12]	@ (8000c08 <cs_high+0x1c>)
 8000bfa:	f001 fc19 	bl	8002430 <HAL_GPIO_WritePin>
 8000bfe:	bf00      	nop
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	48000400 	.word	0x48000400

08000c0c <delay_ms>:
void delay_ms(uint32_t ms, void *d) { vTaskDelay(pdMS_TO_TICKS(ms)); }
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c1c:	fb02 f303 	mul.w	r3, r2, r3
 8000c20:	4a05      	ldr	r2, [pc, #20]	@ (8000c38 <delay_ms+0x2c>)
 8000c22:	fba2 2303 	umull	r2, r3, r2, r3
 8000c26:	099b      	lsrs	r3, r3, #6
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f008 fa53 	bl	80090d4 <vTaskDelay>
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	10624dd3 	.word	0x10624dd3

08000c3c <spi_send>:

void spi_send(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi3, tx, len, 100);
 8000c4c:	88fa      	ldrh	r2, [r7, #6]
 8000c4e:	2364      	movs	r3, #100	@ 0x64
 8000c50:	68f9      	ldr	r1, [r7, #12]
 8000c52:	4803      	ldr	r0, [pc, #12]	@ (8000c60 <spi_send+0x24>)
 8000c54:	f005 fc82 	bl	800655c <HAL_SPI_Transmit>
}
 8000c58:	bf00      	nop
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	200028b4 	.word	0x200028b4

08000c64 <spi_recv>:
void spi_recv(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af02      	add	r7, sp, #8
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	603b      	str	r3, [r7, #0]
 8000c70:	4613      	mov	r3, r2
 8000c72:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_TransmitReceive(&hspi3, tx, rx, len, 100);
 8000c74:	88fb      	ldrh	r3, [r7, #6]
 8000c76:	2264      	movs	r2, #100	@ 0x64
 8000c78:	9200      	str	r2, [sp, #0]
 8000c7a:	68ba      	ldr	r2, [r7, #8]
 8000c7c:	68f9      	ldr	r1, [r7, #12]
 8000c7e:	4803      	ldr	r0, [pc, #12]	@ (8000c8c <spi_recv+0x28>)
 8000c80:	f005 fde2 	bl	8006848 <HAL_SPI_TransmitReceive>
}
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	200028b4 	.word	0x200028b4

08000c90 <drv_uart_receive>:

// BSP shell

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	460b      	mov	r3, r1
 8000c9a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000c9c:	887a      	ldrh	r2, [r7, #2]
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ca2:	6879      	ldr	r1, [r7, #4]
 8000ca4:	4803      	ldr	r0, [pc, #12]	@ (8000cb4 <drv_uart_receive+0x24>)
 8000ca6:	f006 fcf0 	bl	800768a <HAL_UART_Receive>
	return 0;
 8000caa:	2300      	movs	r3, #0
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20002968 	.word	0x20002968

08000cb8 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000cc4:	887a      	ldrh	r2, [r7, #2]
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cca:	6879      	ldr	r1, [r7, #4]
 8000ccc:	4803      	ldr	r0, [pc, #12]	@ (8000cdc <drv_uart_transmit+0x24>)
 8000cce:	f006 fc53 	bl	8007578 <HAL_UART_Transmit>
	return 0;
 8000cd2:	2300      	movs	r3, #0
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20002968 	.word	0x20002968

08000ce0 <task_led>:
};



void task_led(void * unused)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000ce8:	2120      	movs	r1, #32
 8000cea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cee:	f001 fbb7 	bl	8002460 <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 8000cf2:	20fa      	movs	r0, #250	@ 0xfa
 8000cf4:	f008 f9ee 	bl	80090d4 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000cf8:	bf00      	nop
 8000cfa:	e7f5      	b.n	8000ce8 <task_led+0x8>

08000cfc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08a      	sub	sp, #40	@ 0x28
 8000d00:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d02:	f000 fe2f 	bl	8001964 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d06:	f000 f8a7 	bl	8000e58 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000d0a:	f000 f8f7 	bl	8000efc <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d0e:	f7ff fe2b 	bl	8000968 <MX_GPIO_Init>
	MX_DMA_Init();
 8000d12:	f7ff fdc5 	bl	80008a0 <MX_DMA_Init>
	MX_I2C2_Init();
 8000d16:	f7ff fea9 	bl	8000a6c <MX_I2C2_Init>
	MX_SAI2_Init();
 8000d1a:	f000 f931 	bl	8000f80 <MX_SAI2_Init>
	MX_SPI3_Init();
 8000d1e:	f000 fa73 	bl	8001208 <MX_SPI3_Init>
	MX_USART2_UART_Init();
 8000d22:	f000 fcb1 	bl	8001688 <MX_USART2_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000d26:	f000 fd3b 	bl	80017a0 <MX_USB_OTG_FS_PCD_Init>
	/* USER CODE BEGIN 2 */
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 8000d2a:	4b39      	ldr	r3, [pc, #228]	@ (8000e10 <main+0x114>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4b37      	ldr	r3, [pc, #220]	@ (8000e10 <main+0x114>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d38:	601a      	str	r2, [r3, #0]
	/*handlers */

	// --------- MCP23s17
	mcp = (mcp23s17_handle_t){
 8000d3a:	4b36      	ldr	r3, [pc, #216]	@ (8000e14 <main+0x118>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a36      	ldr	r2, [pc, #216]	@ (8000e18 <main+0x11c>)
 8000d40:	2100      	movs	r1, #0
 8000d42:	7011      	strb	r1, [r2, #0]
 8000d44:	4a34      	ldr	r2, [pc, #208]	@ (8000e18 <main+0x11c>)
 8000d46:	2100      	movs	r1, #0
 8000d48:	6051      	str	r1, [r2, #4]
 8000d4a:	4a33      	ldr	r2, [pc, #204]	@ (8000e18 <main+0x11c>)
 8000d4c:	4933      	ldr	r1, [pc, #204]	@ (8000e1c <main+0x120>)
 8000d4e:	6091      	str	r1, [r2, #8]
 8000d50:	4a31      	ldr	r2, [pc, #196]	@ (8000e18 <main+0x11c>)
 8000d52:	4933      	ldr	r1, [pc, #204]	@ (8000e20 <main+0x124>)
 8000d54:	60d1      	str	r1, [r2, #12]
 8000d56:	4a30      	ldr	r2, [pc, #192]	@ (8000e18 <main+0x11c>)
 8000d58:	4932      	ldr	r1, [pc, #200]	@ (8000e24 <main+0x128>)
 8000d5a:	6111      	str	r1, [r2, #16]
 8000d5c:	4a2e      	ldr	r2, [pc, #184]	@ (8000e18 <main+0x11c>)
 8000d5e:	4932      	ldr	r1, [pc, #200]	@ (8000e28 <main+0x12c>)
 8000d60:	6151      	str	r1, [r2, #20]
 8000d62:	4a2d      	ldr	r2, [pc, #180]	@ (8000e18 <main+0x11c>)
 8000d64:	4931      	ldr	r1, [pc, #196]	@ (8000e2c <main+0x130>)
 8000d66:	6191      	str	r1, [r2, #24]
 8000d68:	4a2b      	ldr	r2, [pc, #172]	@ (8000e18 <main+0x11c>)
 8000d6a:	61d3      	str	r3, [r2, #28]
				.spi_receive = spi_recv,
				.spi_transmit = spi_send,
				.delay_ms     = delay_ms,
				.mutex        = mutex
	};
	mcp23s17_init(&mcp);
 8000d6c:	482a      	ldr	r0, [pc, #168]	@ (8000e18 <main+0x11c>)
 8000d6e:	f007 fd37 	bl	80087e0 <mcp23s17_init>

	// --------- SGTL5000
	h_sgtl5000.hi2c = &hi2c2;
 8000d72:	4b2f      	ldr	r3, [pc, #188]	@ (8000e30 <main+0x134>)
 8000d74:	4a2f      	ldr	r2, [pc, #188]	@ (8000e34 <main+0x138>)
 8000d76:	601a      	str	r2, [r3, #0]
	h_sgtl5000.dev_address = SGTL5000_DEVADDRESS;
 8000d78:	4b2d      	ldr	r3, [pc, #180]	@ (8000e30 <main+0x134>)
 8000d7a:	2214      	movs	r2, #20
 8000d7c:	809a      	strh	r2, [r3, #4]
	sgtl5000_init(&h_sgtl5000);
 8000d7e:	482c      	ldr	r0, [pc, #176]	@ (8000e30 <main+0x134>)
 8000d80:	f009 fa5e 	bl	800a240 <sgtl5000_init>
	sgtl5000_i2c_write_register(&h_sgtl5000,SGTL5000_CHIP_DAC_VOL,0x3C3C); // Met le volume du DAC a fond
 8000d84:	f643 423c 	movw	r2, #15420	@ 0x3c3c
 8000d88:	2110      	movs	r1, #16
 8000d8a:	4829      	ldr	r0, [pc, #164]	@ (8000e30 <main+0x134>)
 8000d8c:	f009 f9db 	bl	800a146 <sgtl5000_i2c_write_register>

	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000d90:	2300      	movs	r3, #0
 8000d92:	9301      	str	r3, [sp, #4]
 8000d94:	2301      	movs	r3, #1
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	2300      	movs	r3, #0
 8000d9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d9e:	4926      	ldr	r1, [pc, #152]	@ (8000e38 <main+0x13c>)
 8000da0:	4826      	ldr	r0, [pc, #152]	@ (8000e3c <main+0x140>)
 8000da2:	f008 f847 	bl	8008e34 <xTaskCreate>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d004      	beq.n	8000db6 <main+0xba>
	{
		printf("Error creating task Shell\r\n");
 8000dac:	4824      	ldr	r0, [pc, #144]	@ (8000e40 <main+0x144>)
 8000dae:	f009 ff13 	bl	800abd8 <puts>
		Error_Handler();
 8000db2:	f000 f8df 	bl	8000f74 <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 2, NULL) != pdPASS)
 8000db6:	2300      	movs	r3, #0
 8000db8:	9301      	str	r3, [sp, #4]
 8000dba:	2302      	movs	r3, #2
 8000dbc:	9300      	str	r3, [sp, #0]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	2280      	movs	r2, #128	@ 0x80
 8000dc2:	4920      	ldr	r1, [pc, #128]	@ (8000e44 <main+0x148>)
 8000dc4:	4820      	ldr	r0, [pc, #128]	@ (8000e48 <main+0x14c>)
 8000dc6:	f008 f835 	bl	8008e34 <xTaskCreate>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d004      	beq.n	8000dda <main+0xde>
	{
		printf("Error creating task LED\r\n");
 8000dd0:	481e      	ldr	r0, [pc, #120]	@ (8000e4c <main+0x150>)
 8000dd2:	f009 ff01 	bl	800abd8 <puts>
		Error_Handler();
 8000dd6:	f000 f8cd 	bl	8000f74 <Error_Handler>
	}

	if (xTaskCreate(audio_task, "AUDIO", 1024, NULL, 3, NULL) != pdPASS)
 8000dda:	2300      	movs	r3, #0
 8000ddc:	9301      	str	r3, [sp, #4]
 8000dde:	2303      	movs	r3, #3
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	2300      	movs	r3, #0
 8000de4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000de8:	4919      	ldr	r1, [pc, #100]	@ (8000e50 <main+0x154>)
 8000dea:	481a      	ldr	r0, [pc, #104]	@ (8000e54 <main+0x158>)
 8000dec:	f008 f822 	bl	8008e34 <xTaskCreate>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d004      	beq.n	8000e00 <main+0x104>
	{
		printf("Error creating task LED\r\n");
 8000df6:	4815      	ldr	r0, [pc, #84]	@ (8000e4c <main+0x150>)
 8000df8:	f009 feee 	bl	800abd8 <puts>
		Error_Handler();
 8000dfc:	f000 f8ba 	bl	8000f74 <Error_Handler>
	}

	vTaskStartScheduler();
 8000e00:	f008 f99e 	bl	8009140 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000e04:	f7ff fd8c 	bl	8000920 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000e08:	f007 fdd5 	bl	80089b6 <osKernelStart>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */



	while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <main+0x110>
 8000e10:	20002718 	.word	0x20002718
 8000e14:	20002714 	.word	0x20002714
 8000e18:	200026ec 	.word	0x200026ec
 8000e1c:	08000bcd 	.word	0x08000bcd
 8000e20:	08000bed 	.word	0x08000bed
 8000e24:	08000c65 	.word	0x08000c65
 8000e28:	08000c3d 	.word	0x08000c3d
 8000e2c:	08000c0d 	.word	0x08000c0d
 8000e30:	2000270c 	.word	0x2000270c
 8000e34:	20002698 	.word	0x20002698
 8000e38:	0800bd70 	.word	0x0800bd70
 8000e3c:	0800a6fd 	.word	0x0800a6fd
 8000e40:	0800bd78 	.word	0x0800bd78
 8000e44:	0800bd94 	.word	0x0800bd94
 8000e48:	08000ce1 	.word	0x08000ce1
 8000e4c:	0800bd98 	.word	0x0800bd98
 8000e50:	0800bdb4 	.word	0x0800bdb4
 8000e54:	08000695 	.word	0x08000695

08000e58 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b096      	sub	sp, #88	@ 0x58
 8000e5c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	2244      	movs	r2, #68	@ 0x44
 8000e64:	2100      	movs	r1, #0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f009 ffcc 	bl	800ae04 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e6c:	463b      	mov	r3, r7
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]
 8000e74:	609a      	str	r2, [r3, #8]
 8000e76:	60da      	str	r2, [r3, #12]
 8000e78:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e7e:	f002 fa6d 	bl	800335c <HAL_PWREx_ControlVoltageScaling>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000e88:	f000 f874 	bl	8000f74 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000e8c:	2310      	movs	r3, #16
 8000e8e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000e90:	2301      	movs	r3, #1
 8000e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8000e98:	2370      	movs	r3, #112	@ 0x70
 8000e9a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 20;
 8000ea8:	2314      	movs	r3, #20
 8000eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000eac:	2307      	movs	r3, #7
 8000eae:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000eb0:	2304      	movs	r3, #4
 8000eb2:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f002 fab3 	bl	8003428 <HAL_RCC_OscConfig>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <SystemClock_Config+0x74>
	{
		Error_Handler();
 8000ec8:	f000 f854 	bl	8000f74 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ecc:	230f      	movs	r3, #15
 8000ece:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ee0:	463b      	mov	r3, r7
 8000ee2:	2104      	movs	r1, #4
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f002 fe7b 	bl	8003be0 <HAL_RCC_ClockConfig>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8000ef0:	f000 f840 	bl	8000f74 <Error_Handler>
	}
}
 8000ef4:	bf00      	nop
 8000ef6:	3758      	adds	r7, #88	@ 0x58
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b0a2      	sub	sp, #136	@ 0x88
 8000f00:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f02:	463b      	mov	r3, r7
 8000f04:	2288      	movs	r2, #136	@ 0x88
 8000f06:	2100      	movs	r1, #0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f009 ff7b 	bl	800ae04 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000f0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f12:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI2;
 8000f14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f18:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
	PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
	PeriphClkInit.PLLSAI2.PLLSAI2N = 26;
 8000f22:	231a      	movs	r3, #26
 8000f24:	62bb      	str	r3, [r7, #40]	@ 0x28
	PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV17;
 8000f26:	2311      	movs	r3, #17
 8000f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
	PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	633b      	str	r3, [r7, #48]	@ 0x30
	PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8000f2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f32:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f34:	463b      	mov	r3, r7
 8000f36:	4618      	mov	r0, r3
 8000f38:	f003 f8a8 	bl	800408c <HAL_RCCEx_PeriphCLKConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <PeriphCommonClock_Config+0x4a>
	{
		Error_Handler();
 8000f42:	f000 f817 	bl	8000f74 <Error_Handler>
	}
}
 8000f46:	bf00      	nop
 8000f48:	3788      	adds	r7, #136	@ 0x88
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a04      	ldr	r2, [pc, #16]	@ (8000f70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d101      	bne.n	8000f66 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000f62:	f000 fd1f 	bl	80019a4 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40001000 	.word	0x40001000

08000f74 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <Error_Handler+0x8>

08000f80 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000f84:	4b2a      	ldr	r3, [pc, #168]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000f86:	4a2b      	ldr	r2, [pc, #172]	@ (8001034 <MX_SAI2_Init+0xb4>)
 8000f88:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000f8a:	4b29      	ldr	r3, [pc, #164]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000f90:	4b27      	ldr	r3, [pc, #156]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f96:	4b26      	ldr	r3, [pc, #152]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000f9c:	4b24      	ldr	r3, [pc, #144]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000fa2:	4b23      	ldr	r3, [pc, #140]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000fa8:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000faa:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000fae:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 8000fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000fc8:	2302      	movs	r3, #2
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4818      	ldr	r0, [pc, #96]	@ (8001030 <MX_SAI2_Init+0xb0>)
 8000fd0:	f004 fb76 	bl	80056c0 <HAL_SAI_InitProtocol>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000fda:	f7ff ffcb 	bl	8000f74 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000fde:	4b16      	ldr	r3, [pc, #88]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8000fe0:	4a16      	ldr	r2, [pc, #88]	@ (800103c <MX_SAI2_Init+0xbc>)
 8000fe2:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000fe4:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 8000ffc:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001002:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8001004:	2200      	movs	r2, #0
 8001006:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <MX_SAI2_Init+0xb8>)
 800100a:	2200      	movs	r2, #0
 800100c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800100e:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <MX_SAI2_Init+0xb8>)
 8001010:	2200      	movs	r2, #0
 8001012:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001014:	2302      	movs	r3, #2
 8001016:	2200      	movs	r2, #0
 8001018:	2100      	movs	r1, #0
 800101a:	4807      	ldr	r0, [pc, #28]	@ (8001038 <MX_SAI2_Init+0xb8>)
 800101c:	f004 fb50 	bl	80056c0 <HAL_SAI_InitProtocol>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001026:	f7ff ffa5 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20002718 	.word	0x20002718
 8001034:	40015804 	.word	0x40015804
 8001038:	2000279c 	.word	0x2000279c
 800103c:	40015824 	.word	0x40015824

08001040 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	@ 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a64      	ldr	r2, [pc, #400]	@ (80011e0 <HAL_SAI_MspInit+0x1a0>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d15e      	bne.n	8001110 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8001052:	4b64      	ldr	r3, [pc, #400]	@ (80011e4 <HAL_SAI_MspInit+0x1a4>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d113      	bne.n	8001082 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800105a:	4b63      	ldr	r3, [pc, #396]	@ (80011e8 <HAL_SAI_MspInit+0x1a8>)
 800105c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800105e:	4a62      	ldr	r2, [pc, #392]	@ (80011e8 <HAL_SAI_MspInit+0x1a8>)
 8001060:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001064:	6613      	str	r3, [r2, #96]	@ 0x60
 8001066:	4b60      	ldr	r3, [pc, #384]	@ (80011e8 <HAL_SAI_MspInit+0x1a8>)
 8001068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800106a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800106e:	613b      	str	r3, [r7, #16]
 8001070:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2105      	movs	r1, #5
 8001076:	204b      	movs	r0, #75	@ 0x4b
 8001078:	f000 fd90 	bl	8001b9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 800107c:	204b      	movs	r0, #75	@ 0x4b
 800107e:	f000 fda9 	bl	8001bd4 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8001082:	4b58      	ldr	r3, [pc, #352]	@ (80011e4 <HAL_SAI_MspInit+0x1a4>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	3301      	adds	r3, #1
 8001088:	4a56      	ldr	r2, [pc, #344]	@ (80011e4 <HAL_SAI_MspInit+0x1a4>)
 800108a:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800108c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2302      	movs	r3, #2
 8001094:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109a:	2300      	movs	r3, #0
 800109c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800109e:	230d      	movs	r3, #13
 80010a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	4619      	mov	r1, r3
 80010a8:	4850      	ldr	r0, [pc, #320]	@ (80011ec <HAL_SAI_MspInit+0x1ac>)
 80010aa:	f001 f817 	bl	80020dc <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 80010ae:	4b50      	ldr	r3, [pc, #320]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010b0:	4a50      	ldr	r2, [pc, #320]	@ (80011f4 <HAL_SAI_MspInit+0x1b4>)
 80010b2:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 80010b4:	4b4e      	ldr	r3, [pc, #312]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010b6:	2201      	movs	r2, #1
 80010b8:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010ba:	4b4d      	ldr	r3, [pc, #308]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010bc:	2210      	movs	r2, #16
 80010be:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80010c0:	4b4b      	ldr	r3, [pc, #300]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 80010c6:	4b4a      	ldr	r3, [pc, #296]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010c8:	2280      	movs	r2, #128	@ 0x80
 80010ca:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80010cc:	4b48      	ldr	r3, [pc, #288]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010d2:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010d4:	4b46      	ldr	r3, [pc, #280]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010da:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80010dc:	4b44      	ldr	r3, [pc, #272]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010de:	2220      	movs	r2, #32
 80010e0:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 80010e2:	4b43      	ldr	r3, [pc, #268]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80010e8:	4841      	ldr	r0, [pc, #260]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010ea:	f000 fd81 	bl	8001bf0 <HAL_DMA_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 80010f4:	f7ff ff3e 	bl	8000f74 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a3d      	ldr	r2, [pc, #244]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 80010fc:	671a      	str	r2, [r3, #112]	@ 0x70
 80010fe:	4a3c      	ldr	r2, [pc, #240]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4a3a      	ldr	r2, [pc, #232]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 8001108:	66da      	str	r2, [r3, #108]	@ 0x6c
 800110a:	4a39      	ldr	r2, [pc, #228]	@ (80011f0 <HAL_SAI_MspInit+0x1b0>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a38      	ldr	r2, [pc, #224]	@ (80011f8 <HAL_SAI_MspInit+0x1b8>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d15e      	bne.n	80011d8 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 800111a:	4b32      	ldr	r3, [pc, #200]	@ (80011e4 <HAL_SAI_MspInit+0x1a4>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d113      	bne.n	800114a <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001122:	4b31      	ldr	r3, [pc, #196]	@ (80011e8 <HAL_SAI_MspInit+0x1a8>)
 8001124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001126:	4a30      	ldr	r2, [pc, #192]	@ (80011e8 <HAL_SAI_MspInit+0x1a8>)
 8001128:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800112c:	6613      	str	r3, [r2, #96]	@ 0x60
 800112e:	4b2e      	ldr	r3, [pc, #184]	@ (80011e8 <HAL_SAI_MspInit+0x1a8>)
 8001130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001136:	60fb      	str	r3, [r7, #12]
 8001138:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2105      	movs	r1, #5
 800113e:	204b      	movs	r0, #75	@ 0x4b
 8001140:	f000 fd2c 	bl	8001b9c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001144:	204b      	movs	r0, #75	@ 0x4b
 8001146:	f000 fd45 	bl	8001bd4 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 800114a:	4b26      	ldr	r3, [pc, #152]	@ (80011e4 <HAL_SAI_MspInit+0x1a4>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	3301      	adds	r3, #1
 8001150:	4a24      	ldr	r2, [pc, #144]	@ (80011e4 <HAL_SAI_MspInit+0x1a4>)
 8001152:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001154:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115a:	2302      	movs	r3, #2
 800115c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001162:	2300      	movs	r3, #0
 8001164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001166:	230d      	movs	r3, #13
 8001168:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4619      	mov	r1, r3
 8001170:	4822      	ldr	r0, [pc, #136]	@ (80011fc <HAL_SAI_MspInit+0x1bc>)
 8001172:	f000 ffb3 	bl	80020dc <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8001176:	4b22      	ldr	r3, [pc, #136]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 8001178:	4a22      	ldr	r2, [pc, #136]	@ (8001204 <HAL_SAI_MspInit+0x1c4>)
 800117a:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 800117c:	4b20      	ldr	r3, [pc, #128]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 800117e:	2201      	movs	r2, #1
 8001180:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001182:	4b1f      	ldr	r3, [pc, #124]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001188:	4b1d      	ldr	r3, [pc, #116]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 800118e:	4b1c      	ldr	r3, [pc, #112]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 8001190:	2280      	movs	r2, #128	@ 0x80
 8001192:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001194:	4b1a      	ldr	r3, [pc, #104]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 8001196:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800119a:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 800119e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011a2:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 80011a4:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 80011a6:	2220      	movs	r2, #32
 80011a8:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 80011aa:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 80011b0:	4813      	ldr	r0, [pc, #76]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 80011b2:	f000 fd1d 	bl	8001bf0 <HAL_DMA_Init>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 80011bc:	f7ff feda 	bl	8000f74 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 80011c4:	671a      	str	r2, [r3, #112]	@ 0x70
 80011c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 80011d0:	66da      	str	r2, [r3, #108]	@ 0x6c
 80011d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <HAL_SAI_MspInit+0x1c0>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 80011d8:	bf00      	nop
 80011da:	3728      	adds	r7, #40	@ 0x28
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40015804 	.word	0x40015804
 80011e4:	200028b0 	.word	0x200028b0
 80011e8:	40021000 	.word	0x40021000
 80011ec:	48000400 	.word	0x48000400
 80011f0:	20002820 	.word	0x20002820
 80011f4:	4002006c 	.word	0x4002006c
 80011f8:	40015824 	.word	0x40015824
 80011fc:	48000800 	.word	0x48000800
 8001200:	20002868 	.word	0x20002868
 8001204:	40020080 	.word	0x40020080

08001208 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800120c:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <MX_SPI3_Init+0x74>)
 800120e:	4a1c      	ldr	r2, [pc, #112]	@ (8001280 <MX_SPI3_Init+0x78>)
 8001210:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <MX_SPI3_Init+0x74>)
 8001214:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001218:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800121a:	4b18      	ldr	r3, [pc, #96]	@ (800127c <MX_SPI3_Init+0x74>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001220:	4b16      	ldr	r3, [pc, #88]	@ (800127c <MX_SPI3_Init+0x74>)
 8001222:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001226:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001228:	4b14      	ldr	r3, [pc, #80]	@ (800127c <MX_SPI3_Init+0x74>)
 800122a:	2200      	movs	r2, #0
 800122c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800122e:	4b13      	ldr	r3, [pc, #76]	@ (800127c <MX_SPI3_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001234:	4b11      	ldr	r3, [pc, #68]	@ (800127c <MX_SPI3_Init+0x74>)
 8001236:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800123a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <MX_SPI3_Init+0x74>)
 800123e:	2210      	movs	r2, #16
 8001240:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001242:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <MX_SPI3_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001248:	4b0c      	ldr	r3, [pc, #48]	@ (800127c <MX_SPI3_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <MX_SPI3_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001254:	4b09      	ldr	r3, [pc, #36]	@ (800127c <MX_SPI3_Init+0x74>)
 8001256:	2207      	movs	r2, #7
 8001258:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800125a:	4b08      	ldr	r3, [pc, #32]	@ (800127c <MX_SPI3_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001260:	4b06      	ldr	r3, [pc, #24]	@ (800127c <MX_SPI3_Init+0x74>)
 8001262:	2208      	movs	r2, #8
 8001264:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001266:	4805      	ldr	r0, [pc, #20]	@ (800127c <MX_SPI3_Init+0x74>)
 8001268:	f005 f8d5 	bl	8006416 <HAL_SPI_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001272:	f7ff fe7f 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200028b4 	.word	0x200028b4
 8001280:	40003c00 	.word	0x40003c00

08001284 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	@ 0x28
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a25      	ldr	r2, [pc, #148]	@ (8001338 <HAL_SPI_MspInit+0xb4>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d144      	bne.n	8001330 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80012a6:	4b25      	ldr	r3, [pc, #148]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012aa:	4a24      	ldr	r2, [pc, #144]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012b2:	4b22      	ldr	r3, [pc, #136]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012be:	4b1f      	ldr	r3, [pc, #124]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	4a1e      	ldr	r2, [pc, #120]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012c4:	f043 0304 	orr.w	r3, r3, #4
 80012c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ca:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	f003 0304 	and.w	r3, r3, #4
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d6:	4b19      	ldr	r3, [pc, #100]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	4a18      	ldr	r2, [pc, #96]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012dc:	f043 0302 	orr.w	r3, r3, #2
 80012e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <HAL_SPI_MspInit+0xb8>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012ee:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80012f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fc:	2303      	movs	r3, #3
 80012fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001300:	2306      	movs	r3, #6
 8001302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	4619      	mov	r1, r3
 800130a:	480d      	ldr	r0, [pc, #52]	@ (8001340 <HAL_SPI_MspInit+0xbc>)
 800130c:	f000 fee6 	bl	80020dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001310:	2320      	movs	r3, #32
 8001312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001320:	2306      	movs	r3, #6
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	4619      	mov	r1, r3
 800132a:	4806      	ldr	r0, [pc, #24]	@ (8001344 <HAL_SPI_MspInit+0xc0>)
 800132c:	f000 fed6 	bl	80020dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001330:	bf00      	nop
 8001332:	3728      	adds	r7, #40	@ 0x28
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40003c00 	.word	0x40003c00
 800133c:	40021000 	.word	0x40021000
 8001340:	48000800 	.word	0x48000800
 8001344:	48000400 	.word	0x48000400

08001348 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <HAL_MspInit+0x4c>)
 8001350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001352:	4a10      	ldr	r2, [pc, #64]	@ (8001394 <HAL_MspInit+0x4c>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6613      	str	r3, [r2, #96]	@ 0x60
 800135a:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <HAL_MspInit+0x4c>)
 800135c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <HAL_MspInit+0x4c>)
 8001368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136a:	4a0a      	ldr	r2, [pc, #40]	@ (8001394 <HAL_MspInit+0x4c>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001370:	6593      	str	r3, [r2, #88]	@ 0x58
 8001372:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <HAL_MspInit+0x4c>)
 8001374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800137e:	2200      	movs	r2, #0
 8001380:	210f      	movs	r1, #15
 8001382:	f06f 0001 	mvn.w	r0, #1
 8001386:	f000 fc09 	bl	8001b9c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000

08001398 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08e      	sub	sp, #56	@ 0x38
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013a6:	4b34      	ldr	r3, [pc, #208]	@ (8001478 <HAL_InitTick+0xe0>)
 80013a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013aa:	4a33      	ldr	r2, [pc, #204]	@ (8001478 <HAL_InitTick+0xe0>)
 80013ac:	f043 0310 	orr.w	r3, r3, #16
 80013b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80013b2:	4b31      	ldr	r3, [pc, #196]	@ (8001478 <HAL_InitTick+0xe0>)
 80013b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b6:	f003 0310 	and.w	r3, r3, #16
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013be:	f107 0210 	add.w	r2, r7, #16
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4611      	mov	r1, r2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 fdcd 	bl	8003f68 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013ce:	6a3b      	ldr	r3, [r7, #32]
 80013d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d103      	bne.n	80013e0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013d8:	f002 fd9a 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 80013dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80013de:	e004      	b.n	80013ea <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013e0:	f002 fd96 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 80013e4:	4603      	mov	r3, r0
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013ec:	4a23      	ldr	r2, [pc, #140]	@ (800147c <HAL_InitTick+0xe4>)
 80013ee:	fba2 2303 	umull	r2, r3, r2, r3
 80013f2:	0c9b      	lsrs	r3, r3, #18
 80013f4:	3b01      	subs	r3, #1
 80013f6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80013f8:	4b21      	ldr	r3, [pc, #132]	@ (8001480 <HAL_InitTick+0xe8>)
 80013fa:	4a22      	ldr	r2, [pc, #136]	@ (8001484 <HAL_InitTick+0xec>)
 80013fc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80013fe:	4b20      	ldr	r3, [pc, #128]	@ (8001480 <HAL_InitTick+0xe8>)
 8001400:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001404:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001406:	4a1e      	ldr	r2, [pc, #120]	@ (8001480 <HAL_InitTick+0xe8>)
 8001408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800140a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800140c:	4b1c      	ldr	r3, [pc, #112]	@ (8001480 <HAL_InitTick+0xe8>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <HAL_InitTick+0xe8>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001418:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <HAL_InitTick+0xe8>)
 800141a:	2200      	movs	r2, #0
 800141c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800141e:	4818      	ldr	r0, [pc, #96]	@ (8001480 <HAL_InitTick+0xe8>)
 8001420:	f005 fd96 	bl	8006f50 <HAL_TIM_Base_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800142a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800142e:	2b00      	cmp	r3, #0
 8001430:	d11b      	bne.n	800146a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001432:	4813      	ldr	r0, [pc, #76]	@ (8001480 <HAL_InitTick+0xe8>)
 8001434:	f005 fdee 	bl	8007014 <HAL_TIM_Base_Start_IT>
 8001438:	4603      	mov	r3, r0
 800143a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800143e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001442:	2b00      	cmp	r3, #0
 8001444:	d111      	bne.n	800146a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001446:	2036      	movs	r0, #54	@ 0x36
 8001448:	f000 fbc4 	bl	8001bd4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b0f      	cmp	r3, #15
 8001450:	d808      	bhi.n	8001464 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001452:	2200      	movs	r2, #0
 8001454:	6879      	ldr	r1, [r7, #4]
 8001456:	2036      	movs	r0, #54	@ 0x36
 8001458:	f000 fba0 	bl	8001b9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800145c:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <HAL_InitTick+0xf0>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e002      	b.n	800146a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800146a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800146e:	4618      	mov	r0, r3
 8001470:	3738      	adds	r7, #56	@ 0x38
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40021000 	.word	0x40021000
 800147c:	431bde83 	.word	0x431bde83
 8001480:	20002918 	.word	0x20002918
 8001484:	40001000 	.word	0x40001000
 8001488:	20000368 	.word	0x20000368

0800148c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <NMI_Handler+0x4>

08001494 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <HardFault_Handler+0x4>

0800149c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <MemManage_Handler+0x4>

080014a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <DMA1_Channel6_IRQHandler+0x10>)
 80014ca:	f000 fd28 	bl	8001f1e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20002820 	.word	0x20002820

080014d8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <DMA1_Channel7_IRQHandler+0x10>)
 80014de:	f000 fd1e 	bl	8001f1e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20002868 	.word	0x20002868

080014ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014f0:	4802      	ldr	r0, [pc, #8]	@ (80014fc <TIM6_DAC_IRQHandler+0x10>)
 80014f2:	f005 fdff 	bl	80070f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20002918 	.word	0x20002918

08001500 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001504:	4803      	ldr	r0, [pc, #12]	@ (8001514 <SAI2_IRQHandler+0x14>)
 8001506:	f004 fb95 	bl	8005c34 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 800150a:	4803      	ldr	r0, [pc, #12]	@ (8001518 <SAI2_IRQHandler+0x18>)
 800150c:	f004 fb92 	bl	8005c34 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20002718 	.word	0x20002718
 8001518:	2000279c 	.word	0x2000279c

0800151c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	e00a      	b.n	8001544 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800152e:	f3af 8000 	nop.w
 8001532:	4601      	mov	r1, r0
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	1c5a      	adds	r2, r3, #1
 8001538:	60ba      	str	r2, [r7, #8]
 800153a:	b2ca      	uxtb	r2, r1
 800153c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	3301      	adds	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	429a      	cmp	r2, r3
 800154a:	dbf0      	blt.n	800152e <_read+0x12>
  }

  return len;
 800154c:	687b      	ldr	r3, [r7, #4]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af00      	add	r7, sp, #0
 800155c:	60f8      	str	r0, [r7, #12]
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]
 8001566:	e009      	b.n	800157c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	1c5a      	adds	r2, r3, #1
 800156c:	60ba      	str	r2, [r7, #8]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fb19 	bl	8000ba8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	3301      	adds	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	429a      	cmp	r2, r3
 8001582:	dbf1      	blt.n	8001568 <_write+0x12>
  }
  return len;
 8001584:	687b      	ldr	r3, [r7, #4]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <_close>:

int _close(int file)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001596:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015b6:	605a      	str	r2, [r3, #4]
  return 0;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <_isatty>:

int _isatty(int file)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ce:	2301      	movs	r3, #1
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3714      	adds	r7, #20
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
	...

080015f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001600:	4a14      	ldr	r2, [pc, #80]	@ (8001654 <_sbrk+0x5c>)
 8001602:	4b15      	ldr	r3, [pc, #84]	@ (8001658 <_sbrk+0x60>)
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800160c:	4b13      	ldr	r3, [pc, #76]	@ (800165c <_sbrk+0x64>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d102      	bne.n	800161a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001614:	4b11      	ldr	r3, [pc, #68]	@ (800165c <_sbrk+0x64>)
 8001616:	4a12      	ldr	r2, [pc, #72]	@ (8001660 <_sbrk+0x68>)
 8001618:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800161a:	4b10      	ldr	r3, [pc, #64]	@ (800165c <_sbrk+0x64>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	429a      	cmp	r2, r3
 8001626:	d207      	bcs.n	8001638 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001628:	f009 fc98 	bl	800af5c <__errno>
 800162c:	4603      	mov	r3, r0
 800162e:	220c      	movs	r2, #12
 8001630:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001632:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001636:	e009      	b.n	800164c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <_sbrk+0x64>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800163e:	4b07      	ldr	r3, [pc, #28]	@ (800165c <_sbrk+0x64>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4413      	add	r3, r2
 8001646:	4a05      	ldr	r2, [pc, #20]	@ (800165c <_sbrk+0x64>)
 8001648:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800164a:	68fb      	ldr	r3, [r7, #12]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20018000 	.word	0x20018000
 8001658:	00000400 	.word	0x00000400
 800165c:	20002964 	.word	0x20002964
 8001660:	20007f98 	.word	0x20007f98

08001664 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001668:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <SystemInit+0x20>)
 800166a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800166e:	4a05      	ldr	r2, [pc, #20]	@ (8001684 <SystemInit+0x20>)
 8001670:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001674:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	e000ed00 	.word	0xe000ed00

08001688 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800168c:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 800168e:	4a15      	ldr	r2, [pc, #84]	@ (80016e4 <MX_USART2_UART_Init+0x5c>)
 8001690:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001692:	4b13      	ldr	r3, [pc, #76]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 8001694:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001698:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016ae:	220c      	movs	r2, #12
 80016b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_USART2_UART_Init+0x58>)
 80016cc:	f005 ff06 	bl	80074dc <HAL_UART_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016d6:	f7ff fc4d 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20002968 	.word	0x20002968
 80016e4:	40004400 	.word	0x40004400

080016e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b0ac      	sub	sp, #176	@ 0xb0
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2288      	movs	r2, #136	@ 0x88
 8001706:	2100      	movs	r1, #0
 8001708:	4618      	mov	r0, r3
 800170a:	f009 fb7b 	bl	800ae04 <memset>
  if(uartHandle->Instance==USART2)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a21      	ldr	r2, [pc, #132]	@ (8001798 <HAL_UART_MspInit+0xb0>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d13b      	bne.n	8001790 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001718:	2302      	movs	r3, #2
 800171a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800171c:	2300      	movs	r3, #0
 800171e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001720:	f107 0314 	add.w	r3, r7, #20
 8001724:	4618      	mov	r0, r3
 8001726:	f002 fcb1 	bl	800408c <HAL_RCCEx_PeriphCLKConfig>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d001      	beq.n	8001734 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001730:	f7ff fc20 	bl	8000f74 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <HAL_UART_MspInit+0xb4>)
 8001736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001738:	4a18      	ldr	r2, [pc, #96]	@ (800179c <HAL_UART_MspInit+0xb4>)
 800173a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800173e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001740:	4b16      	ldr	r3, [pc, #88]	@ (800179c <HAL_UART_MspInit+0xb4>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174c:	4b13      	ldr	r3, [pc, #76]	@ (800179c <HAL_UART_MspInit+0xb4>)
 800174e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001750:	4a12      	ldr	r2, [pc, #72]	@ (800179c <HAL_UART_MspInit+0xb4>)
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001758:	4b10      	ldr	r3, [pc, #64]	@ (800179c <HAL_UART_MspInit+0xb4>)
 800175a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001764:	230c      	movs	r3, #12
 8001766:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800177c:	2307      	movs	r3, #7
 800177e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001786:	4619      	mov	r1, r3
 8001788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800178c:	f000 fca6 	bl	80020dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001790:	bf00      	nop
 8001792:	37b0      	adds	r7, #176	@ 0xb0
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40004400 	.word	0x40004400
 800179c:	40021000 	.word	0x40021000

080017a0 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80017a4:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80017aa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ae:	2206      	movs	r2, #6
 80017b0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80017b2:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b4:	2202      	movs	r2, #2
 80017b6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ba:	2202      	movs	r2, #2
 80017bc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80017be:	4b0e      	ldr	r3, [pc, #56]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80017c4:	4b0c      	ldr	r3, [pc, #48]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80017ca:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80017d0:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80017d6:	4b08      	ldr	r3, [pc, #32]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017d8:	2200      	movs	r2, #0
 80017da:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80017dc:	4b06      	ldr	r3, [pc, #24]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017de:	2200      	movs	r2, #0
 80017e0:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80017e2:	4805      	ldr	r0, [pc, #20]	@ (80017f8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017e4:	f001 fc79 	bl	80030da <HAL_PCD_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80017ee:	f7ff fbc1 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200029f0 	.word	0x200029f0

080017fc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b0ac      	sub	sp, #176	@ 0xb0
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	2288      	movs	r2, #136	@ 0x88
 800181a:	2100      	movs	r1, #0
 800181c:	4618      	mov	r0, r3
 800181e:	f009 faf1 	bl	800ae04 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800182a:	d16b      	bne.n	8001904 <HAL_PCD_MspInit+0x108>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800182c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001830:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001832:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001836:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800183a:	2301      	movs	r3, #1
 800183c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800183e:	2301      	movs	r3, #1
 8001840:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8001842:	230c      	movs	r3, #12
 8001844:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8001846:	2311      	movs	r3, #17
 8001848:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800184a:	2302      	movs	r3, #2
 800184c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800184e:	2302      	movs	r3, #2
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001852:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001856:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4618      	mov	r0, r3
 800185e:	f002 fc15 	bl	800408c <HAL_RCCEx_PeriphCLKConfig>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001868:	f7ff fb84 	bl	8000f74 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <HAL_PCD_MspInit+0x110>)
 800186e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001870:	4a26      	ldr	r2, [pc, #152]	@ (800190c <HAL_PCD_MspInit+0x110>)
 8001872:	f043 0301 	orr.w	r3, r3, #1
 8001876:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001878:	4b24      	ldr	r3, [pc, #144]	@ (800190c <HAL_PCD_MspInit+0x110>)
 800187a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001884:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001888:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001898:	2303      	movs	r3, #3
 800189a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800189e:	230a      	movs	r3, #10
 80018a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018a8:	4619      	mov	r1, r3
 80018aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ae:	f000 fc15 	bl	80020dc <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80018b2:	4b16      	ldr	r3, [pc, #88]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b6:	4a15      	ldr	r2, [pc, #84]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018be:	4b13      	ldr	r3, [pc, #76]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ca:	4b10      	ldr	r3, [pc, #64]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d114      	bne.n	8001900 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	4b0d      	ldr	r3, [pc, #52]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	4a0c      	ldr	r2, [pc, #48]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e2:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80018ee:	f001 fd8b 	bl	8003408 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f6:	4a05      	ldr	r2, [pc, #20]	@ (800190c <HAL_PCD_MspInit+0x110>)
 80018f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80018fe:	e001      	b.n	8001904 <HAL_PCD_MspInit+0x108>
      HAL_PWREx_EnableVddUSB();
 8001900:	f001 fd82 	bl	8003408 <HAL_PWREx_EnableVddUSB>
}
 8001904:	bf00      	nop
 8001906:	37b0      	adds	r7, #176	@ 0xb0
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40021000 	.word	0x40021000

08001910 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 8001910:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001948 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001914:	f7ff fea6 	bl	8001664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001918:	480c      	ldr	r0, [pc, #48]	@ (800194c <LoopForever+0x6>)
  ldr r1, =_edata
 800191a:	490d      	ldr	r1, [pc, #52]	@ (8001950 <LoopForever+0xa>)
  ldr r2, =_sidata
 800191c:	4a0d      	ldr	r2, [pc, #52]	@ (8001954 <LoopForever+0xe>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001920:	e002      	b.n	8001928 <LoopCopyDataInit>

08001922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001926:	3304      	adds	r3, #4

08001928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800192c:	d3f9      	bcc.n	8001922 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800192e:	4a0a      	ldr	r2, [pc, #40]	@ (8001958 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001930:	4c0a      	ldr	r4, [pc, #40]	@ (800195c <LoopForever+0x16>)
  movs r3, #0
 8001932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001934:	e001      	b.n	800193a <LoopFillZerobss>

08001936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001938:	3204      	adds	r2, #4

0800193a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800193c:	d3fb      	bcc.n	8001936 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800193e:	f009 fb13 	bl	800af68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001942:	f7ff f9db 	bl	8000cfc <main>

08001946 <LoopForever>:

LoopForever:
    b LoopForever
 8001946:	e7fe      	b.n	8001946 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001948:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800194c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001950:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 8001954:	0800c0bc 	.word	0x0800c0bc
  ldr r2, =_sbss
 8001958:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 800195c:	20007f98 	.word	0x20007f98

08001960 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001960:	e7fe      	b.n	8001960 <ADC1_2_IRQHandler>
	...

08001964 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800196e:	4b0c      	ldr	r3, [pc, #48]	@ (80019a0 <HAL_Init+0x3c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a0b      	ldr	r2, [pc, #44]	@ (80019a0 <HAL_Init+0x3c>)
 8001974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001978:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800197a:	2003      	movs	r0, #3
 800197c:	f000 f903 	bl	8001b86 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001980:	200f      	movs	r0, #15
 8001982:	f7ff fd09 	bl	8001398 <HAL_InitTick>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	71fb      	strb	r3, [r7, #7]
 8001990:	e001      	b.n	8001996 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001992:	f7ff fcd9 	bl	8001348 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001996:	79fb      	ldrb	r3, [r7, #7]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40022000 	.word	0x40022000

080019a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019a8:	4b06      	ldr	r3, [pc, #24]	@ (80019c4 <HAL_IncTick+0x20>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_IncTick+0x24>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a04      	ldr	r2, [pc, #16]	@ (80019c8 <HAL_IncTick+0x24>)
 80019b6:	6013      	str	r3, [r2, #0]
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	2000036c 	.word	0x2000036c
 80019c8:	20002ed4 	.word	0x20002ed4

080019cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return uwTick;
 80019d0:	4b03      	ldr	r3, [pc, #12]	@ (80019e0 <HAL_GetTick+0x14>)
 80019d2:	681b      	ldr	r3, [r3, #0]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	20002ed4 	.word	0x20002ed4

080019e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019ec:	f7ff ffee 	bl	80019cc <HAL_GetTick>
 80019f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80019fc:	d005      	beq.n	8001a0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <HAL_Delay+0x44>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	461a      	mov	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4413      	add	r3, r2
 8001a08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a0a:	bf00      	nop
 8001a0c:	f7ff ffde 	bl	80019cc <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d8f7      	bhi.n	8001a0c <HAL_Delay+0x28>
  {
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	2000036c 	.word	0x2000036c

08001a2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a70 <__NVIC_SetPriorityGrouping+0x44>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a48:	4013      	ands	r3, r2
 8001a4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a5e:	4a04      	ldr	r2, [pc, #16]	@ (8001a70 <__NVIC_SetPriorityGrouping+0x44>)
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	60d3      	str	r3, [r2, #12]
}
 8001a64:	bf00      	nop
 8001a66:	3714      	adds	r7, #20
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a78:	4b04      	ldr	r3, [pc, #16]	@ (8001a8c <__NVIC_GetPriorityGrouping+0x18>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	0a1b      	lsrs	r3, r3, #8
 8001a7e:	f003 0307 	and.w	r3, r3, #7
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	db0b      	blt.n	8001aba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	f003 021f 	and.w	r2, r3, #31
 8001aa8:	4907      	ldr	r1, [pc, #28]	@ (8001ac8 <__NVIC_EnableIRQ+0x38>)
 8001aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aae:	095b      	lsrs	r3, r3, #5
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000e100 	.word	0xe000e100

08001acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	6039      	str	r1, [r7, #0]
 8001ad6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	db0a      	blt.n	8001af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	490c      	ldr	r1, [pc, #48]	@ (8001b18 <__NVIC_SetPriority+0x4c>)
 8001ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aea:	0112      	lsls	r2, r2, #4
 8001aec:	b2d2      	uxtb	r2, r2
 8001aee:	440b      	add	r3, r1
 8001af0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001af4:	e00a      	b.n	8001b0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	4908      	ldr	r1, [pc, #32]	@ (8001b1c <__NVIC_SetPriority+0x50>)
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	3b04      	subs	r3, #4
 8001b04:	0112      	lsls	r2, r2, #4
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	440b      	add	r3, r1
 8001b0a:	761a      	strb	r2, [r3, #24]
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000e100 	.word	0xe000e100
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b089      	sub	sp, #36	@ 0x24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	f1c3 0307 	rsb	r3, r3, #7
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	bf28      	it	cs
 8001b3e:	2304      	movcs	r3, #4
 8001b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3304      	adds	r3, #4
 8001b46:	2b06      	cmp	r3, #6
 8001b48:	d902      	bls.n	8001b50 <NVIC_EncodePriority+0x30>
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	3b03      	subs	r3, #3
 8001b4e:	e000      	b.n	8001b52 <NVIC_EncodePriority+0x32>
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5e:	43da      	mvns	r2, r3
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	401a      	ands	r2, r3
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b72:	43d9      	mvns	r1, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b78:	4313      	orrs	r3, r2
         );
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3724      	adds	r7, #36	@ 0x24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff ff4c 	bl	8001a2c <__NVIC_SetPriorityGrouping>
}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	607a      	str	r2, [r7, #4]
 8001ba8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bae:	f7ff ff61 	bl	8001a74 <__NVIC_GetPriorityGrouping>
 8001bb2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	68b9      	ldr	r1, [r7, #8]
 8001bb8:	6978      	ldr	r0, [r7, #20]
 8001bba:	f7ff ffb1 	bl	8001b20 <NVIC_EncodePriority>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc4:	4611      	mov	r1, r2
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff ff80 	bl	8001acc <__NVIC_SetPriority>
}
 8001bcc:	bf00      	nop
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ff54 	bl	8001a90 <__NVIC_EnableIRQ>
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e098      	b.n	8001d34 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	4b4d      	ldr	r3, [pc, #308]	@ (8001d40 <HAL_DMA_Init+0x150>)
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d80f      	bhi.n	8001c2e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	461a      	mov	r2, r3
 8001c14:	4b4b      	ldr	r3, [pc, #300]	@ (8001d44 <HAL_DMA_Init+0x154>)
 8001c16:	4413      	add	r3, r2
 8001c18:	4a4b      	ldr	r2, [pc, #300]	@ (8001d48 <HAL_DMA_Init+0x158>)
 8001c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1e:	091b      	lsrs	r3, r3, #4
 8001c20:	009a      	lsls	r2, r3, #2
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a48      	ldr	r2, [pc, #288]	@ (8001d4c <HAL_DMA_Init+0x15c>)
 8001c2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c2c:	e00e      	b.n	8001c4c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b46      	ldr	r3, [pc, #280]	@ (8001d50 <HAL_DMA_Init+0x160>)
 8001c36:	4413      	add	r3, r2
 8001c38:	4a43      	ldr	r2, [pc, #268]	@ (8001d48 <HAL_DMA_Init+0x158>)
 8001c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3e:	091b      	lsrs	r3, r3, #4
 8001c40:	009a      	lsls	r2, r3, #2
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a42      	ldr	r2, [pc, #264]	@ (8001d54 <HAL_DMA_Init+0x164>)
 8001c4a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2202      	movs	r2, #2
 8001c50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001c62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c66:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001c70:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	699b      	ldr	r3, [r3, #24]
 8001c82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c88:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ca6:	d039      	beq.n	8001d1c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cac:	4a27      	ldr	r2, [pc, #156]	@ (8001d4c <HAL_DMA_Init+0x15c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d11a      	bne.n	8001ce8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001cb2:	4b29      	ldr	r3, [pc, #164]	@ (8001d58 <HAL_DMA_Init+0x168>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cba:	f003 031c 	and.w	r3, r3, #28
 8001cbe:	210f      	movs	r1, #15
 8001cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	4924      	ldr	r1, [pc, #144]	@ (8001d58 <HAL_DMA_Init+0x168>)
 8001cc8:	4013      	ands	r3, r2
 8001cca:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ccc:	4b22      	ldr	r3, [pc, #136]	@ (8001d58 <HAL_DMA_Init+0x168>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6859      	ldr	r1, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd8:	f003 031c 	and.w	r3, r3, #28
 8001cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce0:	491d      	ldr	r1, [pc, #116]	@ (8001d58 <HAL_DMA_Init+0x168>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	600b      	str	r3, [r1, #0]
 8001ce6:	e019      	b.n	8001d1c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <HAL_DMA_Init+0x16c>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf0:	f003 031c 	and.w	r3, r3, #28
 8001cf4:	210f      	movs	r1, #15
 8001cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	4917      	ldr	r1, [pc, #92]	@ (8001d5c <HAL_DMA_Init+0x16c>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001d02:	4b16      	ldr	r3, [pc, #88]	@ (8001d5c <HAL_DMA_Init+0x16c>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6859      	ldr	r1, [r3, #4]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0e:	f003 031c 	and.w	r3, r3, #28
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	4911      	ldr	r1, [pc, #68]	@ (8001d5c <HAL_DMA_Init+0x16c>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2201      	movs	r2, #1
 8001d26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	40020407 	.word	0x40020407
 8001d44:	bffdfff8 	.word	0xbffdfff8
 8001d48:	cccccccd 	.word	0xcccccccd
 8001d4c:	40020000 	.word	0x40020000
 8001d50:	bffdfbf8 	.word	0xbffdfbf8
 8001d54:	40020400 	.word	0x40020400
 8001d58:	400200a8 	.word	0x400200a8
 8001d5c:	400204a8 	.word	0x400204a8

08001d60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
 8001d6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d101      	bne.n	8001d80 <HAL_DMA_Start_IT+0x20>
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	e04b      	b.n	8001e18 <HAL_DMA_Start_IT+0xb8>
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d13a      	bne.n	8001e0a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2202      	movs	r2, #2
 8001d98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 0201 	bic.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	68b9      	ldr	r1, [r7, #8]
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 f95f 	bl	800207c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d008      	beq.n	8001dd8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f042 020e 	orr.w	r2, r2, #14
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	e00f      	b.n	8001df8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 0204 	bic.w	r2, r2, #4
 8001de6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 020a 	orr.w	r2, r2, #10
 8001df6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0201 	orr.w	r2, r2, #1
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	e005      	b.n	8001e16 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e12:	2302      	movs	r3, #2
 8001e14:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d008      	beq.n	8001e4a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2204      	movs	r2, #4
 8001e3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e022      	b.n	8001e90 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 020e 	bic.w	r2, r2, #14
 8001e58:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 0201 	bic.w	r2, r2, #1
 8001e68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f003 021c 	and.w	r2, r3, #28
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	2101      	movs	r1, #1
 8001e78:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2201      	movs	r2, #1
 8001e82:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001e8e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d005      	beq.n	8001ec0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2204      	movs	r2, #4
 8001eb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	73fb      	strb	r3, [r7, #15]
 8001ebe:	e029      	b.n	8001f14 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 020e 	bic.w	r2, r2, #14
 8001ece:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0201 	bic.w	r2, r2, #1
 8001ede:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee4:	f003 021c 	and.w	r2, r3, #28
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eec:	2101      	movs	r1, #1
 8001eee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d003      	beq.n	8001f14 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	4798      	blx	r3
    }
  }
  return status;
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b084      	sub	sp, #16
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3a:	f003 031c 	and.w	r3, r3, #28
 8001f3e:	2204      	movs	r2, #4
 8001f40:	409a      	lsls	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	4013      	ands	r3, r2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d026      	beq.n	8001f98 <HAL_DMA_IRQHandler+0x7a>
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d021      	beq.n	8001f98 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0320 	and.w	r3, r3, #32
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d107      	bne.n	8001f72 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 0204 	bic.w	r2, r2, #4
 8001f70:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	f003 021c 	and.w	r2, r3, #28
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7e:	2104      	movs	r1, #4
 8001f80:	fa01 f202 	lsl.w	r2, r1, r2
 8001f84:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d071      	beq.n	8002072 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001f96:	e06c      	b.n	8002072 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9c:	f003 031c 	and.w	r3, r3, #28
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	409a      	lsls	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d02e      	beq.n	800200a <HAL_DMA_IRQHandler+0xec>
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d029      	beq.n	800200a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10b      	bne.n	8001fdc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 020a 	bic.w	r2, r2, #10
 8001fd2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe0:	f003 021c 	and.w	r2, r3, #28
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe8:	2102      	movs	r1, #2
 8001fea:	fa01 f202 	lsl.w	r2, r1, r2
 8001fee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d038      	beq.n	8002072 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002008:	e033      	b.n	8002072 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200e:	f003 031c 	and.w	r3, r3, #28
 8002012:	2208      	movs	r2, #8
 8002014:	409a      	lsls	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	4013      	ands	r3, r2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d02a      	beq.n	8002074 <HAL_DMA_IRQHandler+0x156>
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	f003 0308 	and.w	r3, r3, #8
 8002024:	2b00      	cmp	r3, #0
 8002026:	d025      	beq.n	8002074 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 020e 	bic.w	r2, r2, #14
 8002036:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203c:	f003 021c 	and.w	r2, r3, #28
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	2101      	movs	r1, #1
 8002046:	fa01 f202 	lsl.w	r2, r1, r2
 800204a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2201      	movs	r2, #1
 8002056:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002066:	2b00      	cmp	r3, #0
 8002068:	d004      	beq.n	8002074 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002072:	bf00      	nop
 8002074:	bf00      	nop
}
 8002076:	3710      	adds	r7, #16
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
 8002088:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	f003 021c 	and.w	r2, r3, #28
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	2101      	movs	r1, #1
 8002098:	fa01 f202 	lsl.w	r2, r1, r2
 800209c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b10      	cmp	r3, #16
 80020ac:	d108      	bne.n	80020c0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020be:	e007      	b.n	80020d0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68ba      	ldr	r2, [r7, #8]
 80020c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	60da      	str	r2, [r3, #12]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020dc:	b480      	push	{r7}
 80020de:	b087      	sub	sp, #28
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020ea:	e17f      	b.n	80023ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	2101      	movs	r1, #1
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	fa01 f303 	lsl.w	r3, r1, r3
 80020f8:	4013      	ands	r3, r2
 80020fa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 8171 	beq.w	80023e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f003 0303 	and.w	r3, r3, #3
 800210c:	2b01      	cmp	r3, #1
 800210e:	d005      	beq.n	800211c <HAL_GPIO_Init+0x40>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d130      	bne.n	800217e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	2203      	movs	r2, #3
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	68da      	ldr	r2, [r3, #12]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4313      	orrs	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002152:	2201      	movs	r2, #1
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43db      	mvns	r3, r3
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4013      	ands	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	091b      	lsrs	r3, r3, #4
 8002168:	f003 0201 	and.w	r2, r3, #1
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4313      	orrs	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 0303 	and.w	r3, r3, #3
 8002186:	2b03      	cmp	r3, #3
 8002188:	d118      	bne.n	80021bc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800218e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002190:	2201      	movs	r2, #1
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	4013      	ands	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	08db      	lsrs	r3, r3, #3
 80021a6:	f003 0201 	and.w	r2, r3, #1
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	2b03      	cmp	r3, #3
 80021c6:	d017      	beq.n	80021f8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	2203      	movs	r2, #3
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	43db      	mvns	r3, r3
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	4013      	ands	r3, r2
 80021de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 0303 	and.w	r3, r3, #3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d123      	bne.n	800224c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	08da      	lsrs	r2, r3, #3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3208      	adds	r2, #8
 800220c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002210:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	220f      	movs	r2, #15
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4313      	orrs	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	08da      	lsrs	r2, r3, #3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3208      	adds	r2, #8
 8002246:	6939      	ldr	r1, [r7, #16]
 8002248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	2203      	movs	r2, #3
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	4013      	ands	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 0203 	and.w	r2, r3, #3
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	4313      	orrs	r3, r2
 8002278:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80ac 	beq.w	80023e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228e:	4b5f      	ldr	r3, [pc, #380]	@ (800240c <HAL_GPIO_Init+0x330>)
 8002290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002292:	4a5e      	ldr	r2, [pc, #376]	@ (800240c <HAL_GPIO_Init+0x330>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6613      	str	r3, [r2, #96]	@ 0x60
 800229a:	4b5c      	ldr	r3, [pc, #368]	@ (800240c <HAL_GPIO_Init+0x330>)
 800229c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002410 <HAL_GPIO_Init+0x334>)
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	089b      	lsrs	r3, r3, #2
 80022ac:	3302      	adds	r3, #2
 80022ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	220f      	movs	r2, #15
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	4013      	ands	r3, r2
 80022c8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80022d0:	d025      	beq.n	800231e <HAL_GPIO_Init+0x242>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002414 <HAL_GPIO_Init+0x338>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d01f      	beq.n	800231a <HAL_GPIO_Init+0x23e>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002418 <HAL_GPIO_Init+0x33c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d019      	beq.n	8002316 <HAL_GPIO_Init+0x23a>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a4d      	ldr	r2, [pc, #308]	@ (800241c <HAL_GPIO_Init+0x340>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d013      	beq.n	8002312 <HAL_GPIO_Init+0x236>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002420 <HAL_GPIO_Init+0x344>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d00d      	beq.n	800230e <HAL_GPIO_Init+0x232>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4b      	ldr	r2, [pc, #300]	@ (8002424 <HAL_GPIO_Init+0x348>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d007      	beq.n	800230a <HAL_GPIO_Init+0x22e>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a4a      	ldr	r2, [pc, #296]	@ (8002428 <HAL_GPIO_Init+0x34c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d101      	bne.n	8002306 <HAL_GPIO_Init+0x22a>
 8002302:	2306      	movs	r3, #6
 8002304:	e00c      	b.n	8002320 <HAL_GPIO_Init+0x244>
 8002306:	2307      	movs	r3, #7
 8002308:	e00a      	b.n	8002320 <HAL_GPIO_Init+0x244>
 800230a:	2305      	movs	r3, #5
 800230c:	e008      	b.n	8002320 <HAL_GPIO_Init+0x244>
 800230e:	2304      	movs	r3, #4
 8002310:	e006      	b.n	8002320 <HAL_GPIO_Init+0x244>
 8002312:	2303      	movs	r3, #3
 8002314:	e004      	b.n	8002320 <HAL_GPIO_Init+0x244>
 8002316:	2302      	movs	r3, #2
 8002318:	e002      	b.n	8002320 <HAL_GPIO_Init+0x244>
 800231a:	2301      	movs	r3, #1
 800231c:	e000      	b.n	8002320 <HAL_GPIO_Init+0x244>
 800231e:	2300      	movs	r3, #0
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	f002 0203 	and.w	r2, r2, #3
 8002326:	0092      	lsls	r2, r2, #2
 8002328:	4093      	lsls	r3, r2
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	4313      	orrs	r3, r2
 800232e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002330:	4937      	ldr	r1, [pc, #220]	@ (8002410 <HAL_GPIO_Init+0x334>)
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	089b      	lsrs	r3, r3, #2
 8002336:	3302      	adds	r3, #2
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800233e:	4b3b      	ldr	r3, [pc, #236]	@ (800242c <HAL_GPIO_Init+0x350>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	43db      	mvns	r3, r3
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	4013      	ands	r3, r2
 800234c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4313      	orrs	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002362:	4a32      	ldr	r2, [pc, #200]	@ (800242c <HAL_GPIO_Init+0x350>)
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002368:	4b30      	ldr	r3, [pc, #192]	@ (800242c <HAL_GPIO_Init+0x350>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	43db      	mvns	r3, r3
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4013      	ands	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4313      	orrs	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800238c:	4a27      	ldr	r2, [pc, #156]	@ (800242c <HAL_GPIO_Init+0x350>)
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002392:	4b26      	ldr	r3, [pc, #152]	@ (800242c <HAL_GPIO_Init+0x350>)
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	43db      	mvns	r3, r3
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4013      	ands	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023b6:	4a1d      	ldr	r2, [pc, #116]	@ (800242c <HAL_GPIO_Init+0x350>)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80023bc:	4b1b      	ldr	r3, [pc, #108]	@ (800242c <HAL_GPIO_Init+0x350>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	43db      	mvns	r3, r3
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4013      	ands	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023e0:	4a12      	ldr	r2, [pc, #72]	@ (800242c <HAL_GPIO_Init+0x350>)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3301      	adds	r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	fa22 f303 	lsr.w	r3, r2, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f47f ae78 	bne.w	80020ec <HAL_GPIO_Init+0x10>
  }
}
 80023fc:	bf00      	nop
 80023fe:	bf00      	nop
 8002400:	371c      	adds	r7, #28
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	40021000 	.word	0x40021000
 8002410:	40010000 	.word	0x40010000
 8002414:	48000400 	.word	0x48000400
 8002418:	48000800 	.word	0x48000800
 800241c:	48000c00 	.word	0x48000c00
 8002420:	48001000 	.word	0x48001000
 8002424:	48001400 	.word	0x48001400
 8002428:	48001800 	.word	0x48001800
 800242c:	40010400 	.word	0x40010400

08002430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	460b      	mov	r3, r1
 800243a:	807b      	strh	r3, [r7, #2]
 800243c:	4613      	mov	r3, r2
 800243e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002440:	787b      	ldrb	r3, [r7, #1]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002446:	887a      	ldrh	r2, [r7, #2]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800244c:	e002      	b.n	8002454 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800244e:	887a      	ldrh	r2, [r7, #2]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002472:	887a      	ldrh	r2, [r7, #2]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4013      	ands	r3, r2
 8002478:	041a      	lsls	r2, r3, #16
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	43d9      	mvns	r1, r3
 800247e:	887b      	ldrh	r3, [r7, #2]
 8002480:	400b      	ands	r3, r1
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	619a      	str	r2, [r3, #24]
}
 8002488:	bf00      	nop
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e08d      	b.n	80025c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d106      	bne.n	80024c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7fe fb16 	bl	8000aec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2224      	movs	r2, #36	@ 0x24
 80024c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0201 	bic.w	r2, r2, #1
 80024d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d107      	bne.n	800250e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	e006      	b.n	800251c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800251a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	2b02      	cmp	r3, #2
 8002522:	d108      	bne.n	8002536 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002532:	605a      	str	r2, [r3, #4]
 8002534:	e007      	b.n	8002546 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002544:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002554:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002558:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68da      	ldr	r2, [r3, #12]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002568:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691a      	ldr	r2, [r3, #16]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	430a      	orrs	r2, r1
 8002582:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	69d9      	ldr	r1, [r3, #28]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a1a      	ldr	r2, [r3, #32]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	430a      	orrs	r2, r1
 8002592:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 0201 	orr.w	r2, r2, #1
 80025a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2220      	movs	r2, #32
 80025ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b088      	sub	sp, #32
 80025d0:	af02      	add	r7, sp, #8
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	4608      	mov	r0, r1
 80025d6:	4611      	mov	r1, r2
 80025d8:	461a      	mov	r2, r3
 80025da:	4603      	mov	r3, r0
 80025dc:	817b      	strh	r3, [r7, #10]
 80025de:	460b      	mov	r3, r1
 80025e0:	813b      	strh	r3, [r7, #8]
 80025e2:	4613      	mov	r3, r2
 80025e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b20      	cmp	r3, #32
 80025f0:	f040 80f9 	bne.w	80027e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d002      	beq.n	8002600 <HAL_I2C_Mem_Write+0x34>
 80025fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d105      	bne.n	800260c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002606:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e0ed      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002612:	2b01      	cmp	r3, #1
 8002614:	d101      	bne.n	800261a <HAL_I2C_Mem_Write+0x4e>
 8002616:	2302      	movs	r3, #2
 8002618:	e0e6      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002622:	f7ff f9d3 	bl	80019cc <HAL_GetTick>
 8002626:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	2319      	movs	r3, #25
 800262e:	2201      	movs	r2, #1
 8002630:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 fac3 	bl	8002bc0 <I2C_WaitOnFlagUntilTimeout>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e0d1      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2221      	movs	r2, #33	@ 0x21
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2240      	movs	r2, #64	@ 0x40
 8002650:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6a3a      	ldr	r2, [r7, #32]
 800265e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002664:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800266c:	88f8      	ldrh	r0, [r7, #6]
 800266e:	893a      	ldrh	r2, [r7, #8]
 8002670:	8979      	ldrh	r1, [r7, #10]
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	4603      	mov	r3, r0
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 f9d3 	bl	8002a28 <I2C_RequestMemoryWrite>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d005      	beq.n	8002694 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e0a9      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002698:	b29b      	uxth	r3, r3
 800269a:	2bff      	cmp	r3, #255	@ 0xff
 800269c:	d90e      	bls.n	80026bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	22ff      	movs	r2, #255	@ 0xff
 80026a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	8979      	ldrh	r1, [r7, #10]
 80026ac:	2300      	movs	r3, #0
 80026ae:	9300      	str	r3, [sp, #0]
 80026b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f000 fc47 	bl	8002f48 <I2C_TransferConfig>
 80026ba:	e00f      	b.n	80026dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	8979      	ldrh	r1, [r7, #10]
 80026ce:	2300      	movs	r3, #0
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f000 fc36 	bl	8002f48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026dc:	697a      	ldr	r2, [r7, #20]
 80026de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 fac6 	bl	8002c72 <I2C_WaitOnTXISFlagUntilTimeout>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e07b      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f4:	781a      	ldrb	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002700:	1c5a      	adds	r2, r3, #1
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800270a:	b29b      	uxth	r3, r3
 800270c:	3b01      	subs	r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002718:	3b01      	subs	r3, #1
 800271a:	b29a      	uxth	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002724:	b29b      	uxth	r3, r3
 8002726:	2b00      	cmp	r3, #0
 8002728:	d034      	beq.n	8002794 <HAL_I2C_Mem_Write+0x1c8>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800272e:	2b00      	cmp	r3, #0
 8002730:	d130      	bne.n	8002794 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002738:	2200      	movs	r2, #0
 800273a:	2180      	movs	r1, #128	@ 0x80
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 fa3f 	bl	8002bc0 <I2C_WaitOnFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e04d      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002750:	b29b      	uxth	r3, r3
 8002752:	2bff      	cmp	r3, #255	@ 0xff
 8002754:	d90e      	bls.n	8002774 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	22ff      	movs	r2, #255	@ 0xff
 800275a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002760:	b2da      	uxtb	r2, r3
 8002762:	8979      	ldrh	r1, [r7, #10]
 8002764:	2300      	movs	r3, #0
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800276c:	68f8      	ldr	r0, [r7, #12]
 800276e:	f000 fbeb 	bl	8002f48 <I2C_TransferConfig>
 8002772:	e00f      	b.n	8002794 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002778:	b29a      	uxth	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002782:	b2da      	uxtb	r2, r3
 8002784:	8979      	ldrh	r1, [r7, #10]
 8002786:	2300      	movs	r3, #0
 8002788:	9300      	str	r3, [sp, #0]
 800278a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f000 fbda 	bl	8002f48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002798:	b29b      	uxth	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d19e      	bne.n	80026dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 faac 	bl	8002d00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e01a      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2220      	movs	r2, #32
 80027b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6859      	ldr	r1, [r3, #4]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b0a      	ldr	r3, [pc, #40]	@ (80027f0 <HAL_I2C_Mem_Write+0x224>)
 80027c6:	400b      	ands	r3, r1
 80027c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2220      	movs	r2, #32
 80027ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027e2:	2300      	movs	r3, #0
 80027e4:	e000      	b.n	80027e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80027e6:	2302      	movs	r3, #2
  }
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	fe00e800 	.word	0xfe00e800

080027f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af02      	add	r7, sp, #8
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	4608      	mov	r0, r1
 80027fe:	4611      	mov	r1, r2
 8002800:	461a      	mov	r2, r3
 8002802:	4603      	mov	r3, r0
 8002804:	817b      	strh	r3, [r7, #10]
 8002806:	460b      	mov	r3, r1
 8002808:	813b      	strh	r3, [r7, #8]
 800280a:	4613      	mov	r3, r2
 800280c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b20      	cmp	r3, #32
 8002818:	f040 80fd 	bne.w	8002a16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800281c:	6a3b      	ldr	r3, [r7, #32]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <HAL_I2C_Mem_Read+0x34>
 8002822:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002824:	2b00      	cmp	r3, #0
 8002826:	d105      	bne.n	8002834 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800282e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e0f1      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_I2C_Mem_Read+0x4e>
 800283e:	2302      	movs	r3, #2
 8002840:	e0ea      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800284a:	f7ff f8bf 	bl	80019cc <HAL_GetTick>
 800284e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	2319      	movs	r3, #25
 8002856:	2201      	movs	r2, #1
 8002858:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f000 f9af 	bl	8002bc0 <I2C_WaitOnFlagUntilTimeout>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e0d5      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2222      	movs	r2, #34	@ 0x22
 8002870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2240      	movs	r2, #64	@ 0x40
 8002878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2200      	movs	r2, #0
 8002880:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a3a      	ldr	r2, [r7, #32]
 8002886:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800288c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002894:	88f8      	ldrh	r0, [r7, #6]
 8002896:	893a      	ldrh	r2, [r7, #8]
 8002898:	8979      	ldrh	r1, [r7, #10]
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	9301      	str	r3, [sp, #4]
 800289e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a0:	9300      	str	r3, [sp, #0]
 80028a2:	4603      	mov	r3, r0
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f000 f913 	bl	8002ad0 <I2C_RequestMemoryRead>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d005      	beq.n	80028bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e0ad      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	2bff      	cmp	r3, #255	@ 0xff
 80028c4:	d90e      	bls.n	80028e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2201      	movs	r2, #1
 80028ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	8979      	ldrh	r1, [r7, #10]
 80028d4:	4b52      	ldr	r3, [pc, #328]	@ (8002a20 <HAL_I2C_Mem_Read+0x22c>)
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f000 fb33 	bl	8002f48 <I2C_TransferConfig>
 80028e2:	e00f      	b.n	8002904 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	8979      	ldrh	r1, [r7, #10]
 80028f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002a20 <HAL_I2C_Mem_Read+0x22c>)
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fb22 	bl	8002f48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800290a:	2200      	movs	r2, #0
 800290c:	2104      	movs	r1, #4
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 f956 	bl	8002bc0 <I2C_WaitOnFlagUntilTimeout>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e07c      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002928:	b2d2      	uxtb	r2, r2
 800292a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800293a:	3b01      	subs	r3, #1
 800293c:	b29a      	uxth	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002946:	b29b      	uxth	r3, r3
 8002948:	3b01      	subs	r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002954:	b29b      	uxth	r3, r3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d034      	beq.n	80029c4 <HAL_I2C_Mem_Read+0x1d0>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800295e:	2b00      	cmp	r3, #0
 8002960:	d130      	bne.n	80029c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002968:	2200      	movs	r2, #0
 800296a:	2180      	movs	r1, #128	@ 0x80
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f927 	bl	8002bc0 <I2C_WaitOnFlagUntilTimeout>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e04d      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002980:	b29b      	uxth	r3, r3
 8002982:	2bff      	cmp	r3, #255	@ 0xff
 8002984:	d90e      	bls.n	80029a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2201      	movs	r2, #1
 800298a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002990:	b2da      	uxtb	r2, r3
 8002992:	8979      	ldrh	r1, [r7, #10]
 8002994:	2300      	movs	r3, #0
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	f000 fad3 	bl	8002f48 <I2C_TransferConfig>
 80029a2:	e00f      	b.n	80029c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	8979      	ldrh	r1, [r7, #10]
 80029b6:	2300      	movs	r3, #0
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029be:	68f8      	ldr	r0, [r7, #12]
 80029c0:	f000 fac2 	bl	8002f48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d19a      	bne.n	8002904 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029d2:	68f8      	ldr	r0, [r7, #12]
 80029d4:	f000 f994 	bl	8002d00 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e01a      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2220      	movs	r2, #32
 80029e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	6859      	ldr	r1, [r3, #4]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <HAL_I2C_Mem_Read+0x230>)
 80029f6:	400b      	ands	r3, r1
 80029f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2220      	movs	r2, #32
 80029fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a12:	2300      	movs	r3, #0
 8002a14:	e000      	b.n	8002a18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002a16:	2302      	movs	r3, #2
  }
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3718      	adds	r7, #24
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	80002400 	.word	0x80002400
 8002a24:	fe00e800 	.word	0xfe00e800

08002a28 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	4608      	mov	r0, r1
 8002a32:	4611      	mov	r1, r2
 8002a34:	461a      	mov	r2, r3
 8002a36:	4603      	mov	r3, r0
 8002a38:	817b      	strh	r3, [r7, #10]
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	813b      	strh	r3, [r7, #8]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a42:	88fb      	ldrh	r3, [r7, #6]
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	8979      	ldrh	r1, [r7, #10]
 8002a48:	4b20      	ldr	r3, [pc, #128]	@ (8002acc <I2C_RequestMemoryWrite+0xa4>)
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 fa79 	bl	8002f48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a56:	69fa      	ldr	r2, [r7, #28]
 8002a58:	69b9      	ldr	r1, [r7, #24]
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f909 	bl	8002c72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e02c      	b.n	8002ac4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a6a:	88fb      	ldrh	r3, [r7, #6]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d105      	bne.n	8002a7c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a70:	893b      	ldrh	r3, [r7, #8]
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a7a:	e015      	b.n	8002aa8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a7c:	893b      	ldrh	r3, [r7, #8]
 8002a7e:	0a1b      	lsrs	r3, r3, #8
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a8a:	69fa      	ldr	r2, [r7, #28]
 8002a8c:	69b9      	ldr	r1, [r7, #24]
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f8ef 	bl	8002c72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e012      	b.n	8002ac4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a9e:	893b      	ldrh	r3, [r7, #8]
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	2180      	movs	r1, #128	@ 0x80
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 f884 	bl	8002bc0 <I2C_WaitOnFlagUntilTimeout>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3710      	adds	r7, #16
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	80002000 	.word	0x80002000

08002ad0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af02      	add	r7, sp, #8
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	4608      	mov	r0, r1
 8002ada:	4611      	mov	r1, r2
 8002adc:	461a      	mov	r2, r3
 8002ade:	4603      	mov	r3, r0
 8002ae0:	817b      	strh	r3, [r7, #10]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	813b      	strh	r3, [r7, #8]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002aea:	88fb      	ldrh	r3, [r7, #6]
 8002aec:	b2da      	uxtb	r2, r3
 8002aee:	8979      	ldrh	r1, [r7, #10]
 8002af0:	4b20      	ldr	r3, [pc, #128]	@ (8002b74 <I2C_RequestMemoryRead+0xa4>)
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	2300      	movs	r3, #0
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 fa26 	bl	8002f48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002afc:	69fa      	ldr	r2, [r7, #28]
 8002afe:	69b9      	ldr	r1, [r7, #24]
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 f8b6 	bl	8002c72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e02c      	b.n	8002b6a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b10:	88fb      	ldrh	r3, [r7, #6]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d105      	bne.n	8002b22 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b16:	893b      	ldrh	r3, [r7, #8]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002b20:	e015      	b.n	8002b4e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b22:	893b      	ldrh	r3, [r7, #8]
 8002b24:	0a1b      	lsrs	r3, r3, #8
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b30:	69fa      	ldr	r2, [r7, #28]
 8002b32:	69b9      	ldr	r1, [r7, #24]
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	f000 f89c 	bl	8002c72 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e012      	b.n	8002b6a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b44:	893b      	ldrh	r3, [r7, #8]
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	9300      	str	r3, [sp, #0]
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	2200      	movs	r2, #0
 8002b56:	2140      	movs	r1, #64	@ 0x40
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 f831 	bl	8002bc0 <I2C_WaitOnFlagUntilTimeout>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e000      	b.n	8002b6a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	80002000 	.word	0x80002000

08002b78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d103      	bne.n	8002b96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2200      	movs	r2, #0
 8002b94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d007      	beq.n	8002bb4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	699a      	ldr	r2, [r3, #24]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	619a      	str	r2, [r3, #24]
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	603b      	str	r3, [r7, #0]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bd0:	e03b      	b.n	8002c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	6839      	ldr	r1, [r7, #0]
 8002bd6:	68f8      	ldr	r0, [r7, #12]
 8002bd8:	f000 f8d6 	bl	8002d88 <I2C_IsErrorOccurred>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e041      	b.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bec:	d02d      	beq.n	8002c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bee:	f7fe feed 	bl	80019cc <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d302      	bcc.n	8002c04 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d122      	bne.n	8002c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699a      	ldr	r2, [r3, #24]
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	bf0c      	ite	eq
 8002c14:	2301      	moveq	r3, #1
 8002c16:	2300      	movne	r3, #0
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d113      	bne.n	8002c4a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c26:	f043 0220 	orr.w	r2, r3, #32
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2220      	movs	r2, #32
 8002c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e00f      	b.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	699a      	ldr	r2, [r3, #24]
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4013      	ands	r3, r2
 8002c54:	68ba      	ldr	r2, [r7, #8]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	bf0c      	ite	eq
 8002c5a:	2301      	moveq	r3, #1
 8002c5c:	2300      	movne	r3, #0
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	461a      	mov	r2, r3
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d0b4      	beq.n	8002bd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b084      	sub	sp, #16
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	60f8      	str	r0, [r7, #12]
 8002c7a:	60b9      	str	r1, [r7, #8]
 8002c7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c7e:	e033      	b.n	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	68b9      	ldr	r1, [r7, #8]
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f000 f87f 	bl	8002d88 <I2C_IsErrorOccurred>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e031      	b.n	8002cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c9a:	d025      	beq.n	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c9c:	f7fe fe96 	bl	80019cc <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d302      	bcc.n	8002cb2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d11a      	bne.n	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d013      	beq.n	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc4:	f043 0220 	orr.w	r2, r3, #32
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e007      	b.n	8002cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d1c4      	bne.n	8002c80 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d0c:	e02f      	b.n	8002d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	68b9      	ldr	r1, [r7, #8]
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 f838 	bl	8002d88 <I2C_IsErrorOccurred>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e02d      	b.n	8002d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d22:	f7fe fe53 	bl	80019cc <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	68ba      	ldr	r2, [r7, #8]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d302      	bcc.n	8002d38 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d11a      	bne.n	8002d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699b      	ldr	r3, [r3, #24]
 8002d3e:	f003 0320 	and.w	r3, r3, #32
 8002d42:	2b20      	cmp	r3, #32
 8002d44:	d013      	beq.n	8002d6e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4a:	f043 0220 	orr.w	r2, r3, #32
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2220      	movs	r2, #32
 8002d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e007      	b.n	8002d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b20      	cmp	r3, #32
 8002d7a:	d1c8      	bne.n	8002d0e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	@ 0x28
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	f003 0310 	and.w	r3, r3, #16
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d068      	beq.n	8002e86 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2210      	movs	r2, #16
 8002dba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002dbc:	e049      	b.n	8002e52 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dc4:	d045      	beq.n	8002e52 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002dc6:	f7fe fe01 	bl	80019cc <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	68ba      	ldr	r2, [r7, #8]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d302      	bcc.n	8002ddc <I2C_IsErrorOccurred+0x54>
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d13a      	bne.n	8002e52 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002de6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002dee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dfe:	d121      	bne.n	8002e44 <I2C_IsErrorOccurred+0xbc>
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e06:	d01d      	beq.n	8002e44 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002e08:	7cfb      	ldrb	r3, [r7, #19]
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	d01a      	beq.n	8002e44 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e1e:	f7fe fdd5 	bl	80019cc <HAL_GetTick>
 8002e22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e24:	e00e      	b.n	8002e44 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e26:	f7fe fdd1 	bl	80019cc <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b19      	cmp	r3, #25
 8002e32:	d907      	bls.n	8002e44 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002e34:	6a3b      	ldr	r3, [r7, #32]
 8002e36:	f043 0320 	orr.w	r3, r3, #32
 8002e3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002e42:	e006      	b.n	8002e52 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	f003 0320 	and.w	r3, r3, #32
 8002e4e:	2b20      	cmp	r3, #32
 8002e50:	d1e9      	bne.n	8002e26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	f003 0320 	and.w	r3, r3, #32
 8002e5c:	2b20      	cmp	r3, #32
 8002e5e:	d003      	beq.n	8002e68 <I2C_IsErrorOccurred+0xe0>
 8002e60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d0aa      	beq.n	8002dbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d103      	bne.n	8002e78 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2220      	movs	r2, #32
 8002e76:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e78:	6a3b      	ldr	r3, [r7, #32]
 8002e7a:	f043 0304 	orr.w	r3, r3, #4
 8002e7e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	699b      	ldr	r3, [r3, #24]
 8002e8c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00b      	beq.n	8002eb0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e98:	6a3b      	ldr	r3, [r7, #32]
 8002e9a:	f043 0301 	orr.w	r3, r3, #1
 8002e9e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ea8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00b      	beq.n	8002ed2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002eba:	6a3b      	ldr	r3, [r7, #32]
 8002ebc:	f043 0308 	orr.w	r3, r3, #8
 8002ec0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d00b      	beq.n	8002ef4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	f043 0302 	orr.w	r3, r3, #2
 8002ee2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d01c      	beq.n	8002f36 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f7ff fe3b 	bl	8002b78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6859      	ldr	r1, [r3, #4]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002f44 <I2C_IsErrorOccurred+0x1bc>)
 8002f0e:	400b      	ands	r3, r1
 8002f10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002f36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3728      	adds	r7, #40	@ 0x28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	fe00e800 	.word	0xfe00e800

08002f48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b087      	sub	sp, #28
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	607b      	str	r3, [r7, #4]
 8002f52:	460b      	mov	r3, r1
 8002f54:	817b      	strh	r3, [r7, #10]
 8002f56:	4613      	mov	r3, r2
 8002f58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f5a:	897b      	ldrh	r3, [r7, #10]
 8002f5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f60:	7a7b      	ldrb	r3, [r7, #9]
 8002f62:	041b      	lsls	r3, r3, #16
 8002f64:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f68:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f76:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	685a      	ldr	r2, [r3, #4]
 8002f7e:	6a3b      	ldr	r3, [r7, #32]
 8002f80:	0d5b      	lsrs	r3, r3, #21
 8002f82:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002f86:	4b08      	ldr	r3, [pc, #32]	@ (8002fa8 <I2C_TransferConfig+0x60>)
 8002f88:	430b      	orrs	r3, r1
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	ea02 0103 	and.w	r1, r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	697a      	ldr	r2, [r7, #20]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f9a:	bf00      	nop
 8002f9c:	371c      	adds	r7, #28
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	03ff63ff 	.word	0x03ff63ff

08002fac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b20      	cmp	r3, #32
 8002fc0:	d138      	bne.n	8003034 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e032      	b.n	8003036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2224      	movs	r2, #36	@ 0x24
 8002fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 0201 	bic.w	r2, r2, #1
 8002fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002ffe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6819      	ldr	r1, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f042 0201 	orr.w	r2, r2, #1
 800301e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2220      	movs	r2, #32
 8003024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003030:	2300      	movs	r3, #0
 8003032:	e000      	b.n	8003036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
  }
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003042:	b480      	push	{r7}
 8003044:	b085      	sub	sp, #20
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
 800304a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003052:	b2db      	uxtb	r3, r3
 8003054:	2b20      	cmp	r3, #32
 8003056:	d139      	bne.n	80030cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003062:	2302      	movs	r3, #2
 8003064:	e033      	b.n	80030ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2224      	movs	r2, #36	@ 0x24
 8003072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 0201 	bic.w	r2, r2, #1
 8003084:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003094:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	021b      	lsls	r3, r3, #8
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	4313      	orrs	r3, r2
 800309e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0201 	orr.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2220      	movs	r2, #32
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80030c8:	2300      	movs	r3, #0
 80030ca:	e000      	b.n	80030ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80030cc:	2302      	movs	r3, #2
  }
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b086      	sub	sp, #24
 80030de:	af02      	add	r7, sp, #8
 80030e0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e101      	b.n	80032f0 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d106      	bne.n	8003106 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7fe fb7b 	bl	80017fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2203      	movs	r2, #3
 800310a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4618      	mov	r0, r3
 800311a:	f005 f87f 	bl	800821c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6818      	ldr	r0, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	7c1a      	ldrb	r2, [r3, #16]
 8003126:	f88d 2000 	strb.w	r2, [sp]
 800312a:	3304      	adds	r3, #4
 800312c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800312e:	f005 f848 	bl	80081c2 <USB_CoreInit>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d005      	beq.n	8003144 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2202      	movs	r2, #2
 800313c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0d5      	b.n	80032f0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2100      	movs	r1, #0
 800314a:	4618      	mov	r0, r3
 800314c:	f005 f877 	bl	800823e <USB_SetCurrentMode>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d005      	beq.n	8003162 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2202      	movs	r2, #2
 800315a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e0c6      	b.n	80032f0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003162:	2300      	movs	r3, #0
 8003164:	73fb      	strb	r3, [r7, #15]
 8003166:	e04a      	b.n	80031fe <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003168:	7bfa      	ldrb	r2, [r7, #15]
 800316a:	6879      	ldr	r1, [r7, #4]
 800316c:	4613      	mov	r3, r2
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	4413      	add	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	3315      	adds	r3, #21
 8003178:	2201      	movs	r2, #1
 800317a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800317c:	7bfa      	ldrb	r2, [r7, #15]
 800317e:	6879      	ldr	r1, [r7, #4]
 8003180:	4613      	mov	r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	440b      	add	r3, r1
 800318a:	3314      	adds	r3, #20
 800318c:	7bfa      	ldrb	r2, [r7, #15]
 800318e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003190:	7bfa      	ldrb	r2, [r7, #15]
 8003192:	7bfb      	ldrb	r3, [r7, #15]
 8003194:	b298      	uxth	r0, r3
 8003196:	6879      	ldr	r1, [r7, #4]
 8003198:	4613      	mov	r3, r2
 800319a:	00db      	lsls	r3, r3, #3
 800319c:	4413      	add	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	332e      	adds	r3, #46	@ 0x2e
 80031a4:	4602      	mov	r2, r0
 80031a6:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80031a8:	7bfa      	ldrb	r2, [r7, #15]
 80031aa:	6879      	ldr	r1, [r7, #4]
 80031ac:	4613      	mov	r3, r2
 80031ae:	00db      	lsls	r3, r3, #3
 80031b0:	4413      	add	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	3318      	adds	r3, #24
 80031b8:	2200      	movs	r2, #0
 80031ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80031bc:	7bfa      	ldrb	r2, [r7, #15]
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	331c      	adds	r3, #28
 80031cc:	2200      	movs	r2, #0
 80031ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80031d0:	7bfa      	ldrb	r2, [r7, #15]
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	3320      	adds	r3, #32
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80031e4:	7bfa      	ldrb	r2, [r7, #15]
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	4413      	add	r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	3324      	adds	r3, #36	@ 0x24
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
 80031fa:	3301      	adds	r3, #1
 80031fc:	73fb      	strb	r3, [r7, #15]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	791b      	ldrb	r3, [r3, #4]
 8003202:	7bfa      	ldrb	r2, [r7, #15]
 8003204:	429a      	cmp	r2, r3
 8003206:	d3af      	bcc.n	8003168 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003208:	2300      	movs	r3, #0
 800320a:	73fb      	strb	r3, [r7, #15]
 800320c:	e044      	b.n	8003298 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800320e:	7bfa      	ldrb	r2, [r7, #15]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003220:	2200      	movs	r2, #0
 8003222:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003224:	7bfa      	ldrb	r2, [r7, #15]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003236:	7bfa      	ldrb	r2, [r7, #15]
 8003238:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800323a:	7bfa      	ldrb	r2, [r7, #15]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	00db      	lsls	r3, r3, #3
 8003242:	4413      	add	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	440b      	add	r3, r1
 8003248:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003250:	7bfa      	ldrb	r2, [r7, #15]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	00db      	lsls	r3, r3, #3
 8003258:	4413      	add	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003262:	2200      	movs	r2, #0
 8003264:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003266:	7bfa      	ldrb	r2, [r7, #15]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	4413      	add	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800327c:	7bfa      	ldrb	r2, [r7, #15]
 800327e:	6879      	ldr	r1, [r7, #4]
 8003280:	4613      	mov	r3, r2
 8003282:	00db      	lsls	r3, r3, #3
 8003284:	4413      	add	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800328e:	2200      	movs	r2, #0
 8003290:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003292:	7bfb      	ldrb	r3, [r7, #15]
 8003294:	3301      	adds	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	791b      	ldrb	r3, [r3, #4]
 800329c:	7bfa      	ldrb	r2, [r7, #15]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d3b5      	bcc.n	800320e <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6818      	ldr	r0, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	7c1a      	ldrb	r2, [r3, #16]
 80032aa:	f88d 2000 	strb.w	r2, [sp]
 80032ae:	3304      	adds	r3, #4
 80032b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032b2:	f005 f811 	bl	80082d8 <USB_DevInit>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d005      	beq.n	80032c8 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2202      	movs	r2, #2
 80032c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e013      	b.n	80032f0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	7b1b      	ldrb	r3, [r3, #12]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d102      	bne.n	80032e4 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f80a 	bl	80032f8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f005 f9b6 	bl	800865a <USB_DevDisconnect>

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3710      	adds	r7, #16
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800332a:	f043 0303 	orr.w	r3, r3, #3
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3714      	adds	r7, #20
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003344:	4b04      	ldr	r3, [pc, #16]	@ (8003358 <HAL_PWREx_GetVoltageRange+0x18>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800334c:	4618      	mov	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	40007000 	.word	0x40007000

0800335c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800336a:	d130      	bne.n	80033ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800336c:	4b23      	ldr	r3, [pc, #140]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003378:	d038      	beq.n	80033ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800337a:	4b20      	ldr	r3, [pc, #128]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003382:	4a1e      	ldr	r2, [pc, #120]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003384:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003388:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800338a:	4b1d      	ldr	r3, [pc, #116]	@ (8003400 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2232      	movs	r2, #50	@ 0x32
 8003390:	fb02 f303 	mul.w	r3, r2, r3
 8003394:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	0c9b      	lsrs	r3, r3, #18
 800339c:	3301      	adds	r3, #1
 800339e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033a0:	e002      	b.n	80033a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	3b01      	subs	r3, #1
 80033a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033a8:	4b14      	ldr	r3, [pc, #80]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033b4:	d102      	bne.n	80033bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1f2      	bne.n	80033a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033bc:	4b0f      	ldr	r3, [pc, #60]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033be:	695b      	ldr	r3, [r3, #20]
 80033c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033c8:	d110      	bne.n	80033ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e00f      	b.n	80033ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80033ce:	4b0b      	ldr	r3, [pc, #44]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033da:	d007      	beq.n	80033ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80033dc:	4b07      	ldr	r3, [pc, #28]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033e4:	4a05      	ldr	r2, [pc, #20]	@ (80033fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	40007000 	.word	0x40007000
 8003400:	20000364 	.word	0x20000364
 8003404:	431bde83 	.word	0x431bde83

08003408 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800340c:	4b05      	ldr	r3, [pc, #20]	@ (8003424 <HAL_PWREx_EnableVddUSB+0x1c>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	4a04      	ldr	r2, [pc, #16]	@ (8003424 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003412:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003416:	6053      	str	r3, [r2, #4]
}
 8003418:	bf00      	nop
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	40007000 	.word	0x40007000

08003428 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b088      	sub	sp, #32
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e3ca      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800343a:	4b97      	ldr	r3, [pc, #604]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 030c 	and.w	r3, r3, #12
 8003442:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003444:	4b94      	ldr	r3, [pc, #592]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f003 0303 	and.w	r3, r3, #3
 800344c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0310 	and.w	r3, r3, #16
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 80e4 	beq.w	8003624 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d007      	beq.n	8003472 <HAL_RCC_OscConfig+0x4a>
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	2b0c      	cmp	r3, #12
 8003466:	f040 808b 	bne.w	8003580 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2b01      	cmp	r3, #1
 800346e:	f040 8087 	bne.w	8003580 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003472:	4b89      	ldr	r3, [pc, #548]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d005      	beq.n	800348a <HAL_RCC_OscConfig+0x62>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e3a2      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a1a      	ldr	r2, [r3, #32]
 800348e:	4b82      	ldr	r3, [pc, #520]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0308 	and.w	r3, r3, #8
 8003496:	2b00      	cmp	r3, #0
 8003498:	d004      	beq.n	80034a4 <HAL_RCC_OscConfig+0x7c>
 800349a:	4b7f      	ldr	r3, [pc, #508]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034a2:	e005      	b.n	80034b0 <HAL_RCC_OscConfig+0x88>
 80034a4:	4b7c      	ldr	r3, [pc, #496]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034aa:	091b      	lsrs	r3, r3, #4
 80034ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d223      	bcs.n	80034fc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 fd87 	bl	8003fcc <RCC_SetFlashLatencyFromMSIRange>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e383      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034c8:	4b73      	ldr	r3, [pc, #460]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a72      	ldr	r2, [pc, #456]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034ce:	f043 0308 	orr.w	r3, r3, #8
 80034d2:	6013      	str	r3, [r2, #0]
 80034d4:	4b70      	ldr	r3, [pc, #448]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a1b      	ldr	r3, [r3, #32]
 80034e0:	496d      	ldr	r1, [pc, #436]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034e6:	4b6c      	ldr	r3, [pc, #432]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	021b      	lsls	r3, r3, #8
 80034f4:	4968      	ldr	r1, [pc, #416]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	604b      	str	r3, [r1, #4]
 80034fa:	e025      	b.n	8003548 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034fc:	4b66      	ldr	r3, [pc, #408]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a65      	ldr	r2, [pc, #404]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003502:	f043 0308 	orr.w	r3, r3, #8
 8003506:	6013      	str	r3, [r2, #0]
 8003508:	4b63      	ldr	r3, [pc, #396]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	4960      	ldr	r1, [pc, #384]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003516:	4313      	orrs	r3, r2
 8003518:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800351a:	4b5f      	ldr	r3, [pc, #380]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	021b      	lsls	r3, r3, #8
 8003528:	495b      	ldr	r1, [pc, #364]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800352a:	4313      	orrs	r3, r2
 800352c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d109      	bne.n	8003548 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	4618      	mov	r0, r3
 800353a:	f000 fd47 	bl	8003fcc <RCC_SetFlashLatencyFromMSIRange>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d001      	beq.n	8003548 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e343      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003548:	f000 fc4a 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 800354c:	4602      	mov	r2, r0
 800354e:	4b52      	ldr	r3, [pc, #328]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	091b      	lsrs	r3, r3, #4
 8003554:	f003 030f 	and.w	r3, r3, #15
 8003558:	4950      	ldr	r1, [pc, #320]	@ (800369c <HAL_RCC_OscConfig+0x274>)
 800355a:	5ccb      	ldrb	r3, [r1, r3]
 800355c:	f003 031f 	and.w	r3, r3, #31
 8003560:	fa22 f303 	lsr.w	r3, r2, r3
 8003564:	4a4e      	ldr	r2, [pc, #312]	@ (80036a0 <HAL_RCC_OscConfig+0x278>)
 8003566:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003568:	4b4e      	ldr	r3, [pc, #312]	@ (80036a4 <HAL_RCC_OscConfig+0x27c>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4618      	mov	r0, r3
 800356e:	f7fd ff13 	bl	8001398 <HAL_InitTick>
 8003572:	4603      	mov	r3, r0
 8003574:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003576:	7bfb      	ldrb	r3, [r7, #15]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d052      	beq.n	8003622 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800357c:	7bfb      	ldrb	r3, [r7, #15]
 800357e:	e327      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d032      	beq.n	80035ee <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003588:	4b43      	ldr	r3, [pc, #268]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a42      	ldr	r2, [pc, #264]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800358e:	f043 0301 	orr.w	r3, r3, #1
 8003592:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003594:	f7fe fa1a 	bl	80019cc <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800359c:	f7fe fa16 	bl	80019cc <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e310      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d0f0      	beq.n	800359c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035ba:	4b37      	ldr	r3, [pc, #220]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a36      	ldr	r2, [pc, #216]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035c0:	f043 0308 	orr.w	r3, r3, #8
 80035c4:	6013      	str	r3, [r2, #0]
 80035c6:	4b34      	ldr	r3, [pc, #208]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	4931      	ldr	r1, [pc, #196]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035d8:	4b2f      	ldr	r3, [pc, #188]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	021b      	lsls	r3, r3, #8
 80035e6:	492c      	ldr	r1, [pc, #176]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	604b      	str	r3, [r1, #4]
 80035ec:	e01a      	b.n	8003624 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80035ee:	4b2a      	ldr	r3, [pc, #168]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a29      	ldr	r2, [pc, #164]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 80035f4:	f023 0301 	bic.w	r3, r3, #1
 80035f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035fa:	f7fe f9e7 	bl	80019cc <HAL_GetTick>
 80035fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003600:	e008      	b.n	8003614 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003602:	f7fe f9e3 	bl	80019cc <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d901      	bls.n	8003614 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e2dd      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003614:	4b20      	ldr	r3, [pc, #128]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d1f0      	bne.n	8003602 <HAL_RCC_OscConfig+0x1da>
 8003620:	e000      	b.n	8003624 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003622:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d074      	beq.n	800371a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	2b08      	cmp	r3, #8
 8003634:	d005      	beq.n	8003642 <HAL_RCC_OscConfig+0x21a>
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	2b0c      	cmp	r3, #12
 800363a:	d10e      	bne.n	800365a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	2b03      	cmp	r3, #3
 8003640:	d10b      	bne.n	800365a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003642:	4b15      	ldr	r3, [pc, #84]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d064      	beq.n	8003718 <HAL_RCC_OscConfig+0x2f0>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d160      	bne.n	8003718 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e2ba      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003662:	d106      	bne.n	8003672 <HAL_RCC_OscConfig+0x24a>
 8003664:	4b0c      	ldr	r3, [pc, #48]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a0b      	ldr	r2, [pc, #44]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800366a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800366e:	6013      	str	r3, [r2, #0]
 8003670:	e026      	b.n	80036c0 <HAL_RCC_OscConfig+0x298>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800367a:	d115      	bne.n	80036a8 <HAL_RCC_OscConfig+0x280>
 800367c:	4b06      	ldr	r3, [pc, #24]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a05      	ldr	r2, [pc, #20]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 8003682:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	4b03      	ldr	r3, [pc, #12]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a02      	ldr	r2, [pc, #8]	@ (8003698 <HAL_RCC_OscConfig+0x270>)
 800368e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003692:	6013      	str	r3, [r2, #0]
 8003694:	e014      	b.n	80036c0 <HAL_RCC_OscConfig+0x298>
 8003696:	bf00      	nop
 8003698:	40021000 	.word	0x40021000
 800369c:	0800bf30 	.word	0x0800bf30
 80036a0:	20000364 	.word	0x20000364
 80036a4:	20000368 	.word	0x20000368
 80036a8:	4ba0      	ldr	r3, [pc, #640]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a9f      	ldr	r2, [pc, #636]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80036ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	4b9d      	ldr	r3, [pc, #628]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a9c      	ldr	r2, [pc, #624]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80036ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d013      	beq.n	80036f0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c8:	f7fe f980 	bl	80019cc <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d0:	f7fe f97c 	bl	80019cc <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b64      	cmp	r3, #100	@ 0x64
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e276      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036e2:	4b92      	ldr	r3, [pc, #584]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d0f0      	beq.n	80036d0 <HAL_RCC_OscConfig+0x2a8>
 80036ee:	e014      	b.n	800371a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f0:	f7fe f96c 	bl	80019cc <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036f8:	f7fe f968 	bl	80019cc <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b64      	cmp	r3, #100	@ 0x64
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e262      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800370a:	4b88      	ldr	r3, [pc, #544]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1f0      	bne.n	80036f8 <HAL_RCC_OscConfig+0x2d0>
 8003716:	e000      	b.n	800371a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d060      	beq.n	80037e8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	2b04      	cmp	r3, #4
 800372a:	d005      	beq.n	8003738 <HAL_RCC_OscConfig+0x310>
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	2b0c      	cmp	r3, #12
 8003730:	d119      	bne.n	8003766 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	2b02      	cmp	r3, #2
 8003736:	d116      	bne.n	8003766 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003738:	4b7c      	ldr	r3, [pc, #496]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_RCC_OscConfig+0x328>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e23f      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003750:	4b76      	ldr	r3, [pc, #472]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	061b      	lsls	r3, r3, #24
 800375e:	4973      	ldr	r1, [pc, #460]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003760:	4313      	orrs	r3, r2
 8003762:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003764:	e040      	b.n	80037e8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d023      	beq.n	80037b6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800376e:	4b6f      	ldr	r3, [pc, #444]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a6e      	ldr	r2, [pc, #440]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003778:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377a:	f7fe f927 	bl	80019cc <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003780:	e008      	b.n	8003794 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003782:	f7fe f923 	bl	80019cc <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e21d      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003794:	4b65      	ldr	r3, [pc, #404]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0f0      	beq.n	8003782 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a0:	4b62      	ldr	r3, [pc, #392]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	061b      	lsls	r3, r3, #24
 80037ae:	495f      	ldr	r1, [pc, #380]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	604b      	str	r3, [r1, #4]
 80037b4:	e018      	b.n	80037e8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b6:	4b5d      	ldr	r3, [pc, #372]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a5c      	ldr	r2, [pc, #368]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80037bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c2:	f7fe f903 	bl	80019cc <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ca:	f7fe f8ff 	bl	80019cc <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e1f9      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037dc:	4b53      	ldr	r3, [pc, #332]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d1f0      	bne.n	80037ca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0308 	and.w	r3, r3, #8
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d03c      	beq.n	800386e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d01c      	beq.n	8003836 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037fc:	4b4b      	ldr	r3, [pc, #300]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80037fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003802:	4a4a      	ldr	r2, [pc, #296]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003804:	f043 0301 	orr.w	r3, r3, #1
 8003808:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380c:	f7fe f8de 	bl	80019cc <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003812:	e008      	b.n	8003826 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003814:	f7fe f8da 	bl	80019cc <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e1d4      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003826:	4b41      	ldr	r3, [pc, #260]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003828:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0ef      	beq.n	8003814 <HAL_RCC_OscConfig+0x3ec>
 8003834:	e01b      	b.n	800386e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003836:	4b3d      	ldr	r3, [pc, #244]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003838:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800383c:	4a3b      	ldr	r2, [pc, #236]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 800383e:	f023 0301 	bic.w	r3, r3, #1
 8003842:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003846:	f7fe f8c1 	bl	80019cc <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800384e:	f7fe f8bd 	bl	80019cc <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e1b7      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003860:	4b32      	ldr	r3, [pc, #200]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003862:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1ef      	bne.n	800384e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0304 	and.w	r3, r3, #4
 8003876:	2b00      	cmp	r3, #0
 8003878:	f000 80a6 	beq.w	80039c8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800387c:	2300      	movs	r3, #0
 800387e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003880:	4b2a      	ldr	r3, [pc, #168]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d10d      	bne.n	80038a8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800388c:	4b27      	ldr	r3, [pc, #156]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 800388e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003890:	4a26      	ldr	r2, [pc, #152]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003896:	6593      	str	r3, [r2, #88]	@ 0x58
 8003898:	4b24      	ldr	r3, [pc, #144]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 800389a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a0:	60bb      	str	r3, [r7, #8]
 80038a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038a4:	2301      	movs	r3, #1
 80038a6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038a8:	4b21      	ldr	r3, [pc, #132]	@ (8003930 <HAL_RCC_OscConfig+0x508>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d118      	bne.n	80038e6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038b4:	4b1e      	ldr	r3, [pc, #120]	@ (8003930 <HAL_RCC_OscConfig+0x508>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003930 <HAL_RCC_OscConfig+0x508>)
 80038ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038c0:	f7fe f884 	bl	80019cc <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038c8:	f7fe f880 	bl	80019cc <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e17a      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038da:	4b15      	ldr	r3, [pc, #84]	@ (8003930 <HAL_RCC_OscConfig+0x508>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d108      	bne.n	8003900 <HAL_RCC_OscConfig+0x4d8>
 80038ee:	4b0f      	ldr	r3, [pc, #60]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80038f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f4:	4a0d      	ldr	r2, [pc, #52]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 80038f6:	f043 0301 	orr.w	r3, r3, #1
 80038fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038fe:	e029      	b.n	8003954 <HAL_RCC_OscConfig+0x52c>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b05      	cmp	r3, #5
 8003906:	d115      	bne.n	8003934 <HAL_RCC_OscConfig+0x50c>
 8003908:	4b08      	ldr	r3, [pc, #32]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 800390a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390e:	4a07      	ldr	r2, [pc, #28]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003910:	f043 0304 	orr.w	r3, r3, #4
 8003914:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003918:	4b04      	ldr	r3, [pc, #16]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 800391a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800391e:	4a03      	ldr	r2, [pc, #12]	@ (800392c <HAL_RCC_OscConfig+0x504>)
 8003920:	f043 0301 	orr.w	r3, r3, #1
 8003924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003928:	e014      	b.n	8003954 <HAL_RCC_OscConfig+0x52c>
 800392a:	bf00      	nop
 800392c:	40021000 	.word	0x40021000
 8003930:	40007000 	.word	0x40007000
 8003934:	4b9c      	ldr	r3, [pc, #624]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800393a:	4a9b      	ldr	r2, [pc, #620]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 800393c:	f023 0301 	bic.w	r3, r3, #1
 8003940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003944:	4b98      	ldr	r3, [pc, #608]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394a:	4a97      	ldr	r2, [pc, #604]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 800394c:	f023 0304 	bic.w	r3, r3, #4
 8003950:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d016      	beq.n	800398a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395c:	f7fe f836 	bl	80019cc <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003962:	e00a      	b.n	800397a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003964:	f7fe f832 	bl	80019cc <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003972:	4293      	cmp	r3, r2
 8003974:	d901      	bls.n	800397a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003976:	2303      	movs	r3, #3
 8003978:	e12a      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800397a:	4b8b      	ldr	r3, [pc, #556]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 800397c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0ed      	beq.n	8003964 <HAL_RCC_OscConfig+0x53c>
 8003988:	e015      	b.n	80039b6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800398a:	f7fe f81f 	bl	80019cc <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003990:	e00a      	b.n	80039a8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003992:	f7fe f81b 	bl	80019cc <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e113      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039a8:	4b7f      	ldr	r3, [pc, #508]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 80039aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1ed      	bne.n	8003992 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039b6:	7ffb      	ldrb	r3, [r7, #31]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d105      	bne.n	80039c8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039bc:	4b7a      	ldr	r3, [pc, #488]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 80039be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c0:	4a79      	ldr	r2, [pc, #484]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 80039c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039c6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 80fe 	beq.w	8003bce <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	f040 80d0 	bne.w	8003b7c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80039dc:	4b72      	ldr	r3, [pc, #456]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	f003 0203 	and.w	r2, r3, #3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d130      	bne.n	8003a52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fa:	3b01      	subs	r3, #1
 80039fc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d127      	bne.n	8003a52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d11f      	bne.n	8003a52 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a1c:	2a07      	cmp	r2, #7
 8003a1e:	bf14      	ite	ne
 8003a20:	2201      	movne	r2, #1
 8003a22:	2200      	moveq	r2, #0
 8003a24:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d113      	bne.n	8003a52 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a34:	085b      	lsrs	r3, r3, #1
 8003a36:	3b01      	subs	r3, #1
 8003a38:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d109      	bne.n	8003a52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a48:	085b      	lsrs	r3, r3, #1
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d06e      	beq.n	8003b30 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	2b0c      	cmp	r3, #12
 8003a56:	d069      	beq.n	8003b2c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a58:	4b53      	ldr	r3, [pc, #332]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d105      	bne.n	8003a70 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a64:	4b50      	ldr	r3, [pc, #320]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e0ad      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a74:	4b4c      	ldr	r3, [pc, #304]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a4b      	ldr	r2, [pc, #300]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003a7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a7e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a80:	f7fd ffa4 	bl	80019cc <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a88:	f7fd ffa0 	bl	80019cc <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e09a      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a9a:	4b43      	ldr	r3, [pc, #268]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003aa6:	4b40      	ldr	r3, [pc, #256]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003aa8:	68da      	ldr	r2, [r3, #12]
 8003aaa:	4b40      	ldr	r3, [pc, #256]	@ (8003bac <HAL_RCC_OscConfig+0x784>)
 8003aac:	4013      	ands	r3, r2
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ab6:	3a01      	subs	r2, #1
 8003ab8:	0112      	lsls	r2, r2, #4
 8003aba:	4311      	orrs	r1, r2
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ac0:	0212      	lsls	r2, r2, #8
 8003ac2:	4311      	orrs	r1, r2
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ac8:	0852      	lsrs	r2, r2, #1
 8003aca:	3a01      	subs	r2, #1
 8003acc:	0552      	lsls	r2, r2, #21
 8003ace:	4311      	orrs	r1, r2
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ad4:	0852      	lsrs	r2, r2, #1
 8003ad6:	3a01      	subs	r2, #1
 8003ad8:	0652      	lsls	r2, r2, #25
 8003ada:	4311      	orrs	r1, r2
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ae0:	0912      	lsrs	r2, r2, #4
 8003ae2:	0452      	lsls	r2, r2, #17
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	4930      	ldr	r1, [pc, #192]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003aec:	4b2e      	ldr	r3, [pc, #184]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a2d      	ldr	r2, [pc, #180]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003af2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003af6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003af8:	4b2b      	ldr	r3, [pc, #172]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	4a2a      	ldr	r2, [pc, #168]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003afe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b02:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b04:	f7fd ff62 	bl	80019cc <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b0c:	f7fd ff5e 	bl	80019cc <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e058      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b1e:	4b22      	ldr	r3, [pc, #136]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0f0      	beq.n	8003b0c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b2a:	e050      	b.n	8003bce <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e04f      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d148      	bne.n	8003bce <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a19      	ldr	r2, [pc, #100]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b46:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b48:	4b17      	ldr	r3, [pc, #92]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	4a16      	ldr	r2, [pc, #88]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b52:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b54:	f7fd ff3a 	bl	80019cc <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5c:	f7fd ff36 	bl	80019cc <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e030      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f0      	beq.n	8003b5c <HAL_RCC_OscConfig+0x734>
 8003b7a:	e028      	b.n	8003bce <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	2b0c      	cmp	r3, #12
 8003b80:	d023      	beq.n	8003bca <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b82:	4b09      	ldr	r3, [pc, #36]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a08      	ldr	r2, [pc, #32]	@ (8003ba8 <HAL_RCC_OscConfig+0x780>)
 8003b88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b8e:	f7fd ff1d 	bl	80019cc <HAL_GetTick>
 8003b92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b94:	e00c      	b.n	8003bb0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b96:	f7fd ff19 	bl	80019cc <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d905      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e013      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bb0:	4b09      	ldr	r3, [pc, #36]	@ (8003bd8 <HAL_RCC_OscConfig+0x7b0>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1ec      	bne.n	8003b96 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003bbc:	4b06      	ldr	r3, [pc, #24]	@ (8003bd8 <HAL_RCC_OscConfig+0x7b0>)
 8003bbe:	68da      	ldr	r2, [r3, #12]
 8003bc0:	4905      	ldr	r1, [pc, #20]	@ (8003bd8 <HAL_RCC_OscConfig+0x7b0>)
 8003bc2:	4b06      	ldr	r3, [pc, #24]	@ (8003bdc <HAL_RCC_OscConfig+0x7b4>)
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	60cb      	str	r3, [r1, #12]
 8003bc8:	e001      	b.n	8003bce <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3720      	adds	r7, #32
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	feeefffc 	.word	0xfeeefffc

08003be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d101      	bne.n	8003bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e0e7      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bf4:	4b75      	ldr	r3, [pc, #468]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d910      	bls.n	8003c24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c02:	4b72      	ldr	r3, [pc, #456]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f023 0207 	bic.w	r2, r3, #7
 8003c0a:	4970      	ldr	r1, [pc, #448]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c12:	4b6e      	ldr	r3, [pc, #440]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d001      	beq.n	8003c24 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e0cf      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d010      	beq.n	8003c52 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	4b66      	ldr	r3, [pc, #408]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d908      	bls.n	8003c52 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c40:	4b63      	ldr	r3, [pc, #396]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	4960      	ldr	r1, [pc, #384]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d04c      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d107      	bne.n	8003c76 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c66:	4b5a      	ldr	r3, [pc, #360]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d121      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e0a6      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d107      	bne.n	8003c8e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c7e:	4b54      	ldr	r3, [pc, #336]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d115      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e09a      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d107      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c96:	4b4e      	ldr	r3, [pc, #312]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d109      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e08e      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e086      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003cb6:	4b46      	ldr	r3, [pc, #280]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f023 0203 	bic.w	r2, r3, #3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	4943      	ldr	r1, [pc, #268]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cc8:	f7fd fe80 	bl	80019cc <HAL_GetTick>
 8003ccc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cce:	e00a      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cd0:	f7fd fe7c 	bl	80019cc <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e06e      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce6:	4b3a      	ldr	r3, [pc, #232]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 020c 	and.w	r2, r3, #12
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d1eb      	bne.n	8003cd0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d010      	beq.n	8003d26 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	4b31      	ldr	r3, [pc, #196]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d208      	bcs.n	8003d26 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d14:	4b2e      	ldr	r3, [pc, #184]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	492b      	ldr	r1, [pc, #172]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d26:	4b29      	ldr	r3, [pc, #164]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0307 	and.w	r3, r3, #7
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d210      	bcs.n	8003d56 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d34:	4b25      	ldr	r3, [pc, #148]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f023 0207 	bic.w	r2, r3, #7
 8003d3c:	4923      	ldr	r1, [pc, #140]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d44:	4b21      	ldr	r3, [pc, #132]	@ (8003dcc <HAL_RCC_ClockConfig+0x1ec>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	683a      	ldr	r2, [r7, #0]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d001      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e036      	b.n	8003dc4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0304 	and.w	r3, r3, #4
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d008      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d62:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	4918      	ldr	r1, [pc, #96]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0308 	and.w	r3, r3, #8
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d009      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d80:	4b13      	ldr	r3, [pc, #76]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	00db      	lsls	r3, r3, #3
 8003d8e:	4910      	ldr	r1, [pc, #64]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d94:	f000 f824 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	091b      	lsrs	r3, r3, #4
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	490b      	ldr	r1, [pc, #44]	@ (8003dd4 <HAL_RCC_ClockConfig+0x1f4>)
 8003da6:	5ccb      	ldrb	r3, [r1, r3]
 8003da8:	f003 031f 	and.w	r3, r3, #31
 8003dac:	fa22 f303 	lsr.w	r3, r2, r3
 8003db0:	4a09      	ldr	r2, [pc, #36]	@ (8003dd8 <HAL_RCC_ClockConfig+0x1f8>)
 8003db2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003db4:	4b09      	ldr	r3, [pc, #36]	@ (8003ddc <HAL_RCC_ClockConfig+0x1fc>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7fd faed 	bl	8001398 <HAL_InitTick>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	72fb      	strb	r3, [r7, #11]

  return status;
 8003dc2:	7afb      	ldrb	r3, [r7, #11]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}
 8003dcc:	40022000 	.word	0x40022000
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	0800bf30 	.word	0x0800bf30
 8003dd8:	20000364 	.word	0x20000364
 8003ddc:	20000368 	.word	0x20000368

08003de0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b089      	sub	sp, #36	@ 0x24
 8003de4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61fb      	str	r3, [r7, #28]
 8003dea:	2300      	movs	r3, #0
 8003dec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dee:	4b3e      	ldr	r3, [pc, #248]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003df8:	4b3b      	ldr	r3, [pc, #236]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0303 	and.w	r3, r3, #3
 8003e00:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_RCC_GetSysClockFreq+0x34>
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2b0c      	cmp	r3, #12
 8003e0c:	d121      	bne.n	8003e52 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d11e      	bne.n	8003e52 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e14:	4b34      	ldr	r3, [pc, #208]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0308 	and.w	r3, r3, #8
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d107      	bne.n	8003e30 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e20:	4b31      	ldr	r3, [pc, #196]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e26:	0a1b      	lsrs	r3, r3, #8
 8003e28:	f003 030f 	and.w	r3, r3, #15
 8003e2c:	61fb      	str	r3, [r7, #28]
 8003e2e:	e005      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e30:	4b2d      	ldr	r3, [pc, #180]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	091b      	lsrs	r3, r3, #4
 8003e36:	f003 030f 	and.w	r3, r3, #15
 8003e3a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e3c:	4a2b      	ldr	r2, [pc, #172]	@ (8003eec <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e44:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d10d      	bne.n	8003e68 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e50:	e00a      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d102      	bne.n	8003e5e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e58:	4b25      	ldr	r3, [pc, #148]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e5a:	61bb      	str	r3, [r7, #24]
 8003e5c:	e004      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d101      	bne.n	8003e68 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e64:	4b23      	ldr	r3, [pc, #140]	@ (8003ef4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e66:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	2b0c      	cmp	r3, #12
 8003e6c:	d134      	bne.n	8003ed8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	f003 0303 	and.w	r3, r3, #3
 8003e76:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d003      	beq.n	8003e86 <HAL_RCC_GetSysClockFreq+0xa6>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b03      	cmp	r3, #3
 8003e82:	d003      	beq.n	8003e8c <HAL_RCC_GetSysClockFreq+0xac>
 8003e84:	e005      	b.n	8003e92 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e86:	4b1a      	ldr	r3, [pc, #104]	@ (8003ef0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e88:	617b      	str	r3, [r7, #20]
      break;
 8003e8a:	e005      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e8c:	4b19      	ldr	r3, [pc, #100]	@ (8003ef4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e8e:	617b      	str	r3, [r7, #20]
      break;
 8003e90:	e002      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	617b      	str	r3, [r7, #20]
      break;
 8003e96:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e98:	4b13      	ldr	r3, [pc, #76]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	091b      	lsrs	r3, r3, #4
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ea6:	4b10      	ldr	r3, [pc, #64]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	0a1b      	lsrs	r3, r3, #8
 8003eac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003eb0:	697a      	ldr	r2, [r7, #20]
 8003eb2:	fb03 f202 	mul.w	r2, r3, r2
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ebc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	0e5b      	lsrs	r3, r3, #25
 8003ec4:	f003 0303 	and.w	r3, r3, #3
 8003ec8:	3301      	adds	r3, #1
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ed8:	69bb      	ldr	r3, [r7, #24]
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3724      	adds	r7, #36	@ 0x24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	0800bf48 	.word	0x0800bf48
 8003ef0:	00f42400 	.word	0x00f42400
 8003ef4:	007a1200 	.word	0x007a1200

08003ef8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003efc:	4b03      	ldr	r3, [pc, #12]	@ (8003f0c <HAL_RCC_GetHCLKFreq+0x14>)
 8003efe:	681b      	ldr	r3, [r3, #0]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	20000364 	.word	0x20000364

08003f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f14:	f7ff fff0 	bl	8003ef8 <HAL_RCC_GetHCLKFreq>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	4b06      	ldr	r3, [pc, #24]	@ (8003f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	0a1b      	lsrs	r3, r3, #8
 8003f20:	f003 0307 	and.w	r3, r3, #7
 8003f24:	4904      	ldr	r1, [pc, #16]	@ (8003f38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f26:	5ccb      	ldrb	r3, [r1, r3]
 8003f28:	f003 031f 	and.w	r3, r3, #31
 8003f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40021000 	.word	0x40021000
 8003f38:	0800bf40 	.word	0x0800bf40

08003f3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f40:	f7ff ffda 	bl	8003ef8 <HAL_RCC_GetHCLKFreq>
 8003f44:	4602      	mov	r2, r0
 8003f46:	4b06      	ldr	r3, [pc, #24]	@ (8003f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	0adb      	lsrs	r3, r3, #11
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	4904      	ldr	r1, [pc, #16]	@ (8003f64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f52:	5ccb      	ldrb	r3, [r1, r3]
 8003f54:	f003 031f 	and.w	r3, r3, #31
 8003f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40021000 	.word	0x40021000
 8003f64:	0800bf40 	.word	0x0800bf40

08003f68 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	220f      	movs	r2, #15
 8003f76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003f78:	4b12      	ldr	r3, [pc, #72]	@ (8003fc4 <HAL_RCC_GetClockConfig+0x5c>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 0203 	and.w	r2, r3, #3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003f84:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc4 <HAL_RCC_GetClockConfig+0x5c>)
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <HAL_RCC_GetClockConfig+0x5c>)
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003f9c:	4b09      	ldr	r3, [pc, #36]	@ (8003fc4 <HAL_RCC_GetClockConfig+0x5c>)
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	08db      	lsrs	r3, r3, #3
 8003fa2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003faa:	4b07      	ldr	r3, [pc, #28]	@ (8003fc8 <HAL_RCC_GetClockConfig+0x60>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0207 	and.w	r2, r3, #7
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	601a      	str	r2, [r3, #0]
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	40022000 	.word	0x40022000

08003fcc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8004084 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003fe4:	f7ff f9ac 	bl	8003340 <HAL_PWREx_GetVoltageRange>
 8003fe8:	6178      	str	r0, [r7, #20]
 8003fea:	e014      	b.n	8004016 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fec:	4b25      	ldr	r3, [pc, #148]	@ (8004084 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff0:	4a24      	ldr	r2, [pc, #144]	@ (8004084 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ff6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ff8:	4b22      	ldr	r3, [pc, #136]	@ (8004084 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004000:	60fb      	str	r3, [r7, #12]
 8004002:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004004:	f7ff f99c 	bl	8003340 <HAL_PWREx_GetVoltageRange>
 8004008:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800400a:	4b1e      	ldr	r3, [pc, #120]	@ (8004084 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800400c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800400e:	4a1d      	ldr	r2, [pc, #116]	@ (8004084 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004010:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004014:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800401c:	d10b      	bne.n	8004036 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2b80      	cmp	r3, #128	@ 0x80
 8004022:	d919      	bls.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2ba0      	cmp	r3, #160	@ 0xa0
 8004028:	d902      	bls.n	8004030 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800402a:	2302      	movs	r3, #2
 800402c:	613b      	str	r3, [r7, #16]
 800402e:	e013      	b.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004030:	2301      	movs	r3, #1
 8004032:	613b      	str	r3, [r7, #16]
 8004034:	e010      	b.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b80      	cmp	r3, #128	@ 0x80
 800403a:	d902      	bls.n	8004042 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800403c:	2303      	movs	r3, #3
 800403e:	613b      	str	r3, [r7, #16]
 8004040:	e00a      	b.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b80      	cmp	r3, #128	@ 0x80
 8004046:	d102      	bne.n	800404e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004048:	2302      	movs	r3, #2
 800404a:	613b      	str	r3, [r7, #16]
 800404c:	e004      	b.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b70      	cmp	r3, #112	@ 0x70
 8004052:	d101      	bne.n	8004058 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004054:	2301      	movs	r3, #1
 8004056:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004058:	4b0b      	ldr	r3, [pc, #44]	@ (8004088 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f023 0207 	bic.w	r2, r3, #7
 8004060:	4909      	ldr	r1, [pc, #36]	@ (8004088 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	4313      	orrs	r3, r2
 8004066:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004068:	4b07      	ldr	r3, [pc, #28]	@ (8004088 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	429a      	cmp	r2, r3
 8004074:	d001      	beq.n	800407a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e000      	b.n	800407c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	3718      	adds	r7, #24
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40021000 	.word	0x40021000
 8004088:	40022000 	.word	0x40022000

0800408c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004094:	2300      	movs	r3, #0
 8004096:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004098:	2300      	movs	r3, #0
 800409a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d041      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040ac:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80040b0:	d02a      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80040b2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80040b6:	d824      	bhi.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040bc:	d008      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80040be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80040c2:	d81e      	bhi.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00a      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x52>
 80040c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040cc:	d010      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80040ce:	e018      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040d0:	4b86      	ldr	r3, [pc, #536]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	4a85      	ldr	r2, [pc, #532]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040da:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040dc:	e015      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3304      	adds	r3, #4
 80040e2:	2100      	movs	r1, #0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f001 f829 	bl	800513c <RCCEx_PLLSAI1_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80040ee:	e00c      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3320      	adds	r3, #32
 80040f4:	2100      	movs	r1, #0
 80040f6:	4618      	mov	r0, r3
 80040f8:	f001 f914 	bl	8005324 <RCCEx_PLLSAI2_Config>
 80040fc:	4603      	mov	r3, r0
 80040fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004100:	e003      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	74fb      	strb	r3, [r7, #19]
      break;
 8004106:	e000      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004108:	bf00      	nop
    }

    if(ret == HAL_OK)
 800410a:	7cfb      	ldrb	r3, [r7, #19]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10b      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004110:	4b76      	ldr	r3, [pc, #472]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004116:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800411e:	4973      	ldr	r1, [pc, #460]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004120:	4313      	orrs	r3, r2
 8004122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004126:	e001      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004128:	7cfb      	ldrb	r3, [r7, #19]
 800412a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d041      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800413c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004140:	d02a      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004142:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004146:	d824      	bhi.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004148:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800414c:	d008      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800414e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004152:	d81e      	bhi.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00a      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004158:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800415c:	d010      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800415e:	e018      	b.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004160:	4b62      	ldr	r3, [pc, #392]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	4a61      	ldr	r2, [pc, #388]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004166:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800416a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800416c:	e015      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3304      	adds	r3, #4
 8004172:	2100      	movs	r1, #0
 8004174:	4618      	mov	r0, r3
 8004176:	f000 ffe1 	bl	800513c <RCCEx_PLLSAI1_Config>
 800417a:	4603      	mov	r3, r0
 800417c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800417e:	e00c      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3320      	adds	r3, #32
 8004184:	2100      	movs	r1, #0
 8004186:	4618      	mov	r0, r3
 8004188:	f001 f8cc 	bl	8005324 <RCCEx_PLLSAI2_Config>
 800418c:	4603      	mov	r3, r0
 800418e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004190:	e003      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	74fb      	strb	r3, [r7, #19]
      break;
 8004196:	e000      	b.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004198:	bf00      	nop
    }

    if(ret == HAL_OK)
 800419a:	7cfb      	ldrb	r3, [r7, #19]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10b      	bne.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80041a0:	4b52      	ldr	r3, [pc, #328]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041ae:	494f      	ldr	r1, [pc, #316]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80041b6:	e001      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041b8:	7cfb      	ldrb	r3, [r7, #19]
 80041ba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 80a0 	beq.w	800430a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ca:	2300      	movs	r3, #0
 80041cc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80041ce:	4b47      	ldr	r3, [pc, #284]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x152>
 80041da:	2301      	movs	r3, #1
 80041dc:	e000      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80041de:	2300      	movs	r3, #0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00d      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041e4:	4b41      	ldr	r3, [pc, #260]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e8:	4a40      	ldr	r2, [pc, #256]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80041f0:	4b3e      	ldr	r3, [pc, #248]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041fc:	2301      	movs	r3, #1
 80041fe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004200:	4b3b      	ldr	r3, [pc, #236]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a3a      	ldr	r2, [pc, #232]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004206:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800420a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800420c:	f7fd fbde 	bl	80019cc <HAL_GetTick>
 8004210:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004212:	e009      	b.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004214:	f7fd fbda 	bl	80019cc <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d902      	bls.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	74fb      	strb	r3, [r7, #19]
        break;
 8004226:	e005      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004228:	4b31      	ldr	r3, [pc, #196]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004230:	2b00      	cmp	r3, #0
 8004232:	d0ef      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004234:	7cfb      	ldrb	r3, [r7, #19]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d15c      	bne.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800423a:	4b2c      	ldr	r3, [pc, #176]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800423c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004240:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004244:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d01f      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	429a      	cmp	r2, r3
 8004256:	d019      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004258:	4b24      	ldr	r3, [pc, #144]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800425a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800425e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004262:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004264:	4b21      	ldr	r3, [pc, #132]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800426a:	4a20      	ldr	r2, [pc, #128]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800426c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004274:	4b1d      	ldr	r3, [pc, #116]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800427a:	4a1c      	ldr	r2, [pc, #112]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800427c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004280:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004284:	4a19      	ldr	r2, [pc, #100]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d016      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004296:	f7fd fb99 	bl	80019cc <HAL_GetTick>
 800429a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800429c:	e00b      	b.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800429e:	f7fd fb95 	bl	80019cc <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d902      	bls.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	74fb      	strb	r3, [r7, #19]
            break;
 80042b4:	e006      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042b6:	4b0d      	ldr	r3, [pc, #52]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d0ec      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80042c4:	7cfb      	ldrb	r3, [r7, #19]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10c      	bne.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042ca:	4b08      	ldr	r3, [pc, #32]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042da:	4904      	ldr	r1, [pc, #16]	@ (80042ec <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80042e2:	e009      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042e4:	7cfb      	ldrb	r3, [r7, #19]
 80042e6:	74bb      	strb	r3, [r7, #18]
 80042e8:	e006      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80042ea:	bf00      	nop
 80042ec:	40021000 	.word	0x40021000
 80042f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f4:	7cfb      	ldrb	r3, [r7, #19]
 80042f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042f8:	7c7b      	ldrb	r3, [r7, #17]
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d105      	bne.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042fe:	4b9e      	ldr	r3, [pc, #632]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004302:	4a9d      	ldr	r2, [pc, #628]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004304:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004308:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00a      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004316:	4b98      	ldr	r3, [pc, #608]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431c:	f023 0203 	bic.w	r2, r3, #3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004324:	4994      	ldr	r1, [pc, #592]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004326:	4313      	orrs	r3, r2
 8004328:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00a      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004338:	4b8f      	ldr	r3, [pc, #572]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433e:	f023 020c 	bic.w	r2, r3, #12
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004346:	498c      	ldr	r1, [pc, #560]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004348:	4313      	orrs	r3, r2
 800434a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0304 	and.w	r3, r3, #4
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00a      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800435a:	4b87      	ldr	r3, [pc, #540]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800435c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004360:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004368:	4983      	ldr	r1, [pc, #524]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800436a:	4313      	orrs	r3, r2
 800436c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00a      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800437c:	4b7e      	ldr	r3, [pc, #504]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800437e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004382:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438a:	497b      	ldr	r1, [pc, #492]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800438c:	4313      	orrs	r3, r2
 800438e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0310 	and.w	r3, r3, #16
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00a      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800439e:	4b76      	ldr	r3, [pc, #472]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ac:	4972      	ldr	r1, [pc, #456]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0320 	and.w	r3, r3, #32
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00a      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043c0:	4b6d      	ldr	r3, [pc, #436]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ce:	496a      	ldr	r1, [pc, #424]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00a      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043e2:	4b65      	ldr	r3, [pc, #404]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f0:	4961      	ldr	r1, [pc, #388]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00a      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004404:	4b5c      	ldr	r3, [pc, #368]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004412:	4959      	ldr	r1, [pc, #356]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004414:	4313      	orrs	r3, r2
 8004416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004426:	4b54      	ldr	r3, [pc, #336]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004434:	4950      	ldr	r1, [pc, #320]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004436:	4313      	orrs	r3, r2
 8004438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00a      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004448:	4b4b      	ldr	r3, [pc, #300]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004456:	4948      	ldr	r1, [pc, #288]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00a      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800446a:	4b43      	ldr	r3, [pc, #268]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004470:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004478:	493f      	ldr	r1, [pc, #252]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800447a:	4313      	orrs	r3, r2
 800447c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d028      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800448c:	4b3a      	ldr	r3, [pc, #232]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004492:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800449a:	4937      	ldr	r1, [pc, #220]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800449c:	4313      	orrs	r3, r2
 800449e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044aa:	d106      	bne.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044ac:	4b32      	ldr	r3, [pc, #200]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	4a31      	ldr	r2, [pc, #196]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044b6:	60d3      	str	r3, [r2, #12]
 80044b8:	e011      	b.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044c2:	d10c      	bne.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	3304      	adds	r3, #4
 80044c8:	2101      	movs	r1, #1
 80044ca:	4618      	mov	r0, r3
 80044cc:	f000 fe36 	bl	800513c <RCCEx_PLLSAI1_Config>
 80044d0:	4603      	mov	r3, r0
 80044d2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80044d4:	7cfb      	ldrb	r3, [r7, #19]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d001      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80044da:	7cfb      	ldrb	r3, [r7, #19]
 80044dc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d028      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044ea:	4b23      	ldr	r3, [pc, #140]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f8:	491f      	ldr	r1, [pc, #124]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004508:	d106      	bne.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800450a:	4b1b      	ldr	r3, [pc, #108]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	4a1a      	ldr	r2, [pc, #104]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004510:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004514:	60d3      	str	r3, [r2, #12]
 8004516:	e011      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004520:	d10c      	bne.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	3304      	adds	r3, #4
 8004526:	2101      	movs	r1, #1
 8004528:	4618      	mov	r0, r3
 800452a:	f000 fe07 	bl	800513c <RCCEx_PLLSAI1_Config>
 800452e:	4603      	mov	r3, r0
 8004530:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004532:	7cfb      	ldrb	r3, [r7, #19]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004538:	7cfb      	ldrb	r3, [r7, #19]
 800453a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d02b      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004548:	4b0b      	ldr	r3, [pc, #44]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004556:	4908      	ldr	r1, [pc, #32]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004558:	4313      	orrs	r3, r2
 800455a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004562:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004566:	d109      	bne.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004568:	4b03      	ldr	r3, [pc, #12]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	4a02      	ldr	r2, [pc, #8]	@ (8004578 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800456e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004572:	60d3      	str	r3, [r2, #12]
 8004574:	e014      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004576:	bf00      	nop
 8004578:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004580:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004584:	d10c      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3304      	adds	r3, #4
 800458a:	2101      	movs	r1, #1
 800458c:	4618      	mov	r0, r3
 800458e:	f000 fdd5 	bl	800513c <RCCEx_PLLSAI1_Config>
 8004592:	4603      	mov	r3, r0
 8004594:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004596:	7cfb      	ldrb	r3, [r7, #19]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800459c:	7cfb      	ldrb	r3, [r7, #19]
 800459e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d02f      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045ac:	4b2b      	ldr	r3, [pc, #172]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045ba:	4928      	ldr	r1, [pc, #160]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045ca:	d10d      	bne.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3304      	adds	r3, #4
 80045d0:	2102      	movs	r1, #2
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 fdb2 	bl	800513c <RCCEx_PLLSAI1_Config>
 80045d8:	4603      	mov	r3, r0
 80045da:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045dc:	7cfb      	ldrb	r3, [r7, #19]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d014      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80045e2:	7cfb      	ldrb	r3, [r7, #19]
 80045e4:	74bb      	strb	r3, [r7, #18]
 80045e6:	e011      	b.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045f0:	d10c      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	3320      	adds	r3, #32
 80045f6:	2102      	movs	r1, #2
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fe93 	bl	8005324 <RCCEx_PLLSAI2_Config>
 80045fe:	4603      	mov	r3, r0
 8004600:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004602:	7cfb      	ldrb	r3, [r7, #19]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004608:	7cfb      	ldrb	r3, [r7, #19]
 800460a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00a      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004618:	4b10      	ldr	r3, [pc, #64]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800461a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004626:	490d      	ldr	r1, [pc, #52]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004628:	4313      	orrs	r3, r2
 800462a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00b      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800463a:	4b08      	ldr	r3, [pc, #32]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800463c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004640:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800464a:	4904      	ldr	r1, [pc, #16]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800464c:	4313      	orrs	r3, r2
 800464e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004652:	7cbb      	ldrb	r3, [r7, #18]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	40021000 	.word	0x40021000

08004660 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004668:	2300      	movs	r3, #0
 800466a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004672:	d13e      	bne.n	80046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004674:	4bb2      	ldr	r3, [pc, #712]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800467a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800467e:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004686:	d028      	beq.n	80046da <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800468e:	f200 8542 	bhi.w	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004698:	d005      	beq.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a0:	d00e      	beq.n	80046c0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80046a2:	f000 bd38 	b.w	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80046a6:	4ba6      	ldr	r3, [pc, #664]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	f040 8532 	bne.w	800511a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80046b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046ba:	61fb      	str	r3, [r7, #28]
      break;
 80046bc:	f000 bd2d 	b.w	800511a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80046c0:	4b9f      	ldr	r3, [pc, #636]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	f040 8527 	bne.w	800511e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 80046d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80046d4:	61fb      	str	r3, [r7, #28]
      break;
 80046d6:	f000 bd22 	b.w	800511e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80046da:	4b99      	ldr	r3, [pc, #612]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046e6:	f040 851c 	bne.w	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 80046ea:	4b96      	ldr	r3, [pc, #600]	@ (8004944 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80046ec:	61fb      	str	r3, [r7, #28]
      break;
 80046ee:	f000 bd18 	b.w	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046f2:	4b93      	ldr	r3, [pc, #588]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f003 0303 	and.w	r3, r3, #3
 80046fa:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	2b03      	cmp	r3, #3
 8004700:	d036      	beq.n	8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	2b03      	cmp	r3, #3
 8004706:	d840      	bhi.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d003      	beq.n	8004716 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	2b02      	cmp	r3, #2
 8004712:	d020      	beq.n	8004756 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004714:	e039      	b.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004716:	4b8a      	ldr	r3, [pc, #552]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b02      	cmp	r3, #2
 8004720:	d116      	bne.n	8004750 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004722:	4b87      	ldr	r3, [pc, #540]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0308 	and.w	r3, r3, #8
 800472a:	2b00      	cmp	r3, #0
 800472c:	d005      	beq.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800472e:	4b84      	ldr	r3, [pc, #528]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	091b      	lsrs	r3, r3, #4
 8004734:	f003 030f 	and.w	r3, r3, #15
 8004738:	e005      	b.n	8004746 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800473a:	4b81      	ldr	r3, [pc, #516]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800473c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004740:	0a1b      	lsrs	r3, r3, #8
 8004742:	f003 030f 	and.w	r3, r3, #15
 8004746:	4a80      	ldr	r2, [pc, #512]	@ (8004948 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800474c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800474e:	e01f      	b.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004750:	2300      	movs	r3, #0
 8004752:	61bb      	str	r3, [r7, #24]
      break;
 8004754:	e01c      	b.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004756:	4b7a      	ldr	r3, [pc, #488]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800475e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004762:	d102      	bne.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8004764:	4b79      	ldr	r3, [pc, #484]	@ (800494c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8004766:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004768:	e012      	b.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	61bb      	str	r3, [r7, #24]
      break;
 800476e:	e00f      	b.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004770:	4b73      	ldr	r3, [pc, #460]	@ (8004940 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004778:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800477c:	d102      	bne.n	8004784 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800477e:	4b74      	ldr	r3, [pc, #464]	@ (8004950 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004780:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8004782:	e005      	b.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	61bb      	str	r3, [r7, #24]
      break;
 8004788:	e002      	b.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800478a:	2300      	movs	r3, #0
 800478c:	61bb      	str	r3, [r7, #24]
      break;
 800478e:	bf00      	nop
    }

    switch(PeriphClk)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004796:	f000 80dd 	beq.w	8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047a0:	f200 84c1 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047aa:	f000 80d3 	beq.w	8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80047b4:	f200 84b7 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047be:	f000 835f 	beq.w	8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047c8:	f200 84ad 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047d2:	f000 847e 	beq.w	80050d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047dc:	f200 84a3 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047e6:	f000 82cd 	beq.w	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047f0:	f200 8499 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047fa:	f000 80ab 	beq.w	8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004804:	f200 848f 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800480e:	f000 8090 	beq.w	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004818:	f200 8485 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004822:	d07f      	beq.n	8004924 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800482a:	f200 847c 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004834:	f000 8403 	beq.w	800503e <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800483e:	f200 8472 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004848:	f000 83af 	beq.w	8004faa <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004852:	f200 8468 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800485c:	f000 8379 	beq.w	8004f52 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004866:	f200 845e 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b80      	cmp	r3, #128	@ 0x80
 800486e:	f000 8344 	beq.w	8004efa <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2b80      	cmp	r3, #128	@ 0x80
 8004876:	f200 8456 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b20      	cmp	r3, #32
 800487e:	d84b      	bhi.n	8004918 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 844f 	beq.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3b01      	subs	r3, #1
 800488c:	2b1f      	cmp	r3, #31
 800488e:	f200 844a 	bhi.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004892:	a201      	add	r2, pc, #4	@ (adr r2, 8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004898:	08004a81 	.word	0x08004a81
 800489c:	08004aef 	.word	0x08004aef
 80048a0:	08005127 	.word	0x08005127
 80048a4:	08004b83 	.word	0x08004b83
 80048a8:	08005127 	.word	0x08005127
 80048ac:	08005127 	.word	0x08005127
 80048b0:	08005127 	.word	0x08005127
 80048b4:	08004c09 	.word	0x08004c09
 80048b8:	08005127 	.word	0x08005127
 80048bc:	08005127 	.word	0x08005127
 80048c0:	08005127 	.word	0x08005127
 80048c4:	08005127 	.word	0x08005127
 80048c8:	08005127 	.word	0x08005127
 80048cc:	08005127 	.word	0x08005127
 80048d0:	08005127 	.word	0x08005127
 80048d4:	08004c81 	.word	0x08004c81
 80048d8:	08005127 	.word	0x08005127
 80048dc:	08005127 	.word	0x08005127
 80048e0:	08005127 	.word	0x08005127
 80048e4:	08005127 	.word	0x08005127
 80048e8:	08005127 	.word	0x08005127
 80048ec:	08005127 	.word	0x08005127
 80048f0:	08005127 	.word	0x08005127
 80048f4:	08005127 	.word	0x08005127
 80048f8:	08005127 	.word	0x08005127
 80048fc:	08005127 	.word	0x08005127
 8004900:	08005127 	.word	0x08005127
 8004904:	08005127 	.word	0x08005127
 8004908:	08005127 	.word	0x08005127
 800490c:	08005127 	.word	0x08005127
 8004910:	08005127 	.word	0x08005127
 8004914:	08004d03 	.word	0x08004d03
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b40      	cmp	r3, #64	@ 0x40
 800491c:	f000 82c1 	beq.w	8004ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004920:	f000 bc01 	b.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004924:	69b9      	ldr	r1, [r7, #24]
 8004926:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800492a:	f000 fdd9 	bl	80054e0 <RCCEx_GetSAIxPeriphCLKFreq>
 800492e:	61f8      	str	r0, [r7, #28]
      break;
 8004930:	e3fa      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004932:	69b9      	ldr	r1, [r7, #24]
 8004934:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004938:	f000 fdd2 	bl	80054e0 <RCCEx_GetSAIxPeriphCLKFreq>
 800493c:	61f8      	str	r0, [r7, #28]
      break;
 800493e:	e3f3      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004940:	40021000 	.word	0x40021000
 8004944:	0003d090 	.word	0x0003d090
 8004948:	0800bf48 	.word	0x0800bf48
 800494c:	00f42400 	.word	0x00f42400
 8004950:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004954:	4ba9      	ldr	r3, [pc, #676]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800495e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004966:	d00c      	beq.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800496e:	d87f      	bhi.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004976:	d04e      	beq.n	8004a16 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800497e:	d01d      	beq.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004980:	e076      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004982:	4b9e      	ldr	r3, [pc, #632]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b02      	cmp	r3, #2
 800498c:	d172      	bne.n	8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800498e:	4b9b      	ldr	r3, [pc, #620]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0308 	and.w	r3, r3, #8
 8004996:	2b00      	cmp	r3, #0
 8004998:	d005      	beq.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 800499a:	4b98      	ldr	r3, [pc, #608]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	091b      	lsrs	r3, r3, #4
 80049a0:	f003 030f 	and.w	r3, r3, #15
 80049a4:	e005      	b.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80049a6:	4b95      	ldr	r3, [pc, #596]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049ac:	0a1b      	lsrs	r3, r3, #8
 80049ae:	f003 030f 	and.w	r3, r3, #15
 80049b2:	4a93      	ldr	r2, [pc, #588]	@ (8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80049b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049b8:	61fb      	str	r3, [r7, #28]
          break;
 80049ba:	e05b      	b.n	8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80049bc:	4b8f      	ldr	r3, [pc, #572]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049c8:	d156      	bne.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80049ca:	4b8c      	ldr	r3, [pc, #560]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049d6:	d14f      	bne.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80049d8:	4b88      	ldr	r3, [pc, #544]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	0a1b      	lsrs	r3, r3, #8
 80049de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049e2:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	fb03 f202 	mul.w	r2, r3, r2
 80049ec:	4b83      	ldr	r3, [pc, #524]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	091b      	lsrs	r3, r3, #4
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	3301      	adds	r3, #1
 80049f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049fc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80049fe:	4b7f      	ldr	r3, [pc, #508]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	0d5b      	lsrs	r3, r3, #21
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	3301      	adds	r3, #1
 8004a0a:	005b      	lsls	r3, r3, #1
 8004a0c:	69ba      	ldr	r2, [r7, #24]
 8004a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a12:	61fb      	str	r3, [r7, #28]
          break;
 8004a14:	e030      	b.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004a16:	4b79      	ldr	r3, [pc, #484]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a22:	d12b      	bne.n	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004a24:	4b75      	ldr	r3, [pc, #468]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a30:	d124      	bne.n	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004a32:	4b72      	ldr	r3, [pc, #456]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	0a1b      	lsrs	r3, r3, #8
 8004a38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a3c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	fb03 f202 	mul.w	r2, r3, r2
 8004a46:	4b6d      	ldr	r3, [pc, #436]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	091b      	lsrs	r3, r3, #4
 8004a4c:	f003 0307 	and.w	r3, r3, #7
 8004a50:	3301      	adds	r3, #1
 8004a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a56:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004a58:	4b68      	ldr	r3, [pc, #416]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	0d5b      	lsrs	r3, r3, #21
 8004a5e:	f003 0303 	and.w	r3, r3, #3
 8004a62:	3301      	adds	r3, #1
 8004a64:	005b      	lsls	r3, r3, #1
 8004a66:	69ba      	ldr	r2, [r7, #24]
 8004a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6c:	61fb      	str	r3, [r7, #28]
          break;
 8004a6e:	e005      	b.n	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004a70:	bf00      	nop
 8004a72:	e359      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a74:	bf00      	nop
 8004a76:	e357      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a78:	bf00      	nop
 8004a7a:	e355      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004a7c:	bf00      	nop
        break;
 8004a7e:	e353      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004a80:	4b5e      	ldr	r3, [pc, #376]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	2b03      	cmp	r3, #3
 8004a90:	d827      	bhi.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004a92:	a201      	add	r2, pc, #4	@ (adr r2, 8004a98 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a98:	08004aa9 	.word	0x08004aa9
 8004a9c:	08004ab1 	.word	0x08004ab1
 8004aa0:	08004ab9 	.word	0x08004ab9
 8004aa4:	08004acd 	.word	0x08004acd
          frequency = HAL_RCC_GetPCLK2Freq();
 8004aa8:	f7ff fa48 	bl	8003f3c <HAL_RCC_GetPCLK2Freq>
 8004aac:	61f8      	str	r0, [r7, #28]
          break;
 8004aae:	e01d      	b.n	8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ab0:	f7ff f996 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004ab4:	61f8      	str	r0, [r7, #28]
          break;
 8004ab6:	e019      	b.n	8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ab8:	4b50      	ldr	r3, [pc, #320]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ac4:	d10f      	bne.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004ac6:	4b4f      	ldr	r3, [pc, #316]	@ (8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004ac8:	61fb      	str	r3, [r7, #28]
          break;
 8004aca:	e00c      	b.n	8004ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004acc:	4b4b      	ldr	r3, [pc, #300]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d107      	bne.n	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004ada:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ade:	61fb      	str	r3, [r7, #28]
          break;
 8004ae0:	e003      	b.n	8004aea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004ae2:	bf00      	nop
 8004ae4:	e320      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ae6:	bf00      	nop
 8004ae8:	e31e      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004aea:	bf00      	nop
        break;
 8004aec:	e31c      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004aee:	4b43      	ldr	r3, [pc, #268]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af4:	f003 030c 	and.w	r3, r3, #12
 8004af8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	2b0c      	cmp	r3, #12
 8004afe:	d83a      	bhi.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004b00:	a201      	add	r2, pc, #4	@ (adr r2, 8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b06:	bf00      	nop
 8004b08:	08004b3d 	.word	0x08004b3d
 8004b0c:	08004b77 	.word	0x08004b77
 8004b10:	08004b77 	.word	0x08004b77
 8004b14:	08004b77 	.word	0x08004b77
 8004b18:	08004b45 	.word	0x08004b45
 8004b1c:	08004b77 	.word	0x08004b77
 8004b20:	08004b77 	.word	0x08004b77
 8004b24:	08004b77 	.word	0x08004b77
 8004b28:	08004b4d 	.word	0x08004b4d
 8004b2c:	08004b77 	.word	0x08004b77
 8004b30:	08004b77 	.word	0x08004b77
 8004b34:	08004b77 	.word	0x08004b77
 8004b38:	08004b61 	.word	0x08004b61
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b3c:	f7ff f9e8 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004b40:	61f8      	str	r0, [r7, #28]
          break;
 8004b42:	e01d      	b.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004b44:	f7ff f94c 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004b48:	61f8      	str	r0, [r7, #28]
          break;
 8004b4a:	e019      	b.n	8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b58:	d10f      	bne.n	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004b5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004b5c:	61fb      	str	r3, [r7, #28]
          break;
 8004b5e:	e00c      	b.n	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004b60:	4b26      	ldr	r3, [pc, #152]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b02      	cmp	r3, #2
 8004b6c:	d107      	bne.n	8004b7e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b72:	61fb      	str	r3, [r7, #28]
          break;
 8004b74:	e003      	b.n	8004b7e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004b76:	bf00      	nop
 8004b78:	e2d6      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b7a:	bf00      	nop
 8004b7c:	e2d4      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004b7e:	bf00      	nop
        break;
 8004b80:	e2d2      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004b82:	4b1e      	ldr	r3, [pc, #120]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b88:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b8c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	2b30      	cmp	r3, #48	@ 0x30
 8004b92:	d021      	beq.n	8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	2b30      	cmp	r3, #48	@ 0x30
 8004b98:	d829      	bhi.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	2b20      	cmp	r3, #32
 8004b9e:	d011      	beq.n	8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	2b20      	cmp	r3, #32
 8004ba4:	d823      	bhi.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	2b10      	cmp	r3, #16
 8004bb0:	d004      	beq.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004bb2:	e01c      	b.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004bb4:	f7ff f9ac 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004bb8:	61f8      	str	r0, [r7, #28]
          break;
 8004bba:	e01d      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004bbc:	f7ff f910 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004bc0:	61f8      	str	r0, [r7, #28]
          break;
 8004bc2:	e019      	b.n	8004bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bd0:	d10f      	bne.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004bd4:	61fb      	str	r3, [r7, #28]
          break;
 8004bd6:	e00c      	b.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004bd8:	4b08      	ldr	r3, [pc, #32]	@ (8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d107      	bne.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bea:	61fb      	str	r3, [r7, #28]
          break;
 8004bec:	e003      	b.n	8004bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004bee:	bf00      	nop
 8004bf0:	e29a      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bf2:	bf00      	nop
 8004bf4:	e298      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004bf6:	bf00      	nop
        break;
 8004bf8:	e296      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004bfa:	bf00      	nop
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	0800bf48 	.word	0x0800bf48
 8004c04:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004c08:	4b9b      	ldr	r3, [pc, #620]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004c12:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c18:	d021      	beq.n	8004c5e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c1e:	d829      	bhi.n	8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	2b80      	cmp	r3, #128	@ 0x80
 8004c24:	d011      	beq.n	8004c4a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	2b80      	cmp	r3, #128	@ 0x80
 8004c2a:	d823      	bhi.n	8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	2b40      	cmp	r3, #64	@ 0x40
 8004c36:	d004      	beq.n	8004c42 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004c38:	e01c      	b.n	8004c74 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c3a:	f7ff f969 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004c3e:	61f8      	str	r0, [r7, #28]
          break;
 8004c40:	e01d      	b.n	8004c7e <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004c42:	f7ff f8cd 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004c46:	61f8      	str	r0, [r7, #28]
          break;
 8004c48:	e019      	b.n	8004c7e <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c56:	d10f      	bne.n	8004c78 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004c58:	4b88      	ldr	r3, [pc, #544]	@ (8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004c5a:	61fb      	str	r3, [r7, #28]
          break;
 8004c5c:	e00c      	b.n	8004c78 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004c5e:	4b86      	ldr	r3, [pc, #536]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d107      	bne.n	8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004c6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c70:	61fb      	str	r3, [r7, #28]
          break;
 8004c72:	e003      	b.n	8004c7c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004c74:	bf00      	nop
 8004c76:	e257      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c78:	bf00      	nop
 8004c7a:	e255      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004c7c:	bf00      	nop
        break;
 8004c7e:	e253      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004c80:	4b7d      	ldr	r3, [pc, #500]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c8a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c92:	d025      	beq.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c9a:	d82c      	bhi.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ca2:	d013      	beq.n	8004ccc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004caa:	d824      	bhi.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d004      	beq.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cb8:	d004      	beq.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004cba:	e01c      	b.n	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004cbc:	f7ff f928 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004cc0:	61f8      	str	r0, [r7, #28]
          break;
 8004cc2:	e01d      	b.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004cc4:	f7ff f88c 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004cc8:	61f8      	str	r0, [r7, #28]
          break;
 8004cca:	e019      	b.n	8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ccc:	4b6a      	ldr	r3, [pc, #424]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd8:	d10f      	bne.n	8004cfa <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004cda:	4b68      	ldr	r3, [pc, #416]	@ (8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004cdc:	61fb      	str	r3, [r7, #28]
          break;
 8004cde:	e00c      	b.n	8004cfa <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004ce0:	4b65      	ldr	r3, [pc, #404]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d107      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cf2:	61fb      	str	r3, [r7, #28]
          break;
 8004cf4:	e003      	b.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004cf6:	bf00      	nop
 8004cf8:	e216      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cfa:	bf00      	nop
 8004cfc:	e214      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cfe:	bf00      	nop
        break;
 8004d00:	e212      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004d02:	4b5d      	ldr	r3, [pc, #372]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d0c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d14:	d025      	beq.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d1c:	d82c      	bhi.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d24:	d013      	beq.n	8004d4e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d2c:	d824      	bhi.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d004      	beq.n	8004d3e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d3a:	d004      	beq.n	8004d46 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004d3c:	e01c      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d3e:	f7ff f8e7 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004d42:	61f8      	str	r0, [r7, #28]
          break;
 8004d44:	e01d      	b.n	8004d82 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d46:	f7ff f84b 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004d4a:	61f8      	str	r0, [r7, #28]
          break;
 8004d4c:	e019      	b.n	8004d82 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d4e:	4b4a      	ldr	r3, [pc, #296]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d5a:	d10f      	bne.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004d5c:	4b47      	ldr	r3, [pc, #284]	@ (8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004d5e:	61fb      	str	r3, [r7, #28]
          break;
 8004d60:	e00c      	b.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d62:	4b45      	ldr	r3, [pc, #276]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d68:	f003 0302 	and.w	r3, r3, #2
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d107      	bne.n	8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004d70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d74:	61fb      	str	r3, [r7, #28]
          break;
 8004d76:	e003      	b.n	8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004d78:	bf00      	nop
 8004d7a:	e1d5      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d7c:	bf00      	nop
 8004d7e:	e1d3      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d80:	bf00      	nop
        break;
 8004d82:	e1d1      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004d84:	4b3c      	ldr	r3, [pc, #240]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004d8e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d96:	d00c      	beq.n	8004db2 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d9e:	d864      	bhi.n	8004e6a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004da6:	d008      	beq.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dae:	d030      	beq.n	8004e12 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004db0:	e05b      	b.n	8004e6a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004db2:	f7ff f815 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004db6:	61f8      	str	r0, [r7, #28]
          break;
 8004db8:	e05c      	b.n	8004e74 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004dba:	4b2f      	ldr	r3, [pc, #188]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dc6:	d152      	bne.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8004dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d04c      	beq.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004dd4:	4b28      	ldr	r3, [pc, #160]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	0a1b      	lsrs	r3, r3, #8
 8004dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dde:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	fb03 f202 	mul.w	r2, r3, r2
 8004de8:	4b23      	ldr	r3, [pc, #140]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	091b      	lsrs	r3, r3, #4
 8004dee:	f003 0307 	and.w	r3, r3, #7
 8004df2:	3301      	adds	r3, #1
 8004df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004df8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8004dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	0e5b      	lsrs	r3, r3, #25
 8004e00:	f003 0303 	and.w	r3, r3, #3
 8004e04:	3301      	adds	r3, #1
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0e:	61fb      	str	r3, [r7, #28]
          break;
 8004e10:	e02d      	b.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8004e12:	4b19      	ldr	r3, [pc, #100]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e1e:	d128      	bne.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8004e20:	4b15      	ldr	r3, [pc, #84]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d022      	beq.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004e2c:	4b12      	ldr	r3, [pc, #72]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e2e:	695b      	ldr	r3, [r3, #20]
 8004e30:	0a1b      	lsrs	r3, r3, #8
 8004e32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e36:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	68fa      	ldr	r2, [r7, #12]
 8004e3c:	fb03 f202 	mul.w	r2, r3, r2
 8004e40:	4b0d      	ldr	r3, [pc, #52]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	091b      	lsrs	r3, r3, #4
 8004e46:	f003 0307 	and.w	r3, r3, #7
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e50:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8004e52:	4b09      	ldr	r3, [pc, #36]	@ (8004e78 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e54:	695b      	ldr	r3, [r3, #20]
 8004e56:	0e5b      	lsrs	r3, r3, #25
 8004e58:	f003 0303 	and.w	r3, r3, #3
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e66:	61fb      	str	r3, [r7, #28]
          break;
 8004e68:	e003      	b.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8004e6a:	bf00      	nop
 8004e6c:	e15c      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e6e:	bf00      	nop
 8004e70:	e15a      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e72:	bf00      	nop
        break;
 8004e74:	e158      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004e76:	bf00      	nop
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004e80:	4b9d      	ldr	r3, [pc, #628]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e8a:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d103      	bne.n	8004e9a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004e92:	f7ff f853 	bl	8003f3c <HAL_RCC_GetPCLK2Freq>
 8004e96:	61f8      	str	r0, [r7, #28]
        break;
 8004e98:	e146      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e9a:	f7fe ffa1 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004e9e:	61f8      	str	r0, [r7, #28]
        break;
 8004ea0:	e142      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004ea2:	4b95      	ldr	r3, [pc, #596]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004eac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eb4:	d013      	beq.n	8004ede <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ebc:	d819      	bhi.n	8004ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d004      	beq.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eca:	d004      	beq.n	8004ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8004ecc:	e011      	b.n	8004ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004ece:	f7ff f81f 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004ed2:	61f8      	str	r0, [r7, #28]
          break;
 8004ed4:	e010      	b.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ed6:	f7fe ff83 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004eda:	61f8      	str	r0, [r7, #28]
          break;
 8004edc:	e00c      	b.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ede:	4b86      	ldr	r3, [pc, #536]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eea:	d104      	bne.n	8004ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8004eec:	4b83      	ldr	r3, [pc, #524]	@ (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004eee:	61fb      	str	r3, [r7, #28]
          break;
 8004ef0:	e001      	b.n	8004ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8004ef2:	bf00      	nop
 8004ef4:	e118      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ef6:	bf00      	nop
        break;
 8004ef8:	e116      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004efa:	4b7f      	ldr	r3, [pc, #508]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004f04:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f0c:	d013      	beq.n	8004f36 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f14:	d819      	bhi.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d004      	beq.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f22:	d004      	beq.n	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8004f24:	e011      	b.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f26:	f7fe fff3 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004f2a:	61f8      	str	r0, [r7, #28]
          break;
 8004f2c:	e010      	b.n	8004f50 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f2e:	f7fe ff57 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004f32:	61f8      	str	r0, [r7, #28]
          break;
 8004f34:	e00c      	b.n	8004f50 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f36:	4b70      	ldr	r3, [pc, #448]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f42:	d104      	bne.n	8004f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8004f44:	4b6d      	ldr	r3, [pc, #436]	@ (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004f46:	61fb      	str	r3, [r7, #28]
          break;
 8004f48:	e001      	b.n	8004f4e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8004f4a:	bf00      	nop
 8004f4c:	e0ec      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f4e:	bf00      	nop
        break;
 8004f50:	e0ea      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004f52:	4b69      	ldr	r3, [pc, #420]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f5c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f64:	d013      	beq.n	8004f8e <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f6c:	d819      	bhi.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d004      	beq.n	8004f7e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7a:	d004      	beq.n	8004f86 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8004f7c:	e011      	b.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f7e:	f7fe ffc7 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004f82:	61f8      	str	r0, [r7, #28]
          break;
 8004f84:	e010      	b.n	8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f86:	f7fe ff2b 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8004f8a:	61f8      	str	r0, [r7, #28]
          break;
 8004f8c:	e00c      	b.n	8004fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f8e:	4b5a      	ldr	r3, [pc, #360]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f9a:	d104      	bne.n	8004fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8004f9c:	4b57      	ldr	r3, [pc, #348]	@ (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8004f9e:	61fb      	str	r3, [r7, #28]
          break;
 8004fa0:	e001      	b.n	8004fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8004fa2:	bf00      	nop
 8004fa4:	e0c0      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fa6:	bf00      	nop
        break;
 8004fa8:	e0be      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004faa:	4b53      	ldr	r3, [pc, #332]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fb0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004fb4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fbc:	d02c      	beq.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004fc4:	d833      	bhi.n	800502e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004fcc:	d01a      	beq.n	8005004 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004fd4:	d82b      	bhi.n	800502e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d004      	beq.n	8004fe6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fe2:	d004      	beq.n	8004fee <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8004fe4:	e023      	b.n	800502e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004fe6:	f7fe ff93 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8004fea:	61f8      	str	r0, [r7, #28]
          break;
 8004fec:	e026      	b.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004fee:	4b42      	ldr	r3, [pc, #264]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8004ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b02      	cmp	r3, #2
 8004ffa:	d11a      	bne.n	8005032 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8004ffc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005000:	61fb      	str	r3, [r7, #28]
          break;
 8005002:	e016      	b.n	8005032 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005004:	4b3c      	ldr	r3, [pc, #240]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800500c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005010:	d111      	bne.n	8005036 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8005012:	4b3a      	ldr	r3, [pc, #232]	@ (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005014:	61fb      	str	r3, [r7, #28]
          break;
 8005016:	e00e      	b.n	8005036 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005018:	4b37      	ldr	r3, [pc, #220]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800501a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b02      	cmp	r3, #2
 8005024:	d109      	bne.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800502a:	61fb      	str	r3, [r7, #28]
          break;
 800502c:	e005      	b.n	800503a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800502e:	bf00      	nop
 8005030:	e07a      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005032:	bf00      	nop
 8005034:	e078      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005036:	bf00      	nop
 8005038:	e076      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800503a:	bf00      	nop
        break;
 800503c:	e074      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800503e:	4b2e      	ldr	r3, [pc, #184]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005044:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005048:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005050:	d02c      	beq.n	80050ac <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005058:	d833      	bhi.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005060:	d01a      	beq.n	8005098 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005068:	d82b      	bhi.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d004      	beq.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005076:	d004      	beq.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8005078:	e023      	b.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 800507a:	f7fe ff49 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 800507e:	61f8      	str	r0, [r7, #28]
          break;
 8005080:	e026      	b.n	80050d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005082:	4b1d      	ldr	r3, [pc, #116]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005084:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005088:	f003 0302 	and.w	r3, r3, #2
 800508c:	2b02      	cmp	r3, #2
 800508e:	d11a      	bne.n	80050c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8005090:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005094:	61fb      	str	r3, [r7, #28]
          break;
 8005096:	e016      	b.n	80050c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005098:	4b17      	ldr	r3, [pc, #92]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050a4:	d111      	bne.n	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80050a6:	4b15      	ldr	r3, [pc, #84]	@ (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80050a8:	61fb      	str	r3, [r7, #28]
          break;
 80050aa:	e00e      	b.n	80050ca <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80050ac:	4b12      	ldr	r3, [pc, #72]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d109      	bne.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80050ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050be:	61fb      	str	r3, [r7, #28]
          break;
 80050c0:	e005      	b.n	80050ce <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 80050c2:	bf00      	nop
 80050c4:	e030      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050c6:	bf00      	nop
 80050c8:	e02e      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050ca:	bf00      	nop
 80050cc:	e02c      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050ce:	bf00      	nop
        break;
 80050d0:	e02a      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80050d2:	4b09      	ldr	r3, [pc, #36]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80050dc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d004      	beq.n	80050ee <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ea:	d009      	beq.n	8005100 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 80050ec:	e012      	b.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 80050ee:	f7fe ff0f 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 80050f2:	61f8      	str	r0, [r7, #28]
          break;
 80050f4:	e00e      	b.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 80050f6:	bf00      	nop
 80050f8:	40021000 	.word	0x40021000
 80050fc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005100:	4b0c      	ldr	r3, [pc, #48]	@ (8005134 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005108:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800510c:	d101      	bne.n	8005112 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800510e:	4b0a      	ldr	r3, [pc, #40]	@ (8005138 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005110:	61fb      	str	r3, [r7, #28]
          break;
 8005112:	bf00      	nop
        break;
 8005114:	e008      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005116:	bf00      	nop
 8005118:	e006      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800511a:	bf00      	nop
 800511c:	e004      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800511e:	bf00      	nop
 8005120:	e002      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005122:	bf00      	nop
 8005124:	e000      	b.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005126:	bf00      	nop
    }
  }

  return(frequency);
 8005128:	69fb      	ldr	r3, [r7, #28]
}
 800512a:	4618      	mov	r0, r3
 800512c:	3720      	adds	r7, #32
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	40021000 	.word	0x40021000
 8005138:	00f42400 	.word	0x00f42400

0800513c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800514a:	4b75      	ldr	r3, [pc, #468]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	f003 0303 	and.w	r3, r3, #3
 8005152:	2b00      	cmp	r3, #0
 8005154:	d018      	beq.n	8005188 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005156:	4b72      	ldr	r3, [pc, #456]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	f003 0203 	and.w	r2, r3, #3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	d10d      	bne.n	8005182 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
       ||
 800516a:	2b00      	cmp	r3, #0
 800516c:	d009      	beq.n	8005182 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800516e:	4b6c      	ldr	r3, [pc, #432]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	091b      	lsrs	r3, r3, #4
 8005174:	f003 0307 	and.w	r3, r3, #7
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
       ||
 800517e:	429a      	cmp	r2, r3
 8005180:	d047      	beq.n	8005212 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	73fb      	strb	r3, [r7, #15]
 8005186:	e044      	b.n	8005212 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2b03      	cmp	r3, #3
 800518e:	d018      	beq.n	80051c2 <RCCEx_PLLSAI1_Config+0x86>
 8005190:	2b03      	cmp	r3, #3
 8005192:	d825      	bhi.n	80051e0 <RCCEx_PLLSAI1_Config+0xa4>
 8005194:	2b01      	cmp	r3, #1
 8005196:	d002      	beq.n	800519e <RCCEx_PLLSAI1_Config+0x62>
 8005198:	2b02      	cmp	r3, #2
 800519a:	d009      	beq.n	80051b0 <RCCEx_PLLSAI1_Config+0x74>
 800519c:	e020      	b.n	80051e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800519e:	4b60      	ldr	r3, [pc, #384]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d11d      	bne.n	80051e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051ae:	e01a      	b.n	80051e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051b0:	4b5b      	ldr	r3, [pc, #364]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d116      	bne.n	80051ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051c0:	e013      	b.n	80051ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051c2:	4b57      	ldr	r3, [pc, #348]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10f      	bne.n	80051ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051ce:	4b54      	ldr	r3, [pc, #336]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051de:	e006      	b.n	80051ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	73fb      	strb	r3, [r7, #15]
      break;
 80051e4:	e004      	b.n	80051f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80051e6:	bf00      	nop
 80051e8:	e002      	b.n	80051f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80051ea:	bf00      	nop
 80051ec:	e000      	b.n	80051f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80051ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10d      	bne.n	8005212 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80051f6:	4b4a      	ldr	r3, [pc, #296]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6819      	ldr	r1, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	3b01      	subs	r3, #1
 8005208:	011b      	lsls	r3, r3, #4
 800520a:	430b      	orrs	r3, r1
 800520c:	4944      	ldr	r1, [pc, #272]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800520e:	4313      	orrs	r3, r2
 8005210:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005212:	7bfb      	ldrb	r3, [r7, #15]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d17d      	bne.n	8005314 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005218:	4b41      	ldr	r3, [pc, #260]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a40      	ldr	r2, [pc, #256]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800521e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005222:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005224:	f7fc fbd2 	bl	80019cc <HAL_GetTick>
 8005228:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800522a:	e009      	b.n	8005240 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800522c:	f7fc fbce 	bl	80019cc <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b02      	cmp	r3, #2
 8005238:	d902      	bls.n	8005240 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	73fb      	strb	r3, [r7, #15]
        break;
 800523e:	e005      	b.n	800524c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005240:	4b37      	ldr	r3, [pc, #220]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1ef      	bne.n	800522c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800524c:	7bfb      	ldrb	r3, [r7, #15]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d160      	bne.n	8005314 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d111      	bne.n	800527c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005258:	4b31      	ldr	r3, [pc, #196]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005260:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	6892      	ldr	r2, [r2, #8]
 8005268:	0211      	lsls	r1, r2, #8
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	68d2      	ldr	r2, [r2, #12]
 800526e:	0912      	lsrs	r2, r2, #4
 8005270:	0452      	lsls	r2, r2, #17
 8005272:	430a      	orrs	r2, r1
 8005274:	492a      	ldr	r1, [pc, #168]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005276:	4313      	orrs	r3, r2
 8005278:	610b      	str	r3, [r1, #16]
 800527a:	e027      	b.n	80052cc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d112      	bne.n	80052a8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005282:	4b27      	ldr	r3, [pc, #156]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800528a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	6892      	ldr	r2, [r2, #8]
 8005292:	0211      	lsls	r1, r2, #8
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6912      	ldr	r2, [r2, #16]
 8005298:	0852      	lsrs	r2, r2, #1
 800529a:	3a01      	subs	r2, #1
 800529c:	0552      	lsls	r2, r2, #21
 800529e:	430a      	orrs	r2, r1
 80052a0:	491f      	ldr	r1, [pc, #124]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	610b      	str	r3, [r1, #16]
 80052a6:	e011      	b.n	80052cc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80052b0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6892      	ldr	r2, [r2, #8]
 80052b8:	0211      	lsls	r1, r2, #8
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	6952      	ldr	r2, [r2, #20]
 80052be:	0852      	lsrs	r2, r2, #1
 80052c0:	3a01      	subs	r2, #1
 80052c2:	0652      	lsls	r2, r2, #25
 80052c4:	430a      	orrs	r2, r1
 80052c6:	4916      	ldr	r1, [pc, #88]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80052cc:	4b14      	ldr	r3, [pc, #80]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a13      	ldr	r2, [pc, #76]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d8:	f7fc fb78 	bl	80019cc <HAL_GetTick>
 80052dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052de:	e009      	b.n	80052f4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052e0:	f7fc fb74 	bl	80019cc <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d902      	bls.n	80052f4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	73fb      	strb	r3, [r7, #15]
          break;
 80052f2:	e005      	b.n	8005300 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d0ef      	beq.n	80052e0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005300:	7bfb      	ldrb	r3, [r7, #15]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005306:	4b06      	ldr	r3, [pc, #24]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005308:	691a      	ldr	r2, [r3, #16]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	4904      	ldr	r1, [pc, #16]	@ (8005320 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005310:	4313      	orrs	r3, r2
 8005312:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005314:	7bfb      	ldrb	r3, [r7, #15]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	40021000 	.word	0x40021000

08005324 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800532e:	2300      	movs	r3, #0
 8005330:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005332:	4b6a      	ldr	r3, [pc, #424]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	f003 0303 	and.w	r3, r3, #3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d018      	beq.n	8005370 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800533e:	4b67      	ldr	r3, [pc, #412]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	f003 0203 	and.w	r2, r3, #3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	429a      	cmp	r2, r3
 800534c:	d10d      	bne.n	800536a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
       ||
 8005352:	2b00      	cmp	r3, #0
 8005354:	d009      	beq.n	800536a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005356:	4b61      	ldr	r3, [pc, #388]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	091b      	lsrs	r3, r3, #4
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
       ||
 8005366:	429a      	cmp	r2, r3
 8005368:	d047      	beq.n	80053fa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	73fb      	strb	r3, [r7, #15]
 800536e:	e044      	b.n	80053fa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b03      	cmp	r3, #3
 8005376:	d018      	beq.n	80053aa <RCCEx_PLLSAI2_Config+0x86>
 8005378:	2b03      	cmp	r3, #3
 800537a:	d825      	bhi.n	80053c8 <RCCEx_PLLSAI2_Config+0xa4>
 800537c:	2b01      	cmp	r3, #1
 800537e:	d002      	beq.n	8005386 <RCCEx_PLLSAI2_Config+0x62>
 8005380:	2b02      	cmp	r3, #2
 8005382:	d009      	beq.n	8005398 <RCCEx_PLLSAI2_Config+0x74>
 8005384:	e020      	b.n	80053c8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005386:	4b55      	ldr	r3, [pc, #340]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b00      	cmp	r3, #0
 8005390:	d11d      	bne.n	80053ce <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005396:	e01a      	b.n	80053ce <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005398:	4b50      	ldr	r3, [pc, #320]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d116      	bne.n	80053d2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053a8:	e013      	b.n	80053d2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053aa:	4b4c      	ldr	r3, [pc, #304]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10f      	bne.n	80053d6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053b6:	4b49      	ldr	r3, [pc, #292]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d109      	bne.n	80053d6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053c6:	e006      	b.n	80053d6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	73fb      	strb	r3, [r7, #15]
      break;
 80053cc:	e004      	b.n	80053d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80053ce:	bf00      	nop
 80053d0:	e002      	b.n	80053d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80053d2:	bf00      	nop
 80053d4:	e000      	b.n	80053d8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80053d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10d      	bne.n	80053fa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053de:	4b3f      	ldr	r3, [pc, #252]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6819      	ldr	r1, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	3b01      	subs	r3, #1
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	430b      	orrs	r3, r1
 80053f4:	4939      	ldr	r1, [pc, #228]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80053fa:	7bfb      	ldrb	r3, [r7, #15]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d167      	bne.n	80054d0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005400:	4b36      	ldr	r3, [pc, #216]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a35      	ldr	r2, [pc, #212]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005406:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800540a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800540c:	f7fc fade 	bl	80019cc <HAL_GetTick>
 8005410:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005412:	e009      	b.n	8005428 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005414:	f7fc fada 	bl	80019cc <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	2b02      	cmp	r3, #2
 8005420:	d902      	bls.n	8005428 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	73fb      	strb	r3, [r7, #15]
        break;
 8005426:	e005      	b.n	8005434 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005428:	4b2c      	ldr	r3, [pc, #176]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1ef      	bne.n	8005414 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005434:	7bfb      	ldrb	r3, [r7, #15]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d14a      	bne.n	80054d0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d111      	bne.n	8005464 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005440:	4b26      	ldr	r3, [pc, #152]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005448:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6892      	ldr	r2, [r2, #8]
 8005450:	0211      	lsls	r1, r2, #8
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	68d2      	ldr	r2, [r2, #12]
 8005456:	0912      	lsrs	r2, r2, #4
 8005458:	0452      	lsls	r2, r2, #17
 800545a:	430a      	orrs	r2, r1
 800545c:	491f      	ldr	r1, [pc, #124]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800545e:	4313      	orrs	r3, r2
 8005460:	614b      	str	r3, [r1, #20]
 8005462:	e011      	b.n	8005488 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005464:	4b1d      	ldr	r3, [pc, #116]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800546c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	6892      	ldr	r2, [r2, #8]
 8005474:	0211      	lsls	r1, r2, #8
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	6912      	ldr	r2, [r2, #16]
 800547a:	0852      	lsrs	r2, r2, #1
 800547c:	3a01      	subs	r2, #1
 800547e:	0652      	lsls	r2, r2, #25
 8005480:	430a      	orrs	r2, r1
 8005482:	4916      	ldr	r1, [pc, #88]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 8005484:	4313      	orrs	r3, r2
 8005486:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005488:	4b14      	ldr	r3, [pc, #80]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a13      	ldr	r2, [pc, #76]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 800548e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005492:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005494:	f7fc fa9a 	bl	80019cc <HAL_GetTick>
 8005498:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800549a:	e009      	b.n	80054b0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800549c:	f7fc fa96 	bl	80019cc <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d902      	bls.n	80054b0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	73fb      	strb	r3, [r7, #15]
          break;
 80054ae:	e005      	b.n	80054bc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054b0:	4b0a      	ldr	r3, [pc, #40]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0ef      	beq.n	800549c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d106      	bne.n	80054d0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80054c2:	4b06      	ldr	r3, [pc, #24]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054c4:	695a      	ldr	r2, [r3, #20]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	4904      	ldr	r1, [pc, #16]	@ (80054dc <RCCEx_PLLSAI2_Config+0x1b8>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	40021000 	.word	0x40021000

080054e0 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b089      	sub	sp, #36	@ 0x24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80054ea:	2300      	movs	r3, #0
 80054ec:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80054ee:	2300      	movs	r3, #0
 80054f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054fc:	d10c      	bne.n	8005518 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80054fe:	4b6e      	ldr	r3, [pc, #440]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005504:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005508:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005510:	d112      	bne.n	8005538 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005512:	4b6a      	ldr	r3, [pc, #424]	@ (80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005514:	61fb      	str	r3, [r7, #28]
 8005516:	e00f      	b.n	8005538 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800551e:	d10b      	bne.n	8005538 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005520:	4b65      	ldr	r3, [pc, #404]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005526:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800552a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005532:	d101      	bne.n	8005538 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005534:	4b61      	ldr	r3, [pc, #388]	@ (80056bc <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005536:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	2b00      	cmp	r3, #0
 800553c:	f040 80b4 	bne.w	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800554a:	d003      	beq.n	8005554 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005552:	d135      	bne.n	80055c0 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005554:	4b58      	ldr	r3, [pc, #352]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800555c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005560:	f040 80a1 	bne.w	80056a6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8005564:	4b54      	ldr	r3, [pc, #336]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 809a 	beq.w	80056a6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005572:	4b51      	ldr	r3, [pc, #324]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	091b      	lsrs	r3, r3, #4
 8005578:	f003 0307 	and.w	r3, r3, #7
 800557c:	3301      	adds	r3, #1
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	fbb2 f3f3 	udiv	r3, r2, r3
 8005584:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005586:	4b4c      	ldr	r3, [pc, #304]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	0a1b      	lsrs	r3, r3, #8
 800558c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005590:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10a      	bne.n	80055ae <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005598:	4b47      	ldr	r3, [pc, #284]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80055a4:	2311      	movs	r3, #17
 80055a6:	617b      	str	r3, [r7, #20]
 80055a8:	e001      	b.n	80055ae <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80055aa:	2307      	movs	r3, #7
 80055ac:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	fb03 f202 	mul.w	r2, r3, r2
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055bc:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80055be:	e072      	b.n	80056a6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d133      	bne.n	800562e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80055c6:	4b3c      	ldr	r3, [pc, #240]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055d2:	d169      	bne.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80055d4:	4b38      	ldr	r3, [pc, #224]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d063      	beq.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80055e0:	4b35      	ldr	r3, [pc, #212]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	091b      	lsrs	r3, r3, #4
 80055e6:	f003 0307 	and.w	r3, r3, #7
 80055ea:	3301      	adds	r3, #1
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80055f4:	4b30      	ldr	r3, [pc, #192]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	0a1b      	lsrs	r3, r3, #8
 80055fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055fe:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10a      	bne.n	800561c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005606:	4b2c      	ldr	r3, [pc, #176]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d002      	beq.n	8005618 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005612:	2311      	movs	r3, #17
 8005614:	617b      	str	r3, [r7, #20]
 8005616:	e001      	b.n	800561c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005618:	2307      	movs	r3, #7
 800561a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	fb03 f202 	mul.w	r2, r3, r2
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	fbb2 f3f3 	udiv	r3, r2, r3
 800562a:	61fb      	str	r3, [r7, #28]
 800562c:	e03c      	b.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005634:	d003      	beq.n	800563e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800563c:	d134      	bne.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800563e:	4b1e      	ldr	r3, [pc, #120]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005646:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800564a:	d12d      	bne.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800564c:	4b1a      	ldr	r3, [pc, #104]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800564e:	695b      	ldr	r3, [r3, #20]
 8005650:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d027      	beq.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005658:	4b17      	ldr	r3, [pc, #92]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	091b      	lsrs	r3, r3, #4
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	3301      	adds	r3, #1
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	fbb2 f3f3 	udiv	r3, r2, r3
 800566a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800566c:	4b12      	ldr	r3, [pc, #72]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	0a1b      	lsrs	r3, r3, #8
 8005672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005676:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10a      	bne.n	8005694 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800567e:	4b0e      	ldr	r3, [pc, #56]	@ (80056b8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800568a:	2311      	movs	r3, #17
 800568c:	617b      	str	r3, [r7, #20]
 800568e:	e001      	b.n	8005694 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8005690:	2307      	movs	r3, #7
 8005692:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	fb03 f202 	mul.w	r2, r3, r2
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a2:	61fb      	str	r3, [r7, #28]
 80056a4:	e000      	b.n	80056a8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80056a6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80056a8:	69fb      	ldr	r3, [r7, #28]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3724      	adds	r7, #36	@ 0x24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	40021000 	.word	0x40021000
 80056bc:	001fff68 	.word	0x001fff68

080056c0 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
 80056cc:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d904      	bls.n	80056de <HAL_SAI_InitProtocol+0x1e>
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	3b03      	subs	r3, #3
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d812      	bhi.n	8005702 <HAL_SAI_InitProtocol+0x42>
 80056dc:	e008      	b.n	80056f0 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	68b9      	ldr	r1, [r7, #8]
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 fc53 	bl	8005f90 <SAI_InitI2S>
 80056ea:	4603      	mov	r3, r0
 80056ec:	75fb      	strb	r3, [r7, #23]
      break;
 80056ee:	e00b      	b.n	8005708 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	687a      	ldr	r2, [r7, #4]
 80056f4:	68b9      	ldr	r1, [r7, #8]
 80056f6:	68f8      	ldr	r0, [r7, #12]
 80056f8:	f000 fcfc 	bl	80060f4 <SAI_InitPCM>
 80056fc:	4603      	mov	r3, r0
 80056fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005700:	e002      	b.n	8005708 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	75fb      	strb	r3, [r7, #23]
      break;
 8005706:	bf00      	nop
  }

  if (status == HAL_OK)
 8005708:	7dfb      	ldrb	r3, [r7, #23]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d104      	bne.n	8005718 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f000 f808 	bl	8005724 <HAL_SAI_Init>
 8005714:	4603      	mov	r3, r0
 8005716:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005718:	7dfb      	ldrb	r3, [r7, #23]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
	...

08005724 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b088      	sub	sp, #32
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d101      	bne.n	8005736 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e155      	b.n	80059e2 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d106      	bne.n	8005750 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f7fb fc78 	bl	8001040 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 fd89 	bl	8006268 <SAI_Disable>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d001      	beq.n	8005760 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e140      	b.n	80059e2 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	2b02      	cmp	r3, #2
 800576e:	d00c      	beq.n	800578a <HAL_SAI_Init+0x66>
 8005770:	2b02      	cmp	r3, #2
 8005772:	d80d      	bhi.n	8005790 <HAL_SAI_Init+0x6c>
 8005774:	2b00      	cmp	r3, #0
 8005776:	d002      	beq.n	800577e <HAL_SAI_Init+0x5a>
 8005778:	2b01      	cmp	r3, #1
 800577a:	d003      	beq.n	8005784 <HAL_SAI_Init+0x60>
 800577c:	e008      	b.n	8005790 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800577e:	2300      	movs	r3, #0
 8005780:	61fb      	str	r3, [r7, #28]
      break;
 8005782:	e008      	b.n	8005796 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8005784:	2310      	movs	r3, #16
 8005786:	61fb      	str	r3, [r7, #28]
      break;
 8005788:	e005      	b.n	8005796 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800578a:	2320      	movs	r3, #32
 800578c:	61fb      	str	r3, [r7, #28]
      break;
 800578e:	e002      	b.n	8005796 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8005790:	2300      	movs	r3, #0
 8005792:	61fb      	str	r3, [r7, #28]
      break;
 8005794:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	2b03      	cmp	r3, #3
 800579c:	d81d      	bhi.n	80057da <HAL_SAI_Init+0xb6>
 800579e:	a201      	add	r2, pc, #4	@ (adr r2, 80057a4 <HAL_SAI_Init+0x80>)
 80057a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a4:	080057b5 	.word	0x080057b5
 80057a8:	080057bb 	.word	0x080057bb
 80057ac:	080057c3 	.word	0x080057c3
 80057b0:	080057cb 	.word	0x080057cb
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80057b4:	2300      	movs	r3, #0
 80057b6:	617b      	str	r3, [r7, #20]
      break;
 80057b8:	e012      	b.n	80057e0 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80057ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057be:	617b      	str	r3, [r7, #20]
      break;
 80057c0:	e00e      	b.n	80057e0 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80057c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80057c6:	617b      	str	r3, [r7, #20]
      break;
 80057c8:	e00a      	b.n	80057e0 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80057ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80057ce:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	f043 0301 	orr.w	r3, r3, #1
 80057d6:	61fb      	str	r3, [r7, #28]
      break;
 80057d8:	e002      	b.n	80057e0 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
      break;
 80057de:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a81      	ldr	r2, [pc, #516]	@ (80059ec <HAL_SAI_Init+0x2c8>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d004      	beq.n	80057f4 <HAL_SAI_Init+0xd0>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a80      	ldr	r2, [pc, #512]	@ (80059f0 <HAL_SAI_Init+0x2cc>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d103      	bne.n	80057fc <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 80057f4:	4a7f      	ldr	r2, [pc, #508]	@ (80059f4 <HAL_SAI_Init+0x2d0>)
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	e002      	b.n	8005802 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80057fc:	4a7e      	ldr	r2, [pc, #504]	@ (80059f8 <HAL_SAI_Init+0x2d4>)
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	69db      	ldr	r3, [r3, #28]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d041      	beq.n	800588e <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a77      	ldr	r2, [pc, #476]	@ (80059ec <HAL_SAI_Init+0x2c8>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d004      	beq.n	800581e <HAL_SAI_Init+0xfa>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a75      	ldr	r2, [pc, #468]	@ (80059f0 <HAL_SAI_Init+0x2cc>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d105      	bne.n	800582a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800581e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005822:	f7fe ff1d 	bl	8004660 <HAL_RCCEx_GetPeriphCLKFreq>
 8005826:	6138      	str	r0, [r7, #16]
 8005828:	e004      	b.n	8005834 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800582a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800582e:	f7fe ff17 	bl	8004660 <HAL_RCCEx_GetPeriphCLKFreq>
 8005832:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	4613      	mov	r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	4413      	add	r3, r2
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	461a      	mov	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	025b      	lsls	r3, r3, #9
 8005846:	fbb2 f3f3 	udiv	r3, r2, r3
 800584a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	4a6b      	ldr	r2, [pc, #428]	@ (80059fc <HAL_SAI_Init+0x2d8>)
 8005850:	fba2 2303 	umull	r2, r3, r2, r3
 8005854:	08da      	lsrs	r2, r3, #3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800585a:	68f9      	ldr	r1, [r7, #12]
 800585c:	4b67      	ldr	r3, [pc, #412]	@ (80059fc <HAL_SAI_Init+0x2d8>)
 800585e:	fba3 2301 	umull	r2, r3, r3, r1
 8005862:	08da      	lsrs	r2, r3, #3
 8005864:	4613      	mov	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	005b      	lsls	r3, r3, #1
 800586c:	1aca      	subs	r2, r1, r3
 800586e:	2a08      	cmp	r2, #8
 8005870:	d904      	bls.n	800587c <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005880:	2b04      	cmp	r3, #4
 8005882:	d104      	bne.n	800588e <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	085a      	lsrs	r2, r3, #1
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d003      	beq.n	800589e <HAL_SAI_Init+0x17a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	2b02      	cmp	r3, #2
 800589c:	d109      	bne.n	80058b2 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <HAL_SAI_Init+0x186>
 80058a6:	2300      	movs	r3, #0
 80058a8:	e001      	b.n	80058ae <HAL_SAI_Init+0x18a>
 80058aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058ae:	61bb      	str	r3, [r7, #24]
 80058b0:	e008      	b.n	80058c4 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d102      	bne.n	80058c0 <HAL_SAI_Init+0x19c>
 80058ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058be:	e000      	b.n	80058c2 <HAL_SAI_Init+0x19e>
 80058c0:	2300      	movs	r3, #0
 80058c2:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6819      	ldr	r1, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	4b4c      	ldr	r3, [pc, #304]	@ (8005a00 <HAL_SAI_Init+0x2dc>)
 80058d0:	400b      	ands	r3, r1
 80058d2:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	6819      	ldr	r1, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685a      	ldr	r2, [r3, #4]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e2:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80058e8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ee:	431a      	orrs	r2, r3
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80058fc:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005908:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	051b      	lsls	r3, r3, #20
 8005910:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	430a      	orrs	r2, r1
 8005918:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6812      	ldr	r2, [r2, #0]
 8005924:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005928:	f023 030f 	bic.w	r3, r3, #15
 800592c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6859      	ldr	r1, [r3, #4]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	699a      	ldr	r2, [r3, #24]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800593c:	431a      	orrs	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005942:	431a      	orrs	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	430a      	orrs	r2, r1
 800594a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6899      	ldr	r1, [r3, #8]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	4b2b      	ldr	r3, [pc, #172]	@ (8005a04 <HAL_SAI_Init+0x2e0>)
 8005958:	400b      	ands	r3, r1
 800595a:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6899      	ldr	r1, [r3, #8]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005966:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800596c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005972:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005978:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597e:	3b01      	subs	r3, #1
 8005980:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005982:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	430a      	orrs	r2, r1
 800598a:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68d9      	ldr	r1, [r3, #12]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800599a:	400b      	ands	r3, r1
 800599c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68d9      	ldr	r1, [r3, #12]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059ac:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059b2:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80059b4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ba:	3b01      	subs	r3, #1
 80059bc:	021b      	lsls	r3, r3, #8
 80059be:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	430a      	orrs	r2, r1
 80059c6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3720      	adds	r7, #32
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	40015404 	.word	0x40015404
 80059f0:	40015424 	.word	0x40015424
 80059f4:	40015400 	.word	0x40015400
 80059f8:	40015800 	.word	0x40015800
 80059fc:	cccccccd 	.word	0xcccccccd
 8005a00:	ff05c010 	.word	0xff05c010
 8005a04:	fff88000 	.word	0xfff88000

08005a08 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a10:	2300      	movs	r3, #0
 8005a12:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d101      	bne.n	8005a22 <HAL_SAI_Abort+0x1a>
 8005a1e:	2302      	movs	r3, #2
 8005a20:	e053      	b.n	8005aca <HAL_SAI_Abort+0xc2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 fc1c 	bl	8006268 <SAI_Disable>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a48:	d125      	bne.n	8005a96 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005a58:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b12      	cmp	r3, #18
 8005a64:	d108      	bne.n	8005a78 <HAL_SAI_Abort+0x70>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d004      	beq.n	8005a78 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fc f9d4 	bl	8001e20 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b22      	cmp	r3, #34	@ 0x22
 8005a82:	d108      	bne.n	8005a96 <HAL_SAI_Abort+0x8e>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d004      	beq.n	8005a96 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a90:	4618      	mov	r0, r3
 8005a92:	f7fc f9c5 	bl	8001e20 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005aa6:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685a      	ldr	r2, [r3, #4]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f042 0208 	orr.w	r2, r2, #8
 8005ab6:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b086      	sub	sp, #24
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005ae2:	f7fb ff73 	bl	80019cc <HAL_GetTick>
 8005ae6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d002      	beq.n	8005af4 <HAL_SAI_Transmit_DMA+0x20>
 8005aee:	88fb      	ldrh	r3, [r7, #6]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d101      	bne.n	8005af8 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e093      	b.n	8005c20 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	f040 808c 	bne.w	8005c1e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d101      	bne.n	8005b14 <HAL_SAI_Transmit_DMA+0x40>
 8005b10:	2302      	movs	r3, #2
 8005b12:	e085      	b.n	8005c20 <HAL_SAI_Transmit_DMA+0x14c>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	88fa      	ldrh	r2, [r7, #6]
 8005b26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	88fa      	ldrh	r2, [r7, #6]
 8005b2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2212      	movs	r2, #18
 8005b3e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b46:	4a38      	ldr	r2, [pc, #224]	@ (8005c28 <HAL_SAI_Transmit_DMA+0x154>)
 8005b48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b4e:	4a37      	ldr	r2, [pc, #220]	@ (8005c2c <HAL_SAI_Transmit_DMA+0x158>)
 8005b50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b56:	4a36      	ldr	r2, [pc, #216]	@ (8005c30 <HAL_SAI_Transmit_DMA+0x15c>)
 8005b58:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b5e:	2200      	movs	r2, #0
 8005b60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	331c      	adds	r3, #28
 8005b72:	461a      	mov	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005b7a:	f7fc f8f1 	bl	8001d60 <HAL_DMA_Start_IT>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d005      	beq.n	8005b90 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e047      	b.n	8005c20 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005b90:	2100      	movs	r1, #0
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 fb30 	bl	80061f8 <SAI_InterruptFlag>
 8005b98:	4601      	mov	r1, r0
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005bb6:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005bb8:	e015      	b.n	8005be6 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005bba:	f7fb ff07 	bl	80019cc <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bc8:	d90d      	bls.n	8005be6 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e01c      	b.n	8005c20 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d0e2      	beq.n	8005bba <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d107      	bne.n	8005c12 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005c10:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	e000      	b.n	8005c20 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005c1e:	2302      	movs	r3, #2
  }
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3718      	adds	r7, #24
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	0800633b 	.word	0x0800633b
 8005c2c:	080062dd 	.word	0x080062dd
 8005c30:	08006357 	.word	0x08006357

08005c34 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 8192 	beq.w	8005f6e <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f003 0308 	and.w	r3, r3, #8
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d009      	beq.n	8005c80 <HAL_SAI_IRQHandler+0x4c>
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f003 0308 	and.w	r3, r3, #8
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d004      	beq.n	8005c80 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	4798      	blx	r3
 8005c7e:	e176      	b.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d01e      	beq.n	8005cc8 <HAL_SAI_IRQHandler+0x94>
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d019      	beq.n	8005cc8 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b22      	cmp	r3, #34	@ 0x22
 8005ca6:	d101      	bne.n	8005cac <HAL_SAI_IRQHandler+0x78>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <HAL_SAI_IRQHandler+0x7a>
 8005cac:	2302      	movs	r3, #2
 8005cae:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	431a      	orrs	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f000 f95b 	bl	8005f7c <HAL_SAI_ErrorCallback>
 8005cc6:	e152      	b.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f003 0302 	and.w	r3, r3, #2
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d011      	beq.n	8005cf6 <HAL_SAI_IRQHandler+0xc2>
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00c      	beq.n	8005cf6 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	f000 8140 	beq.w	8005f6e <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cf2:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005cf4:	e13b      	b.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f003 0320 	and.w	r3, r3, #32
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d055      	beq.n	8005dac <HAL_SAI_IRQHandler+0x178>
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	f003 0320 	and.w	r3, r3, #32
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d050      	beq.n	8005dac <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d18:	f043 0204 	orr.w	r2, r3, #4
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d038      	beq.n	8005d9e <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d016      	beq.n	8005d62 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d38:	4a8f      	ldr	r2, [pc, #572]	@ (8005f78 <HAL_SAI_IRQHandler+0x344>)
 8005d3a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7fc f8ab 	bl	8001e9c <HAL_DMA_Abort_IT>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00a      	beq.n	8005d62 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d52:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 f90d 	bl	8005f7c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f000 80fc 	beq.w	8005f64 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d70:	4a81      	ldr	r2, [pc, #516]	@ (8005f78 <HAL_SAI_IRQHandler+0x344>)
 8005d72:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7fc f88f 	bl	8001e9c <HAL_DMA_Abort_IT>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	f000 80ef 	beq.w	8005f64 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d8c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 f8f0 	bl	8005f7c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005d9c:	e0e2      	b.n	8005f64 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f7ff fe32 	bl	8005a08 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f8e9 	bl	8005f7c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005daa:	e0db      	b.n	8005f64 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d055      	beq.n	8005e62 <HAL_SAI_IRQHandler+0x22e>
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d050      	beq.n	8005e62 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2240      	movs	r2, #64	@ 0x40
 8005dc6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dce:	f043 0208 	orr.w	r2, r3, #8
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d038      	beq.n	8005e54 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d016      	beq.n	8005e18 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dee:	4a62      	ldr	r2, [pc, #392]	@ (8005f78 <HAL_SAI_IRQHandler+0x344>)
 8005df0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fc f850 	bl	8001e9c <HAL_DMA_Abort_IT>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00a      	beq.n	8005e18 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e08:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f8b2 	bl	8005f7c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 80a3 	beq.w	8005f68 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e26:	4a54      	ldr	r2, [pc, #336]	@ (8005f78 <HAL_SAI_IRQHandler+0x344>)
 8005e28:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f7fc f834 	bl	8001e9c <HAL_DMA_Abort_IT>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f000 8096 	beq.w	8005f68 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e42:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 f895 	bl	8005f7c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e52:	e089      	b.n	8005f68 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f7ff fdd7 	bl	8005a08 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f000 f88e 	bl	8005f7c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e60:	e082      	b.n	8005f68 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f003 0304 	and.w	r3, r3, #4
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d061      	beq.n	8005f30 <HAL_SAI_IRQHandler+0x2fc>
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	f003 0304 	and.w	r3, r3, #4
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d05c      	beq.n	8005f30 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2204      	movs	r2, #4
 8005e7c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e84:	f043 0220 	orr.w	r2, r3, #32
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d036      	beq.n	8005f06 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d016      	beq.n	8005ece <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ea4:	4a34      	ldr	r2, [pc, #208]	@ (8005f78 <HAL_SAI_IRQHandler+0x344>)
 8005ea6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7fb fff5 	bl	8001e9c <HAL_DMA_Abort_IT>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d00a      	beq.n	8005ece <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ebe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 f857 	bl	8005f7c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d04a      	beq.n	8005f6c <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eda:	4a27      	ldr	r2, [pc, #156]	@ (8005f78 <HAL_SAI_IRQHandler+0x344>)
 8005edc:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f7fb ffda 	bl	8001e9c <HAL_DMA_Abort_IT>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d03e      	beq.n	8005f6c <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ef4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 f83c 	bl	8005f7c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f04:	e032      	b.n	8005f6c <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005f16:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	f000 f827 	bl	8005f7c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f2e:	e01d      	b.n	8005f6c <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	f003 0310 	and.w	r3, r3, #16
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d019      	beq.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	f003 0310 	and.w	r3, r3, #16
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d014      	beq.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2210      	movs	r2, #16
 8005f4a:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f52:	f043 0210 	orr.w	r2, r3, #16
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f000 f80d 	bl	8005f7c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8005f62:	e004      	b.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f64:	bf00      	nop
 8005f66:	e002      	b.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f68:	bf00      	nop
 8005f6a:	e000      	b.n	8005f6e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f6c:	bf00      	nop
}
 8005f6e:	bf00      	nop
 8005f70:	3718      	adds	r7, #24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	080063a9 	.word	0x080063a9

08005f7c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b087      	sub	sp, #28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
 8005f9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <SAI_InitI2S+0x2e>
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d103      	bne.n	8005fc6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005fc4:	e002      	b.n	8005fcc <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2201      	movs	r2, #1
 8005fca:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005fd2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005fda:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e077      	b.n	80060e6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d107      	bne.n	800600c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006008:	651a      	str	r2, [r3, #80]	@ 0x50
 800600a:	e006      	b.n	800601a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006012:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b03      	cmp	r3, #3
 800601e:	d84f      	bhi.n	80060c0 <SAI_InitI2S+0x130>
 8006020:	a201      	add	r2, pc, #4	@ (adr r2, 8006028 <SAI_InitI2S+0x98>)
 8006022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006026:	bf00      	nop
 8006028:	08006039 	.word	0x08006039
 800602c:	0800605b 	.word	0x0800605b
 8006030:	0800607d 	.word	0x0800607d
 8006034:	0800609f 	.word	0x0800609f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2280      	movs	r2, #128	@ 0x80
 800603c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	085b      	lsrs	r3, r3, #1
 8006042:	015a      	lsls	r2, r3, #5
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	085b      	lsrs	r3, r3, #1
 800604c:	011a      	lsls	r2, r3, #4
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2240      	movs	r2, #64	@ 0x40
 8006056:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006058:	e035      	b.n	80060c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2280      	movs	r2, #128	@ 0x80
 800605e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	085b      	lsrs	r3, r3, #1
 8006064:	019a      	lsls	r2, r3, #6
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	085b      	lsrs	r3, r3, #1
 800606e:	015a      	lsls	r2, r3, #5
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2280      	movs	r2, #128	@ 0x80
 8006078:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800607a:	e024      	b.n	80060c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	22c0      	movs	r2, #192	@ 0xc0
 8006080:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	085b      	lsrs	r3, r3, #1
 8006086:	019a      	lsls	r2, r3, #6
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	085b      	lsrs	r3, r3, #1
 8006090:	015a      	lsls	r2, r3, #5
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2280      	movs	r2, #128	@ 0x80
 800609a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800609c:	e013      	b.n	80060c6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	22e0      	movs	r2, #224	@ 0xe0
 80060a2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	085b      	lsrs	r3, r3, #1
 80060a8:	019a      	lsls	r2, r3, #6
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	085b      	lsrs	r3, r3, #1
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2280      	movs	r2, #128	@ 0x80
 80060bc:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80060be:	e002      	b.n	80060c6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	75fb      	strb	r3, [r7, #23]
      break;
 80060c4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d10b      	bne.n	80060e4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d102      	bne.n	80060d8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2210      	movs	r2, #16
 80060d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d102      	bne.n	80060e4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2208      	movs	r2, #8
 80060e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80060e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop

080060f4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006102:	2300      	movs	r3, #0
 8006104:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <SAI_InitPCM+0x2e>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b02      	cmp	r3, #2
 8006120:	d103      	bne.n	800612a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2201      	movs	r2, #1
 8006126:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006128:	e002      	b.n	8006130 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2200      	movs	r2, #0
 800612e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800613c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006144:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2200      	movs	r2, #0
 800614a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006158:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2b04      	cmp	r3, #4
 800615e:	d103      	bne.n	8006168 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2201      	movs	r2, #1
 8006164:	645a      	str	r2, [r3, #68]	@ 0x44
 8006166:	e002      	b.n	800616e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	220d      	movs	r2, #13
 800616c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b03      	cmp	r3, #3
 8006172:	d837      	bhi.n	80061e4 <SAI_InitPCM+0xf0>
 8006174:	a201      	add	r2, pc, #4	@ (adr r2, 800617c <SAI_InitPCM+0x88>)
 8006176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800617a:	bf00      	nop
 800617c:	0800618d 	.word	0x0800618d
 8006180:	080061a3 	.word	0x080061a3
 8006184:	080061b9 	.word	0x080061b9
 8006188:	080061cf 	.word	0x080061cf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2280      	movs	r2, #128	@ 0x80
 8006190:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	011a      	lsls	r2, r3, #4
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2240      	movs	r2, #64	@ 0x40
 800619e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80061a0:	e023      	b.n	80061ea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2280      	movs	r2, #128	@ 0x80
 80061a6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	015a      	lsls	r2, r3, #5
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2280      	movs	r2, #128	@ 0x80
 80061b4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80061b6:	e018      	b.n	80061ea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	22c0      	movs	r2, #192	@ 0xc0
 80061bc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	015a      	lsls	r2, r3, #5
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2280      	movs	r2, #128	@ 0x80
 80061ca:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80061cc:	e00d      	b.n	80061ea <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	22e0      	movs	r2, #224	@ 0xe0
 80061d2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	015a      	lsls	r2, r3, #5
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2280      	movs	r2, #128	@ 0x80
 80061e0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80061e2:	e002      	b.n	80061ea <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	75fb      	strb	r3, [r7, #23]
      break;
 80061e8:	bf00      	nop
  }

  return status;
 80061ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	371c      	adds	r7, #28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	460b      	mov	r3, r1
 8006202:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006204:	2301      	movs	r3, #1
 8006206:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8006208:	78fb      	ldrb	r3, [r7, #3]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d103      	bne.n	8006216 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f043 0308 	orr.w	r3, r3, #8
 8006214:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800621a:	2b08      	cmp	r3, #8
 800621c:	d10b      	bne.n	8006236 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006222:	2b03      	cmp	r3, #3
 8006224:	d003      	beq.n	800622e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	2b01      	cmp	r3, #1
 800622c:	d103      	bne.n	8006236 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f043 0310 	orr.w	r3, r3, #16
 8006234:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	2b03      	cmp	r3, #3
 800623c:	d003      	beq.n	8006246 <SAI_InterruptFlag+0x4e>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	2b02      	cmp	r3, #2
 8006244:	d104      	bne.n	8006250 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800624c:	60fb      	str	r3, [r7, #12]
 800624e:	e003      	b.n	8006258 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f043 0304 	orr.w	r3, r3, #4
 8006256:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006258:	68fb      	ldr	r3, [r7, #12]
}
 800625a:	4618      	mov	r0, r3
 800625c:	3714      	adds	r7, #20
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
	...

08006268 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006270:	4b18      	ldr	r3, [pc, #96]	@ (80062d4 <SAI_Disable+0x6c>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a18      	ldr	r2, [pc, #96]	@ (80062d8 <SAI_Disable+0x70>)
 8006276:	fba2 2303 	umull	r2, r3, r2, r3
 800627a:	0b1b      	lsrs	r3, r3, #12
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006280:	2300      	movs	r3, #0
 8006282:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006292:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d10a      	bne.n	80062b0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062a0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	72fb      	strb	r3, [r7, #11]
      break;
 80062ae:	e009      	b.n	80062c4 <SAI_Disable+0x5c>
    }
    count--;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	3b01      	subs	r3, #1
 80062b4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1e7      	bne.n	8006294 <SAI_Disable+0x2c>

  return status;
 80062c4:	7afb      	ldrb	r3, [r7, #11]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	20000364 	.word	0x20000364
 80062d8:	95cbec1b 	.word	0x95cbec1b

080062dc <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	69db      	ldr	r3, [r3, #28]
 80062ee:	2b20      	cmp	r3, #32
 80062f0:	d01c      	beq.n	800632c <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006308:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800630a:	2100      	movs	r1, #0
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f7ff ff73 	bl	80061f8 <SAI_InterruptFlag>
 8006312:	4603      	mov	r3, r0
 8006314:	43d9      	mvns	r1, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	691a      	ldr	r2, [r3, #16]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	400a      	ands	r2, r1
 8006322:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f7fa f99b 	bl	8000668 <HAL_SAI_TxCpltCallback>
#endif
}
 8006332:	bf00      	nop
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b084      	sub	sp, #16
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006346:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f7fa f977 	bl	800063c <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800634e:	bf00      	nop
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b084      	sub	sp, #16
 800635a:	af00      	add	r7, sp, #0
 800635c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006362:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800636a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006382:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f7ff ff6f 	bl	8006268 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f7ff fdee 	bl	8005f7c <HAL_SAI_ErrorCallback>
#endif
}
 80063a0:	bf00      	nop
 80063a2:	3710      	adds	r7, #16
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b4:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80063c4:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2200      	movs	r2, #0
 80063cc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063d6:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063de:	2b20      	cmp	r3, #32
 80063e0:	d00a      	beq.n	80063f8 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	f7ff ff40 	bl	8006268 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	685a      	ldr	r2, [r3, #4]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f042 0208 	orr.w	r2, r2, #8
 80063f6:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006408:	68f8      	ldr	r0, [r7, #12]
 800640a:	f7ff fdb7 	bl	8005f7c <HAL_SAI_ErrorCallback>
#endif
}
 800640e:	bf00      	nop
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}

08006416 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006416:	b580      	push	{r7, lr}
 8006418:	b084      	sub	sp, #16
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e095      	b.n	8006554 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642c:	2b00      	cmp	r3, #0
 800642e:	d108      	bne.n	8006442 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006438:	d009      	beq.n	800644e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	61da      	str	r2, [r3, #28]
 8006440:	e005      	b.n	800644e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d106      	bne.n	800646e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f7fa ff0b 	bl	8001284 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2202      	movs	r2, #2
 8006472:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006484:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800648e:	d902      	bls.n	8006496 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006490:	2300      	movs	r3, #0
 8006492:	60fb      	str	r3, [r7, #12]
 8006494:	e002      	b.n	800649c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006496:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800649a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80064a4:	d007      	beq.n	80064b6 <HAL_SPI_Init+0xa0>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064ae:	d002      	beq.n	80064b6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80064c6:	431a      	orrs	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	f003 0302 	and.w	r3, r3, #2
 80064d0:	431a      	orrs	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	695b      	ldr	r3, [r3, #20]
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	431a      	orrs	r2, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064e4:	431a      	orrs	r2, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	69db      	ldr	r3, [r3, #28]
 80064ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064ee:	431a      	orrs	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064f8:	ea42 0103 	orr.w	r1, r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006500:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	430a      	orrs	r2, r1
 800650a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	0c1b      	lsrs	r3, r3, #16
 8006512:	f003 0204 	and.w	r2, r3, #4
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651a:	f003 0310 	and.w	r3, r3, #16
 800651e:	431a      	orrs	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006524:	f003 0308 	and.w	r3, r3, #8
 8006528:	431a      	orrs	r2, r3
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68db      	ldr	r3, [r3, #12]
 800652e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006532:	ea42 0103 	orr.w	r1, r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	430a      	orrs	r2, r1
 8006542:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006552:	2300      	movs	r3, #0
}
 8006554:	4618      	mov	r0, r3
 8006556:	3710      	adds	r7, #16
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	4613      	mov	r3, r2
 800656a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800656c:	f7fb fa2e 	bl	80019cc <HAL_GetTick>
 8006570:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006572:	88fb      	ldrh	r3, [r7, #6]
 8006574:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b01      	cmp	r3, #1
 8006580:	d001      	beq.n	8006586 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006582:	2302      	movs	r3, #2
 8006584:	e15c      	b.n	8006840 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d002      	beq.n	8006592 <HAL_SPI_Transmit+0x36>
 800658c:	88fb      	ldrh	r3, [r7, #6]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e154      	b.n	8006840 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800659c:	2b01      	cmp	r3, #1
 800659e:	d101      	bne.n	80065a4 <HAL_SPI_Transmit+0x48>
 80065a0:	2302      	movs	r3, #2
 80065a2:	e14d      	b.n	8006840 <HAL_SPI_Transmit+0x2e4>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2201      	movs	r2, #1
 80065a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2203      	movs	r2, #3
 80065b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	88fa      	ldrh	r2, [r7, #6]
 80065c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	88fa      	ldrh	r2, [r7, #6]
 80065ca:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2200      	movs	r2, #0
 80065e6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f6:	d10f      	bne.n	8006618 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006606:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006616:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006622:	2b40      	cmp	r3, #64	@ 0x40
 8006624:	d007      	beq.n	8006636 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006634:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800663e:	d952      	bls.n	80066e6 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d002      	beq.n	800664e <HAL_SPI_Transmit+0xf2>
 8006648:	8b7b      	ldrh	r3, [r7, #26]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d145      	bne.n	80066da <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006652:	881a      	ldrh	r2, [r3, #0]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665e:	1c9a      	adds	r2, r3, #2
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006668:	b29b      	uxth	r3, r3
 800666a:	3b01      	subs	r3, #1
 800666c:	b29a      	uxth	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006672:	e032      	b.n	80066da <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	2b02      	cmp	r3, #2
 8006680:	d112      	bne.n	80066a8 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006686:	881a      	ldrh	r2, [r3, #0]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006692:	1c9a      	adds	r2, r3, #2
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800669c:	b29b      	uxth	r3, r3
 800669e:	3b01      	subs	r3, #1
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066a6:	e018      	b.n	80066da <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066a8:	f7fb f990 	bl	80019cc <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	69fb      	ldr	r3, [r7, #28]
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d803      	bhi.n	80066c0 <HAL_SPI_Transmit+0x164>
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066be:	d102      	bne.n	80066c6 <HAL_SPI_Transmit+0x16a>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d109      	bne.n	80066da <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e0b2      	b.n	8006840 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066de:	b29b      	uxth	r3, r3
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1c7      	bne.n	8006674 <HAL_SPI_Transmit+0x118>
 80066e4:	e083      	b.n	80067ee <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d002      	beq.n	80066f4 <HAL_SPI_Transmit+0x198>
 80066ee:	8b7b      	ldrh	r3, [r7, #26]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d177      	bne.n	80067e4 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d912      	bls.n	8006724 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006702:	881a      	ldrh	r2, [r3, #0]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670e:	1c9a      	adds	r2, r3, #2
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006718:	b29b      	uxth	r3, r3
 800671a:	3b02      	subs	r3, #2
 800671c:	b29a      	uxth	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006722:	e05f      	b.n	80067e4 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	330c      	adds	r3, #12
 800672e:	7812      	ldrb	r2, [r2, #0]
 8006730:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006736:	1c5a      	adds	r2, r3, #1
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006740:	b29b      	uxth	r3, r3
 8006742:	3b01      	subs	r3, #1
 8006744:	b29a      	uxth	r2, r3
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800674a:	e04b      	b.n	80067e4 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f003 0302 	and.w	r3, r3, #2
 8006756:	2b02      	cmp	r3, #2
 8006758:	d12b      	bne.n	80067b2 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800675e:	b29b      	uxth	r3, r3
 8006760:	2b01      	cmp	r3, #1
 8006762:	d912      	bls.n	800678a <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006768:	881a      	ldrh	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006774:	1c9a      	adds	r2, r3, #2
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800677e:	b29b      	uxth	r3, r3
 8006780:	3b02      	subs	r3, #2
 8006782:	b29a      	uxth	r2, r3
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006788:	e02c      	b.n	80067e4 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	330c      	adds	r3, #12
 8006794:	7812      	ldrb	r2, [r2, #0]
 8006796:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800679c:	1c5a      	adds	r2, r3, #1
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	3b01      	subs	r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80067b0:	e018      	b.n	80067e4 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80067b2:	f7fb f90b 	bl	80019cc <HAL_GetTick>
 80067b6:	4602      	mov	r2, r0
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	683a      	ldr	r2, [r7, #0]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d803      	bhi.n	80067ca <HAL_SPI_Transmit+0x26e>
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067c8:	d102      	bne.n	80067d0 <HAL_SPI_Transmit+0x274>
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d109      	bne.n	80067e4 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	e02d      	b.n	8006840 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1ae      	bne.n	800674c <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067ee:	69fa      	ldr	r2, [r7, #28]
 80067f0:	6839      	ldr	r1, [r7, #0]
 80067f2:	68f8      	ldr	r0, [r7, #12]
 80067f4:	f000 fb66 	bl	8006ec4 <SPI_EndRxTxTransaction>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d002      	beq.n	8006804 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2220      	movs	r2, #32
 8006802:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800680c:	2300      	movs	r3, #0
 800680e:	617b      	str	r3, [r7, #20]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	617b      	str	r3, [r7, #20]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	617b      	str	r3, [r7, #20]
 8006820:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e000      	b.n	8006840 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800683e:	2300      	movs	r3, #0
  }
}
 8006840:	4618      	mov	r0, r3
 8006842:	3720      	adds	r7, #32
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b08a      	sub	sp, #40	@ 0x28
 800684c:	af00      	add	r7, sp, #0
 800684e:	60f8      	str	r0, [r7, #12]
 8006850:	60b9      	str	r1, [r7, #8]
 8006852:	607a      	str	r2, [r7, #4]
 8006854:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006856:	2301      	movs	r3, #1
 8006858:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800685a:	f7fb f8b7 	bl	80019cc <HAL_GetTick>
 800685e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006866:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800686e:	887b      	ldrh	r3, [r7, #2]
 8006870:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006872:	887b      	ldrh	r3, [r7, #2]
 8006874:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006876:	7ffb      	ldrb	r3, [r7, #31]
 8006878:	2b01      	cmp	r3, #1
 800687a:	d00c      	beq.n	8006896 <HAL_SPI_TransmitReceive+0x4e>
 800687c:	69bb      	ldr	r3, [r7, #24]
 800687e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006882:	d106      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d102      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x4a>
 800688c:	7ffb      	ldrb	r3, [r7, #31]
 800688e:	2b04      	cmp	r3, #4
 8006890:	d001      	beq.n	8006896 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006892:	2302      	movs	r3, #2
 8006894:	e1f3      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d005      	beq.n	80068a8 <HAL_SPI_TransmitReceive+0x60>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d002      	beq.n	80068a8 <HAL_SPI_TransmitReceive+0x60>
 80068a2:	887b      	ldrh	r3, [r7, #2]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e1e8      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d101      	bne.n	80068ba <HAL_SPI_TransmitReceive+0x72>
 80068b6:	2302      	movs	r3, #2
 80068b8:	e1e1      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x436>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80068c8:	b2db      	uxtb	r3, r3
 80068ca:	2b04      	cmp	r3, #4
 80068cc:	d003      	beq.n	80068d6 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2205      	movs	r2, #5
 80068d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	687a      	ldr	r2, [r7, #4]
 80068e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	887a      	ldrh	r2, [r7, #2]
 80068e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	887a      	ldrh	r2, [r7, #2]
 80068ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	887a      	ldrh	r2, [r7, #2]
 80068fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	887a      	ldrh	r2, [r7, #2]
 8006902:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2200      	movs	r2, #0
 800690e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	68db      	ldr	r3, [r3, #12]
 8006914:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006918:	d802      	bhi.n	8006920 <HAL_SPI_TransmitReceive+0xd8>
 800691a:	8abb      	ldrh	r3, [r7, #20]
 800691c:	2b01      	cmp	r3, #1
 800691e:	d908      	bls.n	8006932 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	685a      	ldr	r2, [r3, #4]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800692e:	605a      	str	r2, [r3, #4]
 8006930:	e007      	b.n	8006942 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006940:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800694c:	2b40      	cmp	r3, #64	@ 0x40
 800694e:	d007      	beq.n	8006960 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800695e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006968:	f240 8083 	bls.w	8006a72 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d002      	beq.n	800697a <HAL_SPI_TransmitReceive+0x132>
 8006974:	8afb      	ldrh	r3, [r7, #22]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d16f      	bne.n	8006a5a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800697e:	881a      	ldrh	r2, [r3, #0]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698a:	1c9a      	adds	r2, r3, #2
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006994:	b29b      	uxth	r3, r3
 8006996:	3b01      	subs	r3, #1
 8006998:	b29a      	uxth	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800699e:	e05c      	b.n	8006a5a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f003 0302 	and.w	r3, r3, #2
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d11b      	bne.n	80069e6 <HAL_SPI_TransmitReceive+0x19e>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d016      	beq.n	80069e6 <HAL_SPI_TransmitReceive+0x19e>
 80069b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d113      	bne.n	80069e6 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c2:	881a      	ldrh	r2, [r3, #0]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ce:	1c9a      	adds	r2, r3, #2
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069d8:	b29b      	uxth	r3, r3
 80069da:	3b01      	subs	r3, #1
 80069dc:	b29a      	uxth	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069e2:	2300      	movs	r3, #0
 80069e4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	f003 0301 	and.w	r3, r3, #1
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d11c      	bne.n	8006a2e <HAL_SPI_TransmitReceive+0x1e6>
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d016      	beq.n	8006a2e <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68da      	ldr	r2, [r3, #12]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0a:	b292      	uxth	r2, r2
 8006a0c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a12:	1c9a      	adds	r2, r3, #2
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	3b01      	subs	r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a2e:	f7fa ffcd 	bl	80019cc <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d80d      	bhi.n	8006a5a <HAL_SPI_TransmitReceive+0x212>
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a44:	d009      	beq.n	8006a5a <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006a56:	2303      	movs	r3, #3
 8006a58:	e111      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d19d      	bne.n	80069a0 <HAL_SPI_TransmitReceive+0x158>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d197      	bne.n	80069a0 <HAL_SPI_TransmitReceive+0x158>
 8006a70:	e0e5      	b.n	8006c3e <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d003      	beq.n	8006a82 <HAL_SPI_TransmitReceive+0x23a>
 8006a7a:	8afb      	ldrh	r3, [r7, #22]
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	f040 80d1 	bne.w	8006c24 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d912      	bls.n	8006ab2 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a90:	881a      	ldrh	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9c:	1c9a      	adds	r2, r3, #2
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa6:	b29b      	uxth	r3, r3
 8006aa8:	3b02      	subs	r3, #2
 8006aaa:	b29a      	uxth	r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ab0:	e0b8      	b.n	8006c24 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	330c      	adds	r3, #12
 8006abc:	7812      	ldrb	r2, [r2, #0]
 8006abe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac4:	1c5a      	adds	r2, r3, #1
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ad8:	e0a4      	b.n	8006c24 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f003 0302 	and.w	r3, r3, #2
 8006ae4:	2b02      	cmp	r3, #2
 8006ae6:	d134      	bne.n	8006b52 <HAL_SPI_TransmitReceive+0x30a>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d02f      	beq.n	8006b52 <HAL_SPI_TransmitReceive+0x30a>
 8006af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d12c      	bne.n	8006b52 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d912      	bls.n	8006b28 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b06:	881a      	ldrh	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b12:	1c9a      	adds	r2, r3, #2
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	3b02      	subs	r3, #2
 8006b20:	b29a      	uxth	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b26:	e012      	b.n	8006b4e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	330c      	adds	r3, #12
 8006b32:	7812      	ldrb	r2, [r2, #0]
 8006b34:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b3a:	1c5a      	adds	r2, r3, #1
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	3b01      	subs	r3, #1
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d148      	bne.n	8006bf2 <HAL_SPI_TransmitReceive+0x3aa>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d042      	beq.n	8006bf2 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d923      	bls.n	8006bc0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68da      	ldr	r2, [r3, #12]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b82:	b292      	uxth	r2, r2
 8006b84:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b8a:	1c9a      	adds	r2, r3, #2
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	3b02      	subs	r3, #2
 8006b9a:	b29a      	uxth	r2, r3
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d81f      	bhi.n	8006bee <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006bbc:	605a      	str	r2, [r3, #4]
 8006bbe:	e016      	b.n	8006bee <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f103 020c 	add.w	r2, r3, #12
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bcc:	7812      	ldrb	r2, [r2, #0]
 8006bce:	b2d2      	uxtb	r2, r2
 8006bd0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bd6:	1c5a      	adds	r2, r3, #1
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	3b01      	subs	r3, #1
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006bf2:	f7fa feeb 	bl	80019cc <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	6a3b      	ldr	r3, [r7, #32]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d803      	bhi.n	8006c0a <HAL_SPI_TransmitReceive+0x3c2>
 8006c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c08:	d102      	bne.n	8006c10 <HAL_SPI_TransmitReceive+0x3c8>
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d109      	bne.n	8006c24 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006c20:	2303      	movs	r3, #3
 8006c22:	e02c      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	f47f af55 	bne.w	8006ada <HAL_SPI_TransmitReceive+0x292>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f47f af4e 	bne.w	8006ada <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c3e:	6a3a      	ldr	r2, [r7, #32]
 8006c40:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f000 f93e 	bl	8006ec4 <SPI_EndRxTxTransaction>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d008      	beq.n	8006c60 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2220      	movs	r2, #32
 8006c52:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e00e      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e000      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
  }
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3728      	adds	r7, #40	@ 0x28
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
	...

08006c88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b088      	sub	sp, #32
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	603b      	str	r3, [r7, #0]
 8006c94:	4613      	mov	r3, r2
 8006c96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c98:	f7fa fe98 	bl	80019cc <HAL_GetTick>
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca0:	1a9b      	subs	r3, r3, r2
 8006ca2:	683a      	ldr	r2, [r7, #0]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ca8:	f7fa fe90 	bl	80019cc <HAL_GetTick>
 8006cac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006cae:	4b39      	ldr	r3, [pc, #228]	@ (8006d94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	015b      	lsls	r3, r3, #5
 8006cb4:	0d1b      	lsrs	r3, r3, #20
 8006cb6:	69fa      	ldr	r2, [r7, #28]
 8006cb8:	fb02 f303 	mul.w	r3, r2, r3
 8006cbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cbe:	e054      	b.n	8006d6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cc6:	d050      	beq.n	8006d6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006cc8:	f7fa fe80 	bl	80019cc <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	69fa      	ldr	r2, [r7, #28]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d902      	bls.n	8006cde <SPI_WaitFlagStateUntilTimeout+0x56>
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d13d      	bne.n	8006d5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	685a      	ldr	r2, [r3, #4]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006cec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cf6:	d111      	bne.n	8006d1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d00:	d004      	beq.n	8006d0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d0a:	d107      	bne.n	8006d1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d24:	d10f      	bne.n	8006d46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2201      	movs	r2, #1
 8006d4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e017      	b.n	8006d8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d60:	2300      	movs	r3, #0
 8006d62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	3b01      	subs	r3, #1
 8006d68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	689a      	ldr	r2, [r3, #8]
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	4013      	ands	r3, r2
 8006d74:	68ba      	ldr	r2, [r7, #8]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	bf0c      	ite	eq
 8006d7a:	2301      	moveq	r3, #1
 8006d7c:	2300      	movne	r3, #0
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	461a      	mov	r2, r3
 8006d82:	79fb      	ldrb	r3, [r7, #7]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d19b      	bne.n	8006cc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3720      	adds	r7, #32
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	20000364 	.word	0x20000364

08006d98 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b08a      	sub	sp, #40	@ 0x28
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
 8006da4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006da6:	2300      	movs	r3, #0
 8006da8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006daa:	f7fa fe0f 	bl	80019cc <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db2:	1a9b      	subs	r3, r3, r2
 8006db4:	683a      	ldr	r2, [r7, #0]
 8006db6:	4413      	add	r3, r2
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006dba:	f7fa fe07 	bl	80019cc <HAL_GetTick>
 8006dbe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	330c      	adds	r3, #12
 8006dc6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006dc8:	4b3d      	ldr	r3, [pc, #244]	@ (8006ec0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4413      	add	r3, r2
 8006dd2:	00da      	lsls	r2, r3, #3
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	0d1b      	lsrs	r3, r3, #20
 8006dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dda:	fb02 f303 	mul.w	r3, r2, r3
 8006dde:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006de0:	e060      	b.n	8006ea4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006de8:	d107      	bne.n	8006dfa <SPI_WaitFifoStateUntilTimeout+0x62>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d104      	bne.n	8006dfa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006df8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006e00:	d050      	beq.n	8006ea4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e02:	f7fa fde3 	bl	80019cc <HAL_GetTick>
 8006e06:	4602      	mov	r2, r0
 8006e08:	6a3b      	ldr	r3, [r7, #32]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d902      	bls.n	8006e18 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d13d      	bne.n	8006e94 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	685a      	ldr	r2, [r3, #4]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e30:	d111      	bne.n	8006e56 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e3a:	d004      	beq.n	8006e46 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e44:	d107      	bne.n	8006e56 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e5e:	d10f      	bne.n	8006e80 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e6e:	601a      	str	r2, [r3, #0]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e010      	b.n	8006eb6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	3b01      	subs	r3, #1
 8006ea2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	689a      	ldr	r2, [r3, #8]
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	4013      	ands	r3, r2
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d196      	bne.n	8006de2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3728      	adds	r7, #40	@ 0x28
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	20000364 	.word	0x20000364

08006ec4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b086      	sub	sp, #24
 8006ec8:	af02      	add	r7, sp, #8
 8006eca:	60f8      	str	r0, [r7, #12]
 8006ecc:	60b9      	str	r1, [r7, #8]
 8006ece:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f7ff ff5b 	bl	8006d98 <SPI_WaitFifoStateUntilTimeout>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d007      	beq.n	8006ef8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eec:	f043 0220 	orr.w	r2, r3, #32
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e027      	b.n	8006f48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	9300      	str	r3, [sp, #0]
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2200      	movs	r2, #0
 8006f00:	2180      	movs	r1, #128	@ 0x80
 8006f02:	68f8      	ldr	r0, [r7, #12]
 8006f04:	f7ff fec0 	bl	8006c88 <SPI_WaitFlagStateUntilTimeout>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d007      	beq.n	8006f1e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f12:	f043 0220 	orr.w	r2, r3, #32
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f1a:	2303      	movs	r3, #3
 8006f1c:	e014      	b.n	8006f48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f7ff ff34 	bl	8006d98 <SPI_WaitFifoStateUntilTimeout>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d007      	beq.n	8006f46 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f3a:	f043 0220 	orr.w	r2, r3, #32
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e000      	b.n	8006f48 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b082      	sub	sp, #8
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d101      	bne.n	8006f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e049      	b.n	8006ff6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d106      	bne.n	8006f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 f841 	bl	8006ffe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2202      	movs	r2, #2
 8006f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	4619      	mov	r1, r3
 8006f8e:	4610      	mov	r0, r2
 8006f90:	f000 f9e0 	bl	8007354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2201      	movs	r2, #1
 8006fe0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2201      	movs	r2, #1
 8006ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3708      	adds	r7, #8
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}

08006ffe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006ffe:	b480      	push	{r7}
 8007000:	b083      	sub	sp, #12
 8007002:	af00      	add	r7, sp, #0
 8007004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007006:	bf00      	nop
 8007008:	370c      	adds	r7, #12
 800700a:	46bd      	mov	sp, r7
 800700c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007010:	4770      	bx	lr
	...

08007014 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007022:	b2db      	uxtb	r3, r3
 8007024:	2b01      	cmp	r3, #1
 8007026:	d001      	beq.n	800702c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e04f      	b.n	80070cc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2202      	movs	r2, #2
 8007030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	68da      	ldr	r2, [r3, #12]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f042 0201 	orr.w	r2, r2, #1
 8007042:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a23      	ldr	r2, [pc, #140]	@ (80070d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d01d      	beq.n	800708a <HAL_TIM_Base_Start_IT+0x76>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007056:	d018      	beq.n	800708a <HAL_TIM_Base_Start_IT+0x76>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a1f      	ldr	r2, [pc, #124]	@ (80070dc <HAL_TIM_Base_Start_IT+0xc8>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d013      	beq.n	800708a <HAL_TIM_Base_Start_IT+0x76>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4a1e      	ldr	r2, [pc, #120]	@ (80070e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d00e      	beq.n	800708a <HAL_TIM_Base_Start_IT+0x76>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a1c      	ldr	r2, [pc, #112]	@ (80070e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d009      	beq.n	800708a <HAL_TIM_Base_Start_IT+0x76>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a1b      	ldr	r2, [pc, #108]	@ (80070e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d004      	beq.n	800708a <HAL_TIM_Base_Start_IT+0x76>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a19      	ldr	r2, [pc, #100]	@ (80070ec <HAL_TIM_Base_Start_IT+0xd8>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d115      	bne.n	80070b6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689a      	ldr	r2, [r3, #8]
 8007090:	4b17      	ldr	r3, [pc, #92]	@ (80070f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007092:	4013      	ands	r3, r2
 8007094:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2b06      	cmp	r3, #6
 800709a:	d015      	beq.n	80070c8 <HAL_TIM_Base_Start_IT+0xb4>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070a2:	d011      	beq.n	80070c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f042 0201 	orr.w	r2, r2, #1
 80070b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070b4:	e008      	b.n	80070c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f042 0201 	orr.w	r2, r2, #1
 80070c4:	601a      	str	r2, [r3, #0]
 80070c6:	e000      	b.n	80070ca <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr
 80070d8:	40012c00 	.word	0x40012c00
 80070dc:	40000400 	.word	0x40000400
 80070e0:	40000800 	.word	0x40000800
 80070e4:	40000c00 	.word	0x40000c00
 80070e8:	40013400 	.word	0x40013400
 80070ec:	40014000 	.word	0x40014000
 80070f0:	00010007 	.word	0x00010007

080070f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68db      	ldr	r3, [r3, #12]
 8007102:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	2b00      	cmp	r3, #0
 8007114:	d020      	beq.n	8007158 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f003 0302 	and.w	r3, r3, #2
 800711c:	2b00      	cmp	r3, #0
 800711e:	d01b      	beq.n	8007158 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f06f 0202 	mvn.w	r2, #2
 8007128:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2201      	movs	r2, #1
 800712e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	f003 0303 	and.w	r3, r3, #3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 f8e9 	bl	8007316 <HAL_TIM_IC_CaptureCallback>
 8007144:	e005      	b.n	8007152 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f8db 	bl	8007302 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f000 f8ec 	bl	800732a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	f003 0304 	and.w	r3, r3, #4
 800715e:	2b00      	cmp	r3, #0
 8007160:	d020      	beq.n	80071a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f003 0304 	and.w	r3, r3, #4
 8007168:	2b00      	cmp	r3, #0
 800716a:	d01b      	beq.n	80071a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f06f 0204 	mvn.w	r2, #4
 8007174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2202      	movs	r2, #2
 800717a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	699b      	ldr	r3, [r3, #24]
 8007182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007186:	2b00      	cmp	r3, #0
 8007188:	d003      	beq.n	8007192 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f8c3 	bl	8007316 <HAL_TIM_IC_CaptureCallback>
 8007190:	e005      	b.n	800719e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f8b5 	bl	8007302 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 f8c6 	bl	800732a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	f003 0308 	and.w	r3, r3, #8
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d020      	beq.n	80071f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	f003 0308 	and.w	r3, r3, #8
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d01b      	beq.n	80071f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f06f 0208 	mvn.w	r2, #8
 80071c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2204      	movs	r2, #4
 80071c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	69db      	ldr	r3, [r3, #28]
 80071ce:	f003 0303 	and.w	r3, r3, #3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d003      	beq.n	80071de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f89d 	bl	8007316 <HAL_TIM_IC_CaptureCallback>
 80071dc:	e005      	b.n	80071ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f88f 	bl	8007302 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f8a0 	bl	800732a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	f003 0310 	and.w	r3, r3, #16
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d020      	beq.n	800723c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f003 0310 	and.w	r3, r3, #16
 8007200:	2b00      	cmp	r3, #0
 8007202:	d01b      	beq.n	800723c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f06f 0210 	mvn.w	r2, #16
 800720c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2208      	movs	r2, #8
 8007212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 f877 	bl	8007316 <HAL_TIM_IC_CaptureCallback>
 8007228:	e005      	b.n	8007236 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f869 	bl	8007302 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f87a 	bl	800732a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00c      	beq.n	8007260 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f003 0301 	and.w	r3, r3, #1
 800724c:	2b00      	cmp	r3, #0
 800724e:	d007      	beq.n	8007260 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f06f 0201 	mvn.w	r2, #1
 8007258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7f9 fe78 	bl	8000f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007266:	2b00      	cmp	r3, #0
 8007268:	d104      	bne.n	8007274 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007270:	2b00      	cmp	r3, #0
 8007272:	d00c      	beq.n	800728e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800727a:	2b00      	cmp	r3, #0
 800727c:	d007      	beq.n	800728e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f913 	bl	80074b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00c      	beq.n	80072b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d007      	beq.n	80072b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80072aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 f90b 	bl	80074c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00c      	beq.n	80072d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d007      	beq.n	80072d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f834 	bl	800733e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00c      	beq.n	80072fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f003 0320 	and.w	r3, r3, #32
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d007      	beq.n	80072fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f06f 0220 	mvn.w	r2, #32
 80072f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f000 f8d3 	bl	80074a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072fa:	bf00      	nop
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007302:	b480      	push	{r7}
 8007304:	b083      	sub	sp, #12
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800730a:	bf00      	nop
 800730c:	370c      	adds	r7, #12
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr

08007316 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007316:	b480      	push	{r7}
 8007318:	b083      	sub	sp, #12
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800731e:	bf00      	nop
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800732a:	b480      	push	{r7}
 800732c:	b083      	sub	sp, #12
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007332:	bf00      	nop
 8007334:	370c      	adds	r7, #12
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr

0800733e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800733e:	b480      	push	{r7}
 8007340:	b083      	sub	sp, #12
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
	...

08007354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a46      	ldr	r2, [pc, #280]	@ (8007480 <TIM_Base_SetConfig+0x12c>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d013      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007372:	d00f      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a43      	ldr	r2, [pc, #268]	@ (8007484 <TIM_Base_SetConfig+0x130>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d00b      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a42      	ldr	r2, [pc, #264]	@ (8007488 <TIM_Base_SetConfig+0x134>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d007      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4a41      	ldr	r2, [pc, #260]	@ (800748c <TIM_Base_SetConfig+0x138>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d003      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	4a40      	ldr	r2, [pc, #256]	@ (8007490 <TIM_Base_SetConfig+0x13c>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d108      	bne.n	80073a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800739a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a35      	ldr	r2, [pc, #212]	@ (8007480 <TIM_Base_SetConfig+0x12c>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d01f      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073b4:	d01b      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a32      	ldr	r2, [pc, #200]	@ (8007484 <TIM_Base_SetConfig+0x130>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d017      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a31      	ldr	r2, [pc, #196]	@ (8007488 <TIM_Base_SetConfig+0x134>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d013      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a30      	ldr	r2, [pc, #192]	@ (800748c <TIM_Base_SetConfig+0x138>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d00f      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a2f      	ldr	r2, [pc, #188]	@ (8007490 <TIM_Base_SetConfig+0x13c>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d00b      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a2e      	ldr	r2, [pc, #184]	@ (8007494 <TIM_Base_SetConfig+0x140>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d007      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a2d      	ldr	r2, [pc, #180]	@ (8007498 <TIM_Base_SetConfig+0x144>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d003      	beq.n	80073ee <TIM_Base_SetConfig+0x9a>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a2c      	ldr	r2, [pc, #176]	@ (800749c <TIM_Base_SetConfig+0x148>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d108      	bne.n	8007400 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	695b      	ldr	r3, [r3, #20]
 800740a:	4313      	orrs	r3, r2
 800740c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a16      	ldr	r2, [pc, #88]	@ (8007480 <TIM_Base_SetConfig+0x12c>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d00f      	beq.n	800744c <TIM_Base_SetConfig+0xf8>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a18      	ldr	r2, [pc, #96]	@ (8007490 <TIM_Base_SetConfig+0x13c>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d00b      	beq.n	800744c <TIM_Base_SetConfig+0xf8>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	4a17      	ldr	r2, [pc, #92]	@ (8007494 <TIM_Base_SetConfig+0x140>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d007      	beq.n	800744c <TIM_Base_SetConfig+0xf8>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	4a16      	ldr	r2, [pc, #88]	@ (8007498 <TIM_Base_SetConfig+0x144>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d003      	beq.n	800744c <TIM_Base_SetConfig+0xf8>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a15      	ldr	r2, [pc, #84]	@ (800749c <TIM_Base_SetConfig+0x148>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d103      	bne.n	8007454 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	2b01      	cmp	r3, #1
 8007464:	d105      	bne.n	8007472 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	f023 0201 	bic.w	r2, r3, #1
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	611a      	str	r2, [r3, #16]
  }
}
 8007472:	bf00      	nop
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	40012c00 	.word	0x40012c00
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40013400 	.word	0x40013400
 8007494:	40014000 	.word	0x40014000
 8007498:	40014400 	.word	0x40014400
 800749c:	40014800 	.word	0x40014800

080074a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e040      	b.n	8007570 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d106      	bne.n	8007504 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f7fa f8f2 	bl	80016e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2224      	movs	r2, #36	@ 0x24
 8007508:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f022 0201 	bic.w	r2, r2, #1
 8007518:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800751e:	2b00      	cmp	r3, #0
 8007520:	d002      	beq.n	8007528 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f000 fc32 	bl	8007d8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f977 	bl	800781c <UART_SetConfig>
 800752e:	4603      	mov	r3, r0
 8007530:	2b01      	cmp	r3, #1
 8007532:	d101      	bne.n	8007538 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e01b      	b.n	8007570 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685a      	ldr	r2, [r3, #4]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007546:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	689a      	ldr	r2, [r3, #8]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007556:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f042 0201 	orr.w	r2, r2, #1
 8007566:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 fcb1 	bl	8007ed0 <UART_CheckIdleState>
 800756e:	4603      	mov	r3, r0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3708      	adds	r7, #8
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b08a      	sub	sp, #40	@ 0x28
 800757c:	af02      	add	r7, sp, #8
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	603b      	str	r3, [r7, #0]
 8007584:	4613      	mov	r3, r2
 8007586:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800758c:	2b20      	cmp	r3, #32
 800758e:	d177      	bne.n	8007680 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d002      	beq.n	800759c <HAL_UART_Transmit+0x24>
 8007596:	88fb      	ldrh	r3, [r7, #6]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d101      	bne.n	80075a0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e070      	b.n	8007682 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2221      	movs	r2, #33	@ 0x21
 80075ac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075ae:	f7fa fa0d 	bl	80019cc <HAL_GetTick>
 80075b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	88fa      	ldrh	r2, [r7, #6]
 80075b8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	88fa      	ldrh	r2, [r7, #6]
 80075c0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075cc:	d108      	bne.n	80075e0 <HAL_UART_Transmit+0x68>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d104      	bne.n	80075e0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	61bb      	str	r3, [r7, #24]
 80075de:	e003      	b.n	80075e8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075e4:	2300      	movs	r3, #0
 80075e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80075e8:	e02f      	b.n	800764a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	9300      	str	r3, [sp, #0]
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	2200      	movs	r2, #0
 80075f2:	2180      	movs	r1, #128	@ 0x80
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f000 fd13 	bl	8008020 <UART_WaitOnFlagUntilTimeout>
 80075fa:	4603      	mov	r3, r0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d004      	beq.n	800760a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2220      	movs	r2, #32
 8007604:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007606:	2303      	movs	r3, #3
 8007608:	e03b      	b.n	8007682 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d10b      	bne.n	8007628 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	881a      	ldrh	r2, [r3, #0]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800761c:	b292      	uxth	r2, r2
 800761e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007620:	69bb      	ldr	r3, [r7, #24]
 8007622:	3302      	adds	r3, #2
 8007624:	61bb      	str	r3, [r7, #24]
 8007626:	e007      	b.n	8007638 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	781a      	ldrb	r2, [r3, #0]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	3301      	adds	r3, #1
 8007636:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800763e:	b29b      	uxth	r3, r3
 8007640:	3b01      	subs	r3, #1
 8007642:	b29a      	uxth	r2, r3
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007650:	b29b      	uxth	r3, r3
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1c9      	bne.n	80075ea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	9300      	str	r3, [sp, #0]
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	2200      	movs	r2, #0
 800765e:	2140      	movs	r1, #64	@ 0x40
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f000 fcdd 	bl	8008020 <UART_WaitOnFlagUntilTimeout>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d004      	beq.n	8007676 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2220      	movs	r2, #32
 8007670:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e005      	b.n	8007682 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2220      	movs	r2, #32
 800767a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800767c:	2300      	movs	r3, #0
 800767e:	e000      	b.n	8007682 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007680:	2302      	movs	r3, #2
  }
}
 8007682:	4618      	mov	r0, r3
 8007684:	3720      	adds	r7, #32
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}

0800768a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800768a:	b580      	push	{r7, lr}
 800768c:	b08a      	sub	sp, #40	@ 0x28
 800768e:	af02      	add	r7, sp, #8
 8007690:	60f8      	str	r0, [r7, #12]
 8007692:	60b9      	str	r1, [r7, #8]
 8007694:	603b      	str	r3, [r7, #0]
 8007696:	4613      	mov	r3, r2
 8007698:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076a0:	2b20      	cmp	r3, #32
 80076a2:	f040 80b6 	bne.w	8007812 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <HAL_UART_Receive+0x28>
 80076ac:	88fb      	ldrh	r3, [r7, #6]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d101      	bne.n	80076b6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e0ae      	b.n	8007814 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2222      	movs	r2, #34	@ 0x22
 80076c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80076cc:	f7fa f97e 	bl	80019cc <HAL_GetTick>
 80076d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	88fa      	ldrh	r2, [r7, #6]
 80076d6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	88fa      	ldrh	r2, [r7, #6]
 80076de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ea:	d10e      	bne.n	800770a <HAL_UART_Receive+0x80>
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d105      	bne.n	8007700 <HAL_UART_Receive+0x76>
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80076fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80076fe:	e02d      	b.n	800775c <HAL_UART_Receive+0xd2>
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	22ff      	movs	r2, #255	@ 0xff
 8007704:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007708:	e028      	b.n	800775c <HAL_UART_Receive+0xd2>
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10d      	bne.n	800772e <HAL_UART_Receive+0xa4>
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d104      	bne.n	8007724 <HAL_UART_Receive+0x9a>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	22ff      	movs	r2, #255	@ 0xff
 800771e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007722:	e01b      	b.n	800775c <HAL_UART_Receive+0xd2>
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	227f      	movs	r2, #127	@ 0x7f
 8007728:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800772c:	e016      	b.n	800775c <HAL_UART_Receive+0xd2>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007736:	d10d      	bne.n	8007754 <HAL_UART_Receive+0xca>
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	691b      	ldr	r3, [r3, #16]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d104      	bne.n	800774a <HAL_UART_Receive+0xc0>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	227f      	movs	r2, #127	@ 0x7f
 8007744:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007748:	e008      	b.n	800775c <HAL_UART_Receive+0xd2>
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	223f      	movs	r2, #63	@ 0x3f
 800774e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007752:	e003      	b.n	800775c <HAL_UART_Receive+0xd2>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007762:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800776c:	d108      	bne.n	8007780 <HAL_UART_Receive+0xf6>
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	691b      	ldr	r3, [r3, #16]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d104      	bne.n	8007780 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007776:	2300      	movs	r3, #0
 8007778:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	61bb      	str	r3, [r7, #24]
 800777e:	e003      	b.n	8007788 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007784:	2300      	movs	r3, #0
 8007786:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007788:	e037      	b.n	80077fa <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	9300      	str	r3, [sp, #0]
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2200      	movs	r2, #0
 8007792:	2120      	movs	r1, #32
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f000 fc43 	bl	8008020 <UART_WaitOnFlagUntilTimeout>
 800779a:	4603      	mov	r3, r0
 800779c:	2b00      	cmp	r3, #0
 800779e:	d005      	beq.n	80077ac <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2220      	movs	r2, #32
 80077a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e033      	b.n	8007814 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d10c      	bne.n	80077cc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	8a7b      	ldrh	r3, [r7, #18]
 80077bc:	4013      	ands	r3, r2
 80077be:	b29a      	uxth	r2, r3
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	3302      	adds	r3, #2
 80077c8:	61bb      	str	r3, [r7, #24]
 80077ca:	e00d      	b.n	80077e8 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	b2da      	uxtb	r2, r3
 80077d6:	8a7b      	ldrh	r3, [r7, #18]
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	4013      	ands	r3, r2
 80077dc:	b2da      	uxtb	r2, r3
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	3301      	adds	r3, #1
 80077e6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	3b01      	subs	r3, #1
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007800:	b29b      	uxth	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1c1      	bne.n	800778a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2220      	movs	r2, #32
 800780a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800780e:	2300      	movs	r3, #0
 8007810:	e000      	b.n	8007814 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8007812:	2302      	movs	r3, #2
  }
}
 8007814:	4618      	mov	r0, r3
 8007816:	3720      	adds	r7, #32
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800781c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007820:	b08a      	sub	sp, #40	@ 0x28
 8007822:	af00      	add	r7, sp, #0
 8007824:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	689a      	ldr	r2, [r3, #8]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	431a      	orrs	r2, r3
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	431a      	orrs	r2, r3
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	69db      	ldr	r3, [r3, #28]
 8007840:	4313      	orrs	r3, r2
 8007842:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	4ba4      	ldr	r3, [pc, #656]	@ (8007adc <UART_SetConfig+0x2c0>)
 800784c:	4013      	ands	r3, r2
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	6812      	ldr	r2, [r2, #0]
 8007852:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007854:	430b      	orrs	r3, r1
 8007856:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	68da      	ldr	r2, [r3, #12]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	430a      	orrs	r2, r1
 800786c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	699b      	ldr	r3, [r3, #24]
 8007872:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a99      	ldr	r2, [pc, #612]	@ (8007ae0 <UART_SetConfig+0x2c4>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d004      	beq.n	8007888 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007884:	4313      	orrs	r3, r2
 8007886:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007898:	430a      	orrs	r2, r1
 800789a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a90      	ldr	r2, [pc, #576]	@ (8007ae4 <UART_SetConfig+0x2c8>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d126      	bne.n	80078f4 <UART_SetConfig+0xd8>
 80078a6:	4b90      	ldr	r3, [pc, #576]	@ (8007ae8 <UART_SetConfig+0x2cc>)
 80078a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078ac:	f003 0303 	and.w	r3, r3, #3
 80078b0:	2b03      	cmp	r3, #3
 80078b2:	d81b      	bhi.n	80078ec <UART_SetConfig+0xd0>
 80078b4:	a201      	add	r2, pc, #4	@ (adr r2, 80078bc <UART_SetConfig+0xa0>)
 80078b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ba:	bf00      	nop
 80078bc:	080078cd 	.word	0x080078cd
 80078c0:	080078dd 	.word	0x080078dd
 80078c4:	080078d5 	.word	0x080078d5
 80078c8:	080078e5 	.word	0x080078e5
 80078cc:	2301      	movs	r3, #1
 80078ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078d2:	e116      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80078d4:	2302      	movs	r3, #2
 80078d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078da:	e112      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80078dc:	2304      	movs	r3, #4
 80078de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078e2:	e10e      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80078e4:	2308      	movs	r3, #8
 80078e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078ea:	e10a      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80078ec:	2310      	movs	r3, #16
 80078ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078f2:	e106      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a7c      	ldr	r2, [pc, #496]	@ (8007aec <UART_SetConfig+0x2d0>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d138      	bne.n	8007970 <UART_SetConfig+0x154>
 80078fe:	4b7a      	ldr	r3, [pc, #488]	@ (8007ae8 <UART_SetConfig+0x2cc>)
 8007900:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007904:	f003 030c 	and.w	r3, r3, #12
 8007908:	2b0c      	cmp	r3, #12
 800790a:	d82d      	bhi.n	8007968 <UART_SetConfig+0x14c>
 800790c:	a201      	add	r2, pc, #4	@ (adr r2, 8007914 <UART_SetConfig+0xf8>)
 800790e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007912:	bf00      	nop
 8007914:	08007949 	.word	0x08007949
 8007918:	08007969 	.word	0x08007969
 800791c:	08007969 	.word	0x08007969
 8007920:	08007969 	.word	0x08007969
 8007924:	08007959 	.word	0x08007959
 8007928:	08007969 	.word	0x08007969
 800792c:	08007969 	.word	0x08007969
 8007930:	08007969 	.word	0x08007969
 8007934:	08007951 	.word	0x08007951
 8007938:	08007969 	.word	0x08007969
 800793c:	08007969 	.word	0x08007969
 8007940:	08007969 	.word	0x08007969
 8007944:	08007961 	.word	0x08007961
 8007948:	2300      	movs	r3, #0
 800794a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800794e:	e0d8      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007950:	2302      	movs	r3, #2
 8007952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007956:	e0d4      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007958:	2304      	movs	r3, #4
 800795a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800795e:	e0d0      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007960:	2308      	movs	r3, #8
 8007962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007966:	e0cc      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007968:	2310      	movs	r3, #16
 800796a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800796e:	e0c8      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a5e      	ldr	r2, [pc, #376]	@ (8007af0 <UART_SetConfig+0x2d4>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d125      	bne.n	80079c6 <UART_SetConfig+0x1aa>
 800797a:	4b5b      	ldr	r3, [pc, #364]	@ (8007ae8 <UART_SetConfig+0x2cc>)
 800797c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007980:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007984:	2b30      	cmp	r3, #48	@ 0x30
 8007986:	d016      	beq.n	80079b6 <UART_SetConfig+0x19a>
 8007988:	2b30      	cmp	r3, #48	@ 0x30
 800798a:	d818      	bhi.n	80079be <UART_SetConfig+0x1a2>
 800798c:	2b20      	cmp	r3, #32
 800798e:	d00a      	beq.n	80079a6 <UART_SetConfig+0x18a>
 8007990:	2b20      	cmp	r3, #32
 8007992:	d814      	bhi.n	80079be <UART_SetConfig+0x1a2>
 8007994:	2b00      	cmp	r3, #0
 8007996:	d002      	beq.n	800799e <UART_SetConfig+0x182>
 8007998:	2b10      	cmp	r3, #16
 800799a:	d008      	beq.n	80079ae <UART_SetConfig+0x192>
 800799c:	e00f      	b.n	80079be <UART_SetConfig+0x1a2>
 800799e:	2300      	movs	r3, #0
 80079a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079a4:	e0ad      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80079a6:	2302      	movs	r3, #2
 80079a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ac:	e0a9      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80079ae:	2304      	movs	r3, #4
 80079b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079b4:	e0a5      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80079b6:	2308      	movs	r3, #8
 80079b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079bc:	e0a1      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80079be:	2310      	movs	r3, #16
 80079c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079c4:	e09d      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a4a      	ldr	r2, [pc, #296]	@ (8007af4 <UART_SetConfig+0x2d8>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d125      	bne.n	8007a1c <UART_SetConfig+0x200>
 80079d0:	4b45      	ldr	r3, [pc, #276]	@ (8007ae8 <UART_SetConfig+0x2cc>)
 80079d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80079da:	2bc0      	cmp	r3, #192	@ 0xc0
 80079dc:	d016      	beq.n	8007a0c <UART_SetConfig+0x1f0>
 80079de:	2bc0      	cmp	r3, #192	@ 0xc0
 80079e0:	d818      	bhi.n	8007a14 <UART_SetConfig+0x1f8>
 80079e2:	2b80      	cmp	r3, #128	@ 0x80
 80079e4:	d00a      	beq.n	80079fc <UART_SetConfig+0x1e0>
 80079e6:	2b80      	cmp	r3, #128	@ 0x80
 80079e8:	d814      	bhi.n	8007a14 <UART_SetConfig+0x1f8>
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d002      	beq.n	80079f4 <UART_SetConfig+0x1d8>
 80079ee:	2b40      	cmp	r3, #64	@ 0x40
 80079f0:	d008      	beq.n	8007a04 <UART_SetConfig+0x1e8>
 80079f2:	e00f      	b.n	8007a14 <UART_SetConfig+0x1f8>
 80079f4:	2300      	movs	r3, #0
 80079f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079fa:	e082      	b.n	8007b02 <UART_SetConfig+0x2e6>
 80079fc:	2302      	movs	r3, #2
 80079fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a02:	e07e      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a04:	2304      	movs	r3, #4
 8007a06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a0a:	e07a      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a0c:	2308      	movs	r3, #8
 8007a0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a12:	e076      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a14:	2310      	movs	r3, #16
 8007a16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a1a:	e072      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a35      	ldr	r2, [pc, #212]	@ (8007af8 <UART_SetConfig+0x2dc>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d12a      	bne.n	8007a7c <UART_SetConfig+0x260>
 8007a26:	4b30      	ldr	r3, [pc, #192]	@ (8007ae8 <UART_SetConfig+0x2cc>)
 8007a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a34:	d01a      	beq.n	8007a6c <UART_SetConfig+0x250>
 8007a36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a3a:	d81b      	bhi.n	8007a74 <UART_SetConfig+0x258>
 8007a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a40:	d00c      	beq.n	8007a5c <UART_SetConfig+0x240>
 8007a42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a46:	d815      	bhi.n	8007a74 <UART_SetConfig+0x258>
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d003      	beq.n	8007a54 <UART_SetConfig+0x238>
 8007a4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a50:	d008      	beq.n	8007a64 <UART_SetConfig+0x248>
 8007a52:	e00f      	b.n	8007a74 <UART_SetConfig+0x258>
 8007a54:	2300      	movs	r3, #0
 8007a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a5a:	e052      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a62:	e04e      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a64:	2304      	movs	r3, #4
 8007a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a6a:	e04a      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a6c:	2308      	movs	r3, #8
 8007a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a72:	e046      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a74:	2310      	movs	r3, #16
 8007a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a7a:	e042      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a17      	ldr	r2, [pc, #92]	@ (8007ae0 <UART_SetConfig+0x2c4>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d13a      	bne.n	8007afc <UART_SetConfig+0x2e0>
 8007a86:	4b18      	ldr	r3, [pc, #96]	@ (8007ae8 <UART_SetConfig+0x2cc>)
 8007a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a8c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a94:	d01a      	beq.n	8007acc <UART_SetConfig+0x2b0>
 8007a96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a9a:	d81b      	bhi.n	8007ad4 <UART_SetConfig+0x2b8>
 8007a9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007aa0:	d00c      	beq.n	8007abc <UART_SetConfig+0x2a0>
 8007aa2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007aa6:	d815      	bhi.n	8007ad4 <UART_SetConfig+0x2b8>
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d003      	beq.n	8007ab4 <UART_SetConfig+0x298>
 8007aac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ab0:	d008      	beq.n	8007ac4 <UART_SetConfig+0x2a8>
 8007ab2:	e00f      	b.n	8007ad4 <UART_SetConfig+0x2b8>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aba:	e022      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007abc:	2302      	movs	r3, #2
 8007abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ac2:	e01e      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007ac4:	2304      	movs	r3, #4
 8007ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007aca:	e01a      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007acc:	2308      	movs	r3, #8
 8007ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ad2:	e016      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007ad4:	2310      	movs	r3, #16
 8007ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ada:	e012      	b.n	8007b02 <UART_SetConfig+0x2e6>
 8007adc:	efff69f3 	.word	0xefff69f3
 8007ae0:	40008000 	.word	0x40008000
 8007ae4:	40013800 	.word	0x40013800
 8007ae8:	40021000 	.word	0x40021000
 8007aec:	40004400 	.word	0x40004400
 8007af0:	40004800 	.word	0x40004800
 8007af4:	40004c00 	.word	0x40004c00
 8007af8:	40005000 	.word	0x40005000
 8007afc:	2310      	movs	r3, #16
 8007afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a9f      	ldr	r2, [pc, #636]	@ (8007d84 <UART_SetConfig+0x568>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d17a      	bne.n	8007c02 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b10:	2b08      	cmp	r3, #8
 8007b12:	d824      	bhi.n	8007b5e <UART_SetConfig+0x342>
 8007b14:	a201      	add	r2, pc, #4	@ (adr r2, 8007b1c <UART_SetConfig+0x300>)
 8007b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b1a:	bf00      	nop
 8007b1c:	08007b41 	.word	0x08007b41
 8007b20:	08007b5f 	.word	0x08007b5f
 8007b24:	08007b49 	.word	0x08007b49
 8007b28:	08007b5f 	.word	0x08007b5f
 8007b2c:	08007b4f 	.word	0x08007b4f
 8007b30:	08007b5f 	.word	0x08007b5f
 8007b34:	08007b5f 	.word	0x08007b5f
 8007b38:	08007b5f 	.word	0x08007b5f
 8007b3c:	08007b57 	.word	0x08007b57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b40:	f7fc f9e6 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8007b44:	61f8      	str	r0, [r7, #28]
        break;
 8007b46:	e010      	b.n	8007b6a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b48:	4b8f      	ldr	r3, [pc, #572]	@ (8007d88 <UART_SetConfig+0x56c>)
 8007b4a:	61fb      	str	r3, [r7, #28]
        break;
 8007b4c:	e00d      	b.n	8007b6a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b4e:	f7fc f947 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8007b52:	61f8      	str	r0, [r7, #28]
        break;
 8007b54:	e009      	b.n	8007b6a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b5a:	61fb      	str	r3, [r7, #28]
        break;
 8007b5c:	e005      	b.n	8007b6a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b68:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 80fb 	beq.w	8007d68 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	685a      	ldr	r2, [r3, #4]
 8007b76:	4613      	mov	r3, r2
 8007b78:	005b      	lsls	r3, r3, #1
 8007b7a:	4413      	add	r3, r2
 8007b7c:	69fa      	ldr	r2, [r7, #28]
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d305      	bcc.n	8007b8e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007b88:	69fa      	ldr	r2, [r7, #28]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d903      	bls.n	8007b96 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b94:	e0e8      	b.n	8007d68 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	461c      	mov	r4, r3
 8007b9c:	4615      	mov	r5, r2
 8007b9e:	f04f 0200 	mov.w	r2, #0
 8007ba2:	f04f 0300 	mov.w	r3, #0
 8007ba6:	022b      	lsls	r3, r5, #8
 8007ba8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007bac:	0222      	lsls	r2, r4, #8
 8007bae:	68f9      	ldr	r1, [r7, #12]
 8007bb0:	6849      	ldr	r1, [r1, #4]
 8007bb2:	0849      	lsrs	r1, r1, #1
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	4688      	mov	r8, r1
 8007bb8:	4681      	mov	r9, r0
 8007bba:	eb12 0a08 	adds.w	sl, r2, r8
 8007bbe:	eb43 0b09 	adc.w	fp, r3, r9
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	603b      	str	r3, [r7, #0]
 8007bca:	607a      	str	r2, [r7, #4]
 8007bcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bd0:	4650      	mov	r0, sl
 8007bd2:	4659      	mov	r1, fp
 8007bd4:	f7f8 fb9c 	bl	8000310 <__aeabi_uldivmod>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	4613      	mov	r3, r2
 8007bde:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007be6:	d308      	bcc.n	8007bfa <UART_SetConfig+0x3de>
 8007be8:	69bb      	ldr	r3, [r7, #24]
 8007bea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bee:	d204      	bcs.n	8007bfa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	69ba      	ldr	r2, [r7, #24]
 8007bf6:	60da      	str	r2, [r3, #12]
 8007bf8:	e0b6      	b.n	8007d68 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007c00:	e0b2      	b.n	8007d68 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	69db      	ldr	r3, [r3, #28]
 8007c06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c0a:	d15e      	bne.n	8007cca <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007c0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c10:	2b08      	cmp	r3, #8
 8007c12:	d828      	bhi.n	8007c66 <UART_SetConfig+0x44a>
 8007c14:	a201      	add	r2, pc, #4	@ (adr r2, 8007c1c <UART_SetConfig+0x400>)
 8007c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c1a:	bf00      	nop
 8007c1c:	08007c41 	.word	0x08007c41
 8007c20:	08007c49 	.word	0x08007c49
 8007c24:	08007c51 	.word	0x08007c51
 8007c28:	08007c67 	.word	0x08007c67
 8007c2c:	08007c57 	.word	0x08007c57
 8007c30:	08007c67 	.word	0x08007c67
 8007c34:	08007c67 	.word	0x08007c67
 8007c38:	08007c67 	.word	0x08007c67
 8007c3c:	08007c5f 	.word	0x08007c5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c40:	f7fc f966 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8007c44:	61f8      	str	r0, [r7, #28]
        break;
 8007c46:	e014      	b.n	8007c72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c48:	f7fc f978 	bl	8003f3c <HAL_RCC_GetPCLK2Freq>
 8007c4c:	61f8      	str	r0, [r7, #28]
        break;
 8007c4e:	e010      	b.n	8007c72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c50:	4b4d      	ldr	r3, [pc, #308]	@ (8007d88 <UART_SetConfig+0x56c>)
 8007c52:	61fb      	str	r3, [r7, #28]
        break;
 8007c54:	e00d      	b.n	8007c72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c56:	f7fc f8c3 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8007c5a:	61f8      	str	r0, [r7, #28]
        break;
 8007c5c:	e009      	b.n	8007c72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c62:	61fb      	str	r3, [r7, #28]
        break;
 8007c64:	e005      	b.n	8007c72 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c72:	69fb      	ldr	r3, [r7, #28]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d077      	beq.n	8007d68 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	005a      	lsls	r2, r3, #1
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	085b      	lsrs	r3, r3, #1
 8007c82:	441a      	add	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c8c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c8e:	69bb      	ldr	r3, [r7, #24]
 8007c90:	2b0f      	cmp	r3, #15
 8007c92:	d916      	bls.n	8007cc2 <UART_SetConfig+0x4a6>
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c9a:	d212      	bcs.n	8007cc2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	f023 030f 	bic.w	r3, r3, #15
 8007ca4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	085b      	lsrs	r3, r3, #1
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	f003 0307 	and.w	r3, r3, #7
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	8afb      	ldrh	r3, [r7, #22]
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	8afa      	ldrh	r2, [r7, #22]
 8007cbe:	60da      	str	r2, [r3, #12]
 8007cc0:	e052      	b.n	8007d68 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007cc8:	e04e      	b.n	8007d68 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007cca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007cce:	2b08      	cmp	r3, #8
 8007cd0:	d827      	bhi.n	8007d22 <UART_SetConfig+0x506>
 8007cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8007cd8 <UART_SetConfig+0x4bc>)
 8007cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd8:	08007cfd 	.word	0x08007cfd
 8007cdc:	08007d05 	.word	0x08007d05
 8007ce0:	08007d0d 	.word	0x08007d0d
 8007ce4:	08007d23 	.word	0x08007d23
 8007ce8:	08007d13 	.word	0x08007d13
 8007cec:	08007d23 	.word	0x08007d23
 8007cf0:	08007d23 	.word	0x08007d23
 8007cf4:	08007d23 	.word	0x08007d23
 8007cf8:	08007d1b 	.word	0x08007d1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cfc:	f7fc f908 	bl	8003f10 <HAL_RCC_GetPCLK1Freq>
 8007d00:	61f8      	str	r0, [r7, #28]
        break;
 8007d02:	e014      	b.n	8007d2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d04:	f7fc f91a 	bl	8003f3c <HAL_RCC_GetPCLK2Freq>
 8007d08:	61f8      	str	r0, [r7, #28]
        break;
 8007d0a:	e010      	b.n	8007d2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8007d88 <UART_SetConfig+0x56c>)
 8007d0e:	61fb      	str	r3, [r7, #28]
        break;
 8007d10:	e00d      	b.n	8007d2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d12:	f7fc f865 	bl	8003de0 <HAL_RCC_GetSysClockFreq>
 8007d16:	61f8      	str	r0, [r7, #28]
        break;
 8007d18:	e009      	b.n	8007d2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d1e:	61fb      	str	r3, [r7, #28]
        break;
 8007d20:	e005      	b.n	8007d2e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d2c:	bf00      	nop
    }

    if (pclk != 0U)
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d019      	beq.n	8007d68 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	085a      	lsrs	r2, r3, #1
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	441a      	add	r2, r3
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d46:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	2b0f      	cmp	r3, #15
 8007d4c:	d909      	bls.n	8007d62 <UART_SetConfig+0x546>
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d54:	d205      	bcs.n	8007d62 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	60da      	str	r2, [r3, #12]
 8007d60:	e002      	b.n	8007d68 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007d74:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3728      	adds	r7, #40	@ 0x28
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d82:	bf00      	nop
 8007d84:	40008000 	.word	0x40008000
 8007d88:	00f42400 	.word	0x00f42400

08007d8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d98:	f003 0308 	and.w	r3, r3, #8
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d00a      	beq.n	8007db6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	430a      	orrs	r2, r1
 8007db4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d00a      	beq.n	8007dd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	430a      	orrs	r2, r1
 8007dd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ddc:	f003 0302 	and.w	r3, r3, #2
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00a      	beq.n	8007dfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	430a      	orrs	r2, r1
 8007df8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dfe:	f003 0304 	and.w	r3, r3, #4
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00a      	beq.n	8007e1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	430a      	orrs	r2, r1
 8007e1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e20:	f003 0310 	and.w	r3, r3, #16
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00a      	beq.n	8007e3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	430a      	orrs	r2, r1
 8007e3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e42:	f003 0320 	and.w	r3, r3, #32
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d00a      	beq.n	8007e60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	689b      	ldr	r3, [r3, #8]
 8007e50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	430a      	orrs	r2, r1
 8007e5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d01a      	beq.n	8007ea2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	430a      	orrs	r2, r1
 8007e80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e8a:	d10a      	bne.n	8007ea2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	430a      	orrs	r2, r1
 8007ea0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d00a      	beq.n	8007ec4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	430a      	orrs	r2, r1
 8007ec2:	605a      	str	r2, [r3, #4]
  }
}
 8007ec4:	bf00      	nop
 8007ec6:	370c      	adds	r7, #12
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ece:	4770      	bx	lr

08007ed0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b098      	sub	sp, #96	@ 0x60
 8007ed4:	af02      	add	r7, sp, #8
 8007ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ee0:	f7f9 fd74 	bl	80019cc <HAL_GetTick>
 8007ee4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0308 	and.w	r3, r3, #8
 8007ef0:	2b08      	cmp	r3, #8
 8007ef2:	d12e      	bne.n	8007f52 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ef4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007efc:	2200      	movs	r2, #0
 8007efe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f88c 	bl	8008020 <UART_WaitOnFlagUntilTimeout>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d021      	beq.n	8007f52 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f22:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	461a      	mov	r2, r3
 8007f2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f2e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f34:	e841 2300 	strex	r3, r2, [r1]
 8007f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1e6      	bne.n	8007f0e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2220      	movs	r2, #32
 8007f44:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e062      	b.n	8008018 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0304 	and.w	r3, r3, #4
 8007f5c:	2b04      	cmp	r3, #4
 8007f5e:	d149      	bne.n	8007ff4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 f856 	bl	8008020 <UART_WaitOnFlagUntilTimeout>
 8007f74:	4603      	mov	r3, r0
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d03c      	beq.n	8007ff4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f82:	e853 3f00 	ldrex	r3, [r3]
 8007f86:	623b      	str	r3, [r7, #32]
   return(result);
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	461a      	mov	r2, r3
 8007f96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f98:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fa0:	e841 2300 	strex	r3, r2, [r1]
 8007fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1e6      	bne.n	8007f7a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	3308      	adds	r3, #8
 8007fb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	e853 3f00 	ldrex	r3, [r3]
 8007fba:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f023 0301 	bic.w	r3, r3, #1
 8007fc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3308      	adds	r3, #8
 8007fca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fcc:	61fa      	str	r2, [r7, #28]
 8007fce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd0:	69b9      	ldr	r1, [r7, #24]
 8007fd2:	69fa      	ldr	r2, [r7, #28]
 8007fd4:	e841 2300 	strex	r3, r2, [r1]
 8007fd8:	617b      	str	r3, [r7, #20]
   return(result);
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d1e5      	bne.n	8007fac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2220      	movs	r2, #32
 8007fe4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	e011      	b.n	8008018 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2220      	movs	r2, #32
 8007ffe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3758      	adds	r7, #88	@ 0x58
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	603b      	str	r3, [r7, #0]
 800802c:	4613      	mov	r3, r2
 800802e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008030:	e04f      	b.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008038:	d04b      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800803a:	f7f9 fcc7 	bl	80019cc <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	69ba      	ldr	r2, [r7, #24]
 8008046:	429a      	cmp	r2, r3
 8008048:	d302      	bcc.n	8008050 <UART_WaitOnFlagUntilTimeout+0x30>
 800804a:	69bb      	ldr	r3, [r7, #24]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d101      	bne.n	8008054 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008050:	2303      	movs	r3, #3
 8008052:	e04e      	b.n	80080f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f003 0304 	and.w	r3, r3, #4
 800805e:	2b00      	cmp	r3, #0
 8008060:	d037      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	2b80      	cmp	r3, #128	@ 0x80
 8008066:	d034      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	2b40      	cmp	r3, #64	@ 0x40
 800806c:	d031      	beq.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69db      	ldr	r3, [r3, #28]
 8008074:	f003 0308 	and.w	r3, r3, #8
 8008078:	2b08      	cmp	r3, #8
 800807a:	d110      	bne.n	800809e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2208      	movs	r2, #8
 8008082:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008084:	68f8      	ldr	r0, [r7, #12]
 8008086:	f000 f838 	bl	80080fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2208      	movs	r2, #8
 800808e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e029      	b.n	80080f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080ac:	d111      	bne.n	80080d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f000 f81e 	bl	80080fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80080ce:	2303      	movs	r3, #3
 80080d0:	e00f      	b.n	80080f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	69da      	ldr	r2, [r3, #28]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	4013      	ands	r3, r2
 80080dc:	68ba      	ldr	r2, [r7, #8]
 80080de:	429a      	cmp	r2, r3
 80080e0:	bf0c      	ite	eq
 80080e2:	2301      	moveq	r3, #1
 80080e4:	2300      	movne	r3, #0
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	79fb      	ldrb	r3, [r7, #7]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d0a0      	beq.n	8008032 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080f0:	2300      	movs	r3, #0
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b095      	sub	sp, #84	@ 0x54
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800810a:	e853 3f00 	ldrex	r3, [r3]
 800810e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008112:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	461a      	mov	r2, r3
 800811e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008120:	643b      	str	r3, [r7, #64]	@ 0x40
 8008122:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008124:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008126:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008128:	e841 2300 	strex	r3, r2, [r1]
 800812c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800812e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1e6      	bne.n	8008102 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	3308      	adds	r3, #8
 800813a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813c:	6a3b      	ldr	r3, [r7, #32]
 800813e:	e853 3f00 	ldrex	r3, [r3]
 8008142:	61fb      	str	r3, [r7, #28]
   return(result);
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	f023 0301 	bic.w	r3, r3, #1
 800814a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	3308      	adds	r3, #8
 8008152:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008154:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008156:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008158:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800815a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800815c:	e841 2300 	strex	r3, r2, [r1]
 8008160:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008164:	2b00      	cmp	r3, #0
 8008166:	d1e5      	bne.n	8008134 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800816c:	2b01      	cmp	r3, #1
 800816e:	d118      	bne.n	80081a2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	e853 3f00 	ldrex	r3, [r3]
 800817c:	60bb      	str	r3, [r7, #8]
   return(result);
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	f023 0310 	bic.w	r3, r3, #16
 8008184:	647b      	str	r3, [r7, #68]	@ 0x44
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	461a      	mov	r2, r3
 800818c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800818e:	61bb      	str	r3, [r7, #24]
 8008190:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008192:	6979      	ldr	r1, [r7, #20]
 8008194:	69ba      	ldr	r2, [r7, #24]
 8008196:	e841 2300 	strex	r3, r2, [r1]
 800819a:	613b      	str	r3, [r7, #16]
   return(result);
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1e6      	bne.n	8008170 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2220      	movs	r2, #32
 80081a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80081b6:	bf00      	nop
 80081b8:	3754      	adds	r7, #84	@ 0x54
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081c2:	b084      	sub	sp, #16
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b084      	sub	sp, #16
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	f107 001c 	add.w	r0, r7, #28
 80081d0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fa69 	bl	80086b8 <USB_CoreReset>
 80081e6:	4603      	mov	r3, r0
 80081e8:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80081ea:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d106      	bne.n	8008200 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081f6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80081fe:	e005      	b.n	800820c <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008204:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800820c:	7bfb      	ldrb	r3, [r7, #15]
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008218:	b004      	add	sp, #16
 800821a:	4770      	bx	lr

0800821c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800821c:	b480      	push	{r7}
 800821e:	b083      	sub	sp, #12
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	f023 0201 	bic.w	r2, r3, #1
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	370c      	adds	r7, #12
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr

0800823e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800823e:	b580      	push	{r7, lr}
 8008240:	b084      	sub	sp, #16
 8008242:	af00      	add	r7, sp, #0
 8008244:	6078      	str	r0, [r7, #4]
 8008246:	460b      	mov	r3, r1
 8008248:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800824a:	2300      	movs	r3, #0
 800824c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800825a:	78fb      	ldrb	r3, [r7, #3]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d115      	bne.n	800828c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800826c:	200a      	movs	r0, #10
 800826e:	f7f9 fbb9 	bl	80019e4 <HAL_Delay>
      ms += 10U;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	330a      	adds	r3, #10
 8008276:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 fa0f 	bl	800869c <USB_GetMode>
 800827e:	4603      	mov	r3, r0
 8008280:	2b01      	cmp	r3, #1
 8008282:	d01e      	beq.n	80082c2 <USB_SetCurrentMode+0x84>
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2bc7      	cmp	r3, #199	@ 0xc7
 8008288:	d9f0      	bls.n	800826c <USB_SetCurrentMode+0x2e>
 800828a:	e01a      	b.n	80082c2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800828c:	78fb      	ldrb	r3, [r7, #3]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d115      	bne.n	80082be <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800829e:	200a      	movs	r0, #10
 80082a0:	f7f9 fba0 	bl	80019e4 <HAL_Delay>
      ms += 10U;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	330a      	adds	r3, #10
 80082a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f9f6 	bl	800869c <USB_GetMode>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d005      	beq.n	80082c2 <USB_SetCurrentMode+0x84>
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80082ba:	d9f0      	bls.n	800829e <USB_SetCurrentMode+0x60>
 80082bc:	e001      	b.n	80082c2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	e005      	b.n	80082ce <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2bc8      	cmp	r3, #200	@ 0xc8
 80082c6:	d101      	bne.n	80082cc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e000      	b.n	80082ce <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
	...

080082d8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80082d8:	b084      	sub	sp, #16
 80082da:	b580      	push	{r7, lr}
 80082dc:	b086      	sub	sp, #24
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80082e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80082f2:	2300      	movs	r3, #0
 80082f4:	613b      	str	r3, [r7, #16]
 80082f6:	e009      	b.n	800830c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	3340      	adds	r3, #64	@ 0x40
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4413      	add	r3, r2
 8008302:	2200      	movs	r2, #0
 8008304:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	3301      	adds	r3, #1
 800830a:	613b      	str	r3, [r7, #16]
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	2b0e      	cmp	r3, #14
 8008310:	d9f2      	bls.n	80082f8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008312:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008316:	2b00      	cmp	r3, #0
 8008318:	d11c      	bne.n	8008354 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	68fa      	ldr	r2, [r7, #12]
 8008324:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008328:	f043 0302 	orr.w	r3, r3, #2
 800832c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008332:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	601a      	str	r2, [r3, #0]
 8008352:	e005      	b.n	8008360 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008358:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008366:	461a      	mov	r2, r3
 8008368:	2300      	movs	r3, #0
 800836a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800836c:	2103      	movs	r1, #3
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 f95a 	bl	8008628 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008374:	2110      	movs	r1, #16
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f8f6 	bl	8008568 <USB_FlushTxFifo>
 800837c:	4603      	mov	r3, r0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d001      	beq.n	8008386 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 f920 	bl	80085cc <USB_FlushRxFifo>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d001      	beq.n	8008396 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800839c:	461a      	mov	r2, r3
 800839e:	2300      	movs	r3, #0
 80083a0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083a8:	461a      	mov	r2, r3
 80083aa:	2300      	movs	r3, #0
 80083ac:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b4:	461a      	mov	r2, r3
 80083b6:	2300      	movs	r3, #0
 80083b8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083ba:	2300      	movs	r3, #0
 80083bc:	613b      	str	r3, [r7, #16]
 80083be:	e043      	b.n	8008448 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083d6:	d118      	bne.n	800840a <USB_DevInit+0x132>
    {
      if (i == 0U)
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10a      	bne.n	80083f4 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	015a      	lsls	r2, r3, #5
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	4413      	add	r3, r2
 80083e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083ea:	461a      	mov	r2, r3
 80083ec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80083f0:	6013      	str	r3, [r2, #0]
 80083f2:	e013      	b.n	800841c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	015a      	lsls	r2, r3, #5
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	4413      	add	r3, r2
 80083fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008400:	461a      	mov	r2, r3
 8008402:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008406:	6013      	str	r3, [r2, #0]
 8008408:	e008      	b.n	800841c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	015a      	lsls	r2, r3, #5
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	4413      	add	r3, r2
 8008412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008416:	461a      	mov	r2, r3
 8008418:	2300      	movs	r3, #0
 800841a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008428:	461a      	mov	r2, r3
 800842a:	2300      	movs	r3, #0
 800842c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	015a      	lsls	r2, r3, #5
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	4413      	add	r3, r2
 8008436:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800843a:	461a      	mov	r2, r3
 800843c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008440:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	3301      	adds	r3, #1
 8008446:	613b      	str	r3, [r7, #16]
 8008448:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800844c:	461a      	mov	r2, r3
 800844e:	693b      	ldr	r3, [r7, #16]
 8008450:	4293      	cmp	r3, r2
 8008452:	d3b5      	bcc.n	80083c0 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008454:	2300      	movs	r3, #0
 8008456:	613b      	str	r3, [r7, #16]
 8008458:	e043      	b.n	80084e2 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	4413      	add	r3, r2
 8008462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800846c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008470:	d118      	bne.n	80084a4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d10a      	bne.n	800848e <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	015a      	lsls	r2, r3, #5
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	4413      	add	r3, r2
 8008480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008484:	461a      	mov	r2, r3
 8008486:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800848a:	6013      	str	r3, [r2, #0]
 800848c:	e013      	b.n	80084b6 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	015a      	lsls	r2, r3, #5
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	4413      	add	r3, r2
 8008496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800849a:	461a      	mov	r2, r3
 800849c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80084a0:	6013      	str	r3, [r2, #0]
 80084a2:	e008      	b.n	80084b6 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	015a      	lsls	r2, r3, #5
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084b0:	461a      	mov	r2, r3
 80084b2:	2300      	movs	r3, #0
 80084b4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084c2:	461a      	mov	r2, r3
 80084c4:	2300      	movs	r3, #0
 80084c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084d4:	461a      	mov	r2, r3
 80084d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80084da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	3301      	adds	r3, #1
 80084e0:	613b      	str	r3, [r7, #16]
 80084e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80084e6:	461a      	mov	r2, r3
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d3b5      	bcc.n	800845a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	68fa      	ldr	r2, [r7, #12]
 80084f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008500:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800850e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	699b      	ldr	r3, [r3, #24]
 8008514:	f043 0210 	orr.w	r2, r3, #16
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	699a      	ldr	r2, [r3, #24]
 8008520:	4b10      	ldr	r3, [pc, #64]	@ (8008564 <USB_DevInit+0x28c>)
 8008522:	4313      	orrs	r3, r2
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008528:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800852c:	2b00      	cmp	r3, #0
 800852e:	d005      	beq.n	800853c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	699b      	ldr	r3, [r3, #24]
 8008534:	f043 0208 	orr.w	r2, r3, #8
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800853c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008540:	2b01      	cmp	r3, #1
 8008542:	d107      	bne.n	8008554 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	699b      	ldr	r3, [r3, #24]
 8008548:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800854c:	f043 0304 	orr.w	r3, r3, #4
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008554:	7dfb      	ldrb	r3, [r7, #23]
}
 8008556:	4618      	mov	r0, r3
 8008558:	3718      	adds	r7, #24
 800855a:	46bd      	mov	sp, r7
 800855c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008560:	b004      	add	sp, #16
 8008562:	4770      	bx	lr
 8008564:	803c3800 	.word	0x803c3800

08008568 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008572:	2300      	movs	r3, #0
 8008574:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	3301      	adds	r3, #1
 800857a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008582:	d901      	bls.n	8008588 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008584:	2303      	movs	r3, #3
 8008586:	e01b      	b.n	80085c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	2b00      	cmp	r3, #0
 800858e:	daf2      	bge.n	8008576 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008590:	2300      	movs	r3, #0
 8008592:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	019b      	lsls	r3, r3, #6
 8008598:	f043 0220 	orr.w	r2, r3, #32
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	3301      	adds	r3, #1
 80085a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085ac:	d901      	bls.n	80085b2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80085ae:	2303      	movs	r3, #3
 80085b0:	e006      	b.n	80085c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	f003 0320 	and.w	r3, r3, #32
 80085ba:	2b20      	cmp	r3, #32
 80085bc:	d0f0      	beq.n	80085a0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80085be:	2300      	movs	r3, #0
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3714      	adds	r7, #20
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr

080085cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80085d4:	2300      	movs	r3, #0
 80085d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	3301      	adds	r3, #1
 80085dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085e4:	d901      	bls.n	80085ea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80085e6:	2303      	movs	r3, #3
 80085e8:	e018      	b.n	800861c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	daf2      	bge.n	80085d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80085f2:	2300      	movs	r3, #0
 80085f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2210      	movs	r2, #16
 80085fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	3301      	adds	r3, #1
 8008600:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008608:	d901      	bls.n	800860e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e006      	b.n	800861c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	f003 0310 	and.w	r3, r3, #16
 8008616:	2b10      	cmp	r3, #16
 8008618:	d0f0      	beq.n	80085fc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800861a:	2300      	movs	r3, #0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3714      	adds	r7, #20
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr

08008628 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008628:	b480      	push	{r7}
 800862a:	b085      	sub	sp, #20
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
 8008630:	460b      	mov	r3, r1
 8008632:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800863e:	681a      	ldr	r2, [r3, #0]
 8008640:	78fb      	ldrb	r3, [r7, #3]
 8008642:	68f9      	ldr	r1, [r7, #12]
 8008644:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008648:	4313      	orrs	r3, r2
 800864a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	3714      	adds	r7, #20
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr

0800865a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800865a:	b480      	push	{r7}
 800865c:	b085      	sub	sp, #20
 800865e:	af00      	add	r7, sp, #0
 8008660:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68fa      	ldr	r2, [r7, #12]
 8008670:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008674:	f023 0303 	bic.w	r3, r3, #3
 8008678:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	68fa      	ldr	r2, [r7, #12]
 8008684:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008688:	f043 0302 	orr.w	r3, r3, #2
 800868c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3714      	adds	r7, #20
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	695b      	ldr	r3, [r3, #20]
 80086a8:	f003 0301 	and.w	r3, r3, #1
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3301      	adds	r3, #1
 80086c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086d0:	d901      	bls.n	80086d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80086d2:	2303      	movs	r3, #3
 80086d4:	e01b      	b.n	800870e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	691b      	ldr	r3, [r3, #16]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	daf2      	bge.n	80086c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80086de:	2300      	movs	r3, #0
 80086e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	f043 0201 	orr.w	r2, r3, #1
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	3301      	adds	r3, #1
 80086f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086fa:	d901      	bls.n	8008700 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e006      	b.n	800870e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	691b      	ldr	r3, [r3, #16]
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	2b01      	cmp	r3, #1
 800870a:	d0f0      	beq.n	80086ee <USB_CoreReset+0x36>

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <spi_send_bytes>:

// ---------------------------------------------------------------------------
// Transfert SPI bas niveau
// ---------------------------------------------------------------------------
int spi_send_bytes(mcp23s17_handle_t *h, const uint8_t *tx, uint8_t *rx, uint16_t len)
{
 800871a:	b590      	push	{r4, r7, lr}
 800871c:	b085      	sub	sp, #20
 800871e:	af00      	add	r7, sp, #0
 8008720:	60f8      	str	r0, [r7, #12]
 8008722:	60b9      	str	r1, [r7, #8]
 8008724:	607a      	str	r2, [r7, #4]
 8008726:	807b      	strh	r3, [r7, #2]
	if (!h || !h->spi_transmit || !h->cs_low || !h->cs_high) return 0;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00b      	beq.n	8008746 <spi_send_bytes+0x2c>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d007      	beq.n	8008746 <spi_send_bytes+0x2c>
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d003      	beq.n	8008746 <spi_send_bytes+0x2c>
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d101      	bne.n	800874a <spi_send_bytes+0x30>
 8008746:	2300      	movs	r3, #0
 8008748:	e014      	b.n	8008774 <spi_send_bytes+0x5a>

	h->cs_low(h->user_data);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	6852      	ldr	r2, [r2, #4]
 8008752:	4610      	mov	r0, r2
 8008754:	4798      	blx	r3
	h->spi_transmit(tx, rx, len, h->user_data);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	695c      	ldr	r4, [r3, #20]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	887a      	ldrh	r2, [r7, #2]
 8008760:	6879      	ldr	r1, [r7, #4]
 8008762:	68b8      	ldr	r0, [r7, #8]
 8008764:	47a0      	blx	r4
	h->cs_high(h->user_data);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	6852      	ldr	r2, [r2, #4]
 800876e:	4610      	mov	r0, r2
 8008770:	4798      	blx	r3
	return 1;
 8008772:	2301      	movs	r3, #1
}
 8008774:	4618      	mov	r0, r3
 8008776:	3714      	adds	r7, #20
 8008778:	46bd      	mov	sp, r7
 800877a:	bd90      	pop	{r4, r7, pc}

0800877c <spi_recv_bytes>:

int spi_recv_bytes(mcp23s17_handle_t *h, const uint8_t *tx, uint8_t *rx, uint16_t len)
{
 800877c:	b590      	push	{r4, r7, lr}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	607a      	str	r2, [r7, #4]
 8008788:	807b      	strh	r3, [r7, #2]
	if (!h || !h->spi_receive || !h->cs_low || !h->cs_high) return 0;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00b      	beq.n	80087a8 <spi_recv_bytes+0x2c>
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	691b      	ldr	r3, [r3, #16]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d007      	beq.n	80087a8 <spi_recv_bytes+0x2c>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d003      	beq.n	80087a8 <spi_recv_bytes+0x2c>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d101      	bne.n	80087ac <spi_recv_bytes+0x30>
 80087a8:	2300      	movs	r3, #0
 80087aa:	e014      	b.n	80087d6 <spi_recv_bytes+0x5a>

	h->cs_low(h->user_data);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	6852      	ldr	r2, [r2, #4]
 80087b4:	4610      	mov	r0, r2
 80087b6:	4798      	blx	r3
	h->spi_receive(tx, rx, len, h->user_data);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	691c      	ldr	r4, [r3, #16]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	887a      	ldrh	r2, [r7, #2]
 80087c2:	6879      	ldr	r1, [r7, #4]
 80087c4:	68b8      	ldr	r0, [r7, #8]
 80087c6:	47a0      	blx	r4
	h->cs_high(h->user_data);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	6852      	ldr	r2, [r2, #4]
 80087d0:	4610      	mov	r0, r2
 80087d2:	4798      	blx	r3
	return 1;
 80087d4:	2301      	movs	r3, #1
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3714      	adds	r7, #20
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd90      	pop	{r4, r7, pc}
	...

080087e0 <mcp23s17_init>:

// ---------------------------------------------------------------------------
// Init
// ---------------------------------------------------------------------------
int mcp23s17_init(mcp23s17_handle_t *h)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, RESET);
 80087e8:	2200      	movs	r2, #0
 80087ea:	2101      	movs	r1, #1
 80087ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80087f0:	f7f9 fe1e 	bl	8002430 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80087f4:	2001      	movs	r0, #1
 80087f6:	f7f9 f8f5 	bl	80019e4 <HAL_Delay>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 80087fa:	2201      	movs	r2, #1
 80087fc:	2180      	movs	r1, #128	@ 0x80
 80087fe:	4819      	ldr	r0, [pc, #100]	@ (8008864 <mcp23s17_init+0x84>)
 8008800:	f7f9 fe16 	bl	8002430 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8008804:	2001      	movs	r0, #1
 8008806:	f7f9 f8ed 	bl	80019e4 <HAL_Delay>
	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, SET);
 800880a:	2201      	movs	r2, #1
 800880c:	2101      	movs	r1, #1
 800880e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008812:	f7f9 fe0d 	bl	8002430 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8008816:	200a      	movs	r0, #10
 8008818:	f7f9 f8e4 	bl	80019e4 <HAL_Delay>

	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xFF);
 800881c:	22ff      	movs	r2, #255	@ 0xff
 800881e:	2112      	movs	r1, #18
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 f821 	bl	8008868 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0xFF);
 8008826:	22ff      	movs	r2, #255	@ 0xff
 8008828:	2113      	movs	r1, #19
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 f81c 	bl	8008868 <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRA, MCP23S17_MODE_OUTPUT);
 8008830:	2200      	movs	r2, #0
 8008832:	2100      	movs	r1, #0
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 f817 	bl	8008868 <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRB, MCP23S17_MODE_OUTPUT);
 800883a:	2200      	movs	r2, #0
 800883c:	2101      	movs	r1, #1
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f812 	bl	8008868 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xAA);
 8008844:	22aa      	movs	r2, #170	@ 0xaa
 8008846:	2112      	movs	r1, #18
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 f80d 	bl	8008868 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0x55);
 800884e:	2255      	movs	r2, #85	@ 0x55
 8008850:	2113      	movs	r1, #19
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f808 	bl	8008868 <mcp23s17_write_reg>


	return HAL_OK;
 8008858:	2300      	movs	r3, #0
}
 800885a:	4618      	mov	r0, r3
 800885c:	3708      	adds	r7, #8
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}
 8008862:	bf00      	nop
 8008864:	48000400 	.word	0x48000400

08008868 <mcp23s17_write_reg>:

// ---------------------------------------------------------------------------
// Registres
// ---------------------------------------------------------------------------
int mcp23s17_write_reg(mcp23s17_handle_t *h, uint8_t reg, uint8_t value)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b084      	sub	sp, #16
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	460b      	mov	r3, r1
 8008872:	70fb      	strb	r3, [r7, #3]
 8008874:	4613      	mov	r3, r2
 8008876:	70bb      	strb	r3, [r7, #2]
	//	if (!h) return 0;
	//	TAKE_MUTEX(h);

	uint8_t tx[3];
	tx[0]=  MCP23S17_WRITE;
 8008878:	2340      	movs	r3, #64	@ 0x40
 800887a:	723b      	strb	r3, [r7, #8]
	tx[1] = reg;
 800887c:	78fb      	ldrb	r3, [r7, #3]
 800887e:	727b      	strb	r3, [r7, #9]
	tx[2] = value;
 8008880:	78bb      	ldrb	r3, [r7, #2]
 8008882:	72bb      	strb	r3, [r7, #10]
	int ret = spi_send_bytes(h, tx, NULL, 3);
 8008884:	f107 0108 	add.w	r1, r7, #8
 8008888:	2303      	movs	r3, #3
 800888a:	2200      	movs	r2, #0
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f7ff ff44 	bl	800871a <spi_send_bytes>
 8008892:	60f8      	str	r0, [r7, #12]

	//	RELEASE_MUTEX(h);
	return ret;
 8008894:	68fb      	ldr	r3, [r7, #12]
}
 8008896:	4618      	mov	r0, r3
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}

0800889e <mcp23s17_read_reg>:

int mcp23s17_read_reg(mcp23s17_handle_t *h, uint8_t reg)
{
 800889e:	b580      	push	{r7, lr}
 80088a0:	b084      	sub	sp, #16
 80088a2:	af00      	add	r7, sp, #0
 80088a4:	6078      	str	r0, [r7, #4]
 80088a6:	460b      	mov	r3, r1
 80088a8:	70fb      	strb	r3, [r7, #3]
	uint8_t tx[3] = { MCP23S17_READ, reg, 0x00 };
 80088aa:	2341      	movs	r3, #65	@ 0x41
 80088ac:	733b      	strb	r3, [r7, #12]
 80088ae:	78fb      	ldrb	r3, [r7, #3]
 80088b0:	737b      	strb	r3, [r7, #13]
 80088b2:	2300      	movs	r3, #0
 80088b4:	73bb      	strb	r3, [r7, #14]
	uint8_t rx[3];
	spi_recv_bytes(h, tx, rx, 3);
 80088b6:	f107 0208 	add.w	r2, r7, #8
 80088ba:	f107 010c 	add.w	r1, r7, #12
 80088be:	2303      	movs	r3, #3
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7ff ff5b 	bl	800877c <spi_recv_bytes>

	return rx[3];
 80088c6:	7afb      	ldrb	r3, [r7, #11]
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3710      	adds	r7, #16
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <mcp23s17_SetAllOFF>:
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0x01);
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0x01);
}

void mcp23s17_SetAllOFF(mcp23s17_handle_t *h)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b082      	sub	sp, #8
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xFF);
 80088d8:	22ff      	movs	r2, #255	@ 0xff
 80088da:	2112      	movs	r1, #18
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f7ff ffc3 	bl	8008868 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0xFF);
 80088e2:	22ff      	movs	r2, #255	@ 0xff
 80088e4:	2113      	movs	r1, #19
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f7ff ffbe 	bl	8008868 <mcp23s17_write_reg>
}
 80088ec:	bf00      	nop
 80088ee:	3708      	adds	r7, #8
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <mcp23s17_SetLed>:

// Allume une LED (0 à 15)
void mcp23s17_SetLed(mcp23s17_handle_t *h, uint8_t ledIndex)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	460b      	mov	r3, r1
 80088fe:	70fb      	strb	r3, [r7, #3]
	if (ledIndex > 15) return;  // Sécurité
 8008900:	78fb      	ldrb	r3, [r7, #3]
 8008902:	2b0f      	cmp	r3, #15
 8008904:	d83b      	bhi.n	800897e <mcp23s17_SetLed+0x8a>

	uint8_t reg,currentValue;

	if (ledIndex < 8) {
 8008906:	78fb      	ldrb	r3, [r7, #3]
 8008908:	2b07      	cmp	r3, #7
 800890a:	d81a      	bhi.n	8008942 <mcp23s17_SetLed+0x4e>
		// GPIOA
		reg = MCP23S17_GPIOA;
 800890c:	2312      	movs	r3, #18
 800890e:	73fb      	strb	r3, [r7, #15]
		currentValue = mcp23s17_read_reg(h, MCP23S17_GPIOA);
 8008910:	2112      	movs	r1, #18
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f7ff ffc3 	bl	800889e <mcp23s17_read_reg>
 8008918:	4603      	mov	r3, r0
 800891a:	73bb      	strb	r3, [r7, #14]

		currentValue &= ~(1 << ledIndex);   // Mettre à 0.
 800891c:	78fb      	ldrb	r3, [r7, #3]
 800891e:	2201      	movs	r2, #1
 8008920:	fa02 f303 	lsl.w	r3, r2, r3
 8008924:	b25b      	sxtb	r3, r3
 8008926:	43db      	mvns	r3, r3
 8008928:	b25a      	sxtb	r2, r3
 800892a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800892e:	4013      	ands	r3, r2
 8008930:	b25b      	sxtb	r3, r3
 8008932:	73bb      	strb	r3, [r7, #14]

		mcp23s17_write_reg(h, reg, currentValue);
 8008934:	7bba      	ldrb	r2, [r7, #14]
 8008936:	7bfb      	ldrb	r3, [r7, #15]
 8008938:	4619      	mov	r1, r3
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f7ff ff94 	bl	8008868 <mcp23s17_write_reg>
 8008940:	e01e      	b.n	8008980 <mcp23s17_SetLed+0x8c>
	}
	else {
		// GPIOB
		reg = MCP23S17_GPIOB;
 8008942:	2313      	movs	r3, #19
 8008944:	73fb      	strb	r3, [r7, #15]
		ledIndex -= 8;  // Ramener à 0-7
 8008946:	78fb      	ldrb	r3, [r7, #3]
 8008948:	3b08      	subs	r3, #8
 800894a:	70fb      	strb	r3, [r7, #3]
		currentValue = mcp23s17_read_reg(h, MCP23S17_GPIOB);
 800894c:	2113      	movs	r1, #19
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f7ff ffa5 	bl	800889e <mcp23s17_read_reg>
 8008954:	4603      	mov	r3, r0
 8008956:	73bb      	strb	r3, [r7, #14]

		currentValue &= ~(1 << ledIndex);
 8008958:	78fb      	ldrb	r3, [r7, #3]
 800895a:	2201      	movs	r2, #1
 800895c:	fa02 f303 	lsl.w	r3, r2, r3
 8008960:	b25b      	sxtb	r3, r3
 8008962:	43db      	mvns	r3, r3
 8008964:	b25a      	sxtb	r2, r3
 8008966:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800896a:	4013      	ands	r3, r2
 800896c:	b25b      	sxtb	r3, r3
 800896e:	73bb      	strb	r3, [r7, #14]

		mcp23s17_write_reg(h, reg, currentValue);
 8008970:	7bba      	ldrb	r2, [r7, #14]
 8008972:	7bfb      	ldrb	r3, [r7, #15]
 8008974:	4619      	mov	r1, r3
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f7ff ff76 	bl	8008868 <mcp23s17_write_reg>
 800897c:	e000      	b.n	8008980 <mcp23s17_SetLed+0x8c>
	if (ledIndex > 15) return;  // Sécurité
 800897e:	bf00      	nop
	}
}
 8008980:	3710      	adds	r7, #16
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}

08008986 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008986:	b480      	push	{r7}
 8008988:	b085      	sub	sp, #20
 800898a:	af00      	add	r7, sp, #0
 800898c:	4603      	mov	r3, r0
 800898e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008990:	2300      	movs	r3, #0
 8008992:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008994:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008998:	2b84      	cmp	r3, #132	@ 0x84
 800899a:	d005      	beq.n	80089a8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800899c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	3303      	adds	r3, #3
 80089a6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80089a8:	68fb      	ldr	r3, [r7, #12]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3714      	adds	r7, #20
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80089ba:	f000 fbc1 	bl	8009140 <vTaskStartScheduler>
  
  return osOK;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80089c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089c6:	b089      	sub	sp, #36	@ 0x24
 80089c8:	af04      	add	r7, sp, #16
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	695b      	ldr	r3, [r3, #20]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d020      	beq.n	8008a18 <osThreadCreate+0x54>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	699b      	ldr	r3, [r3, #24]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d01c      	beq.n	8008a18 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	685c      	ldr	r4, [r3, #4]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	691e      	ldr	r6, [r3, #16]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80089f0:	4618      	mov	r0, r3
 80089f2:	f7ff ffc8 	bl	8008986 <makeFreeRtosPriority>
 80089f6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	695b      	ldr	r3, [r3, #20]
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008a00:	9202      	str	r2, [sp, #8]
 8008a02:	9301      	str	r3, [sp, #4]
 8008a04:	9100      	str	r1, [sp, #0]
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	4632      	mov	r2, r6
 8008a0a:	4629      	mov	r1, r5
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	f000 f9b1 	bl	8008d74 <xTaskCreateStatic>
 8008a12:	4603      	mov	r3, r0
 8008a14:	60fb      	str	r3, [r7, #12]
 8008a16:	e01c      	b.n	8008a52 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	685c      	ldr	r4, [r3, #4]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008a24:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f7ff ffaa 	bl	8008986 <makeFreeRtosPriority>
 8008a32:	4602      	mov	r2, r0
 8008a34:	f107 030c 	add.w	r3, r7, #12
 8008a38:	9301      	str	r3, [sp, #4]
 8008a3a:	9200      	str	r2, [sp, #0]
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	4632      	mov	r2, r6
 8008a40:	4629      	mov	r1, r5
 8008a42:	4620      	mov	r0, r4
 8008a44:	f000 f9f6 	bl	8008e34 <xTaskCreate>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d001      	beq.n	8008a52 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	e000      	b.n	8008a54 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008a52:	68fb      	ldr	r3, [r7, #12]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008a5c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d001      	beq.n	8008a72 <osDelay+0x16>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	e000      	b.n	8008a74 <osDelay+0x18>
 8008a72:	2301      	movs	r3, #1
 8008a74:	4618      	mov	r0, r3
 8008a76:	f000 fb2d 	bl	80090d4 <vTaskDelay>
  
  return osOK;
 8008a7a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3710      	adds	r7, #16
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f103 0208 	add.w	r2, r3, #8
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f103 0208 	add.w	r2, r3, #8
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f103 0208 	add.w	r2, r3, #8
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008ab8:	bf00      	nop
 8008aba:	370c      	adds	r7, #12
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b083      	sub	sp, #12
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008ad2:	bf00      	nop
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr

08008ade <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b085      	sub	sp, #20
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	689a      	ldr	r2, [r3, #8]
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	683a      	ldr	r2, [r7, #0]
 8008b02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	683a      	ldr	r2, [r7, #0]
 8008b08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	687a      	ldr	r2, [r7, #4]
 8008b0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	1c5a      	adds	r2, r3, #1
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	601a      	str	r2, [r3, #0]
}
 8008b1a:	bf00      	nop
 8008b1c:	3714      	adds	r7, #20
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b26:	b480      	push	{r7}
 8008b28:	b085      	sub	sp, #20
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
 8008b2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b3c:	d103      	bne.n	8008b46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	60fb      	str	r3, [r7, #12]
 8008b44:	e00c      	b.n	8008b60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	3308      	adds	r3, #8
 8008b4a:	60fb      	str	r3, [r7, #12]
 8008b4c:	e002      	b.n	8008b54 <vListInsert+0x2e>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	60fb      	str	r3, [r7, #12]
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68ba      	ldr	r2, [r7, #8]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d2f6      	bcs.n	8008b4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	685a      	ldr	r2, [r3, #4]
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	683a      	ldr	r2, [r7, #0]
 8008b6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	683a      	ldr	r2, [r7, #0]
 8008b7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	1c5a      	adds	r2, r3, #1
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	601a      	str	r2, [r3, #0]
}
 8008b8c:	bf00      	nop
 8008b8e:	3714      	adds	r7, #20
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b085      	sub	sp, #20
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	687a      	ldr	r2, [r7, #4]
 8008bac:	6892      	ldr	r2, [r2, #8]
 8008bae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	6852      	ldr	r2, [r2, #4]
 8008bb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	429a      	cmp	r2, r3
 8008bc2:	d103      	bne.n	8008bcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	689a      	ldr	r2, [r3, #8]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	1e5a      	subs	r2, r3, #1
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3714      	adds	r7, #20
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d10b      	bne.n	8008c18 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c04:	f383 8811 	msr	BASEPRI, r3
 8008c08:	f3bf 8f6f 	isb	sy
 8008c0c:	f3bf 8f4f 	dsb	sy
 8008c10:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008c12:	bf00      	nop
 8008c14:	bf00      	nop
 8008c16:	e7fd      	b.n	8008c14 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008c18:	f000 ff9e 	bl	8009b58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c24:	68f9      	ldr	r1, [r7, #12]
 8008c26:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008c28:	fb01 f303 	mul.w	r3, r1, r3
 8008c2c:	441a      	add	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2200      	movs	r2, #0
 8008c36:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681a      	ldr	r2, [r3, #0]
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c48:	3b01      	subs	r3, #1
 8008c4a:	68f9      	ldr	r1, [r7, #12]
 8008c4c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008c4e:	fb01 f303 	mul.w	r3, r1, r3
 8008c52:	441a      	add	r2, r3
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	22ff      	movs	r2, #255	@ 0xff
 8008c5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	22ff      	movs	r2, #255	@ 0xff
 8008c64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d114      	bne.n	8008c98 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	691b      	ldr	r3, [r3, #16]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d01a      	beq.n	8008cac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	3310      	adds	r3, #16
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f000 fc94 	bl	80095a8 <xTaskRemoveFromEventList>
 8008c80:	4603      	mov	r3, r0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d012      	beq.n	8008cac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008c86:	4b0d      	ldr	r3, [pc, #52]	@ (8008cbc <xQueueGenericReset+0xd0>)
 8008c88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c8c:	601a      	str	r2, [r3, #0]
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	f3bf 8f6f 	isb	sy
 8008c96:	e009      	b.n	8008cac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3310      	adds	r3, #16
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7ff fef1 	bl	8008a84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	3324      	adds	r3, #36	@ 0x24
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7ff feec 	bl	8008a84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008cac:	f000 ff86 	bl	8009bbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008cb0:	2301      	movs	r3, #1
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
 8008cba:	bf00      	nop
 8008cbc:	e000ed04 	.word	0xe000ed04

08008cc0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b08a      	sub	sp, #40	@ 0x28
 8008cc4:	af02      	add	r7, sp, #8
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	4613      	mov	r3, r2
 8008ccc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d10b      	bne.n	8008cec <xQueueGenericCreate+0x2c>
	__asm volatile
 8008cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd8:	f383 8811 	msr	BASEPRI, r3
 8008cdc:	f3bf 8f6f 	isb	sy
 8008ce0:	f3bf 8f4f 	dsb	sy
 8008ce4:	613b      	str	r3, [r7, #16]
}
 8008ce6:	bf00      	nop
 8008ce8:	bf00      	nop
 8008cea:	e7fd      	b.n	8008ce8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	fb02 f303 	mul.w	r3, r2, r3
 8008cf4:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	3348      	adds	r3, #72	@ 0x48
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f001 f80c 	bl	8009d18 <pvPortMalloc>
 8008d00:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008d02:	69bb      	ldr	r3, [r7, #24]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d011      	beq.n	8008d2c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	3348      	adds	r3, #72	@ 0x48
 8008d10:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	2200      	movs	r2, #0
 8008d16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008d1a:	79fa      	ldrb	r2, [r7, #7]
 8008d1c:	69bb      	ldr	r3, [r7, #24]
 8008d1e:	9300      	str	r3, [sp, #0]
 8008d20:	4613      	mov	r3, r2
 8008d22:	697a      	ldr	r2, [r7, #20]
 8008d24:	68b9      	ldr	r1, [r7, #8]
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	f000 f805 	bl	8008d36 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008d2c:	69bb      	ldr	r3, [r7, #24]
	}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3720      	adds	r7, #32
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008d36:	b580      	push	{r7, lr}
 8008d38:	b084      	sub	sp, #16
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	60f8      	str	r0, [r7, #12]
 8008d3e:	60b9      	str	r1, [r7, #8]
 8008d40:	607a      	str	r2, [r7, #4]
 8008d42:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d103      	bne.n	8008d52 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	69ba      	ldr	r2, [r7, #24]
 8008d4e:	601a      	str	r2, [r3, #0]
 8008d50:	e002      	b.n	8008d58 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	687a      	ldr	r2, [r7, #4]
 8008d56:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008d64:	2101      	movs	r1, #1
 8008d66:	69b8      	ldr	r0, [r7, #24]
 8008d68:	f7ff ff40 	bl	8008bec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008d6c:	bf00      	nop
 8008d6e:	3710      	adds	r7, #16
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b08e      	sub	sp, #56	@ 0x38
 8008d78:	af04      	add	r7, sp, #16
 8008d7a:	60f8      	str	r0, [r7, #12]
 8008d7c:	60b9      	str	r1, [r7, #8]
 8008d7e:	607a      	str	r2, [r7, #4]
 8008d80:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008d82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d10b      	bne.n	8008da0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8c:	f383 8811 	msr	BASEPRI, r3
 8008d90:	f3bf 8f6f 	isb	sy
 8008d94:	f3bf 8f4f 	dsb	sy
 8008d98:	623b      	str	r3, [r7, #32]
}
 8008d9a:	bf00      	nop
 8008d9c:	bf00      	nop
 8008d9e:	e7fd      	b.n	8008d9c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d10b      	bne.n	8008dbe <xTaskCreateStatic+0x4a>
	__asm volatile
 8008da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008daa:	f383 8811 	msr	BASEPRI, r3
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	f3bf 8f4f 	dsb	sy
 8008db6:	61fb      	str	r3, [r7, #28]
}
 8008db8:	bf00      	nop
 8008dba:	bf00      	nop
 8008dbc:	e7fd      	b.n	8008dba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008dbe:	23a0      	movs	r3, #160	@ 0xa0
 8008dc0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	2ba0      	cmp	r3, #160	@ 0xa0
 8008dc6:	d00b      	beq.n	8008de0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dcc:	f383 8811 	msr	BASEPRI, r3
 8008dd0:	f3bf 8f6f 	isb	sy
 8008dd4:	f3bf 8f4f 	dsb	sy
 8008dd8:	61bb      	str	r3, [r7, #24]
}
 8008dda:	bf00      	nop
 8008ddc:	bf00      	nop
 8008dde:	e7fd      	b.n	8008ddc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008de0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d01e      	beq.n	8008e26 <xTaskCreateStatic+0xb2>
 8008de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d01b      	beq.n	8008e26 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008df0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008df6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dfa:	2202      	movs	r2, #2
 8008dfc:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008e00:	2300      	movs	r3, #0
 8008e02:	9303      	str	r3, [sp, #12]
 8008e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e06:	9302      	str	r3, [sp, #8]
 8008e08:	f107 0314 	add.w	r3, r7, #20
 8008e0c:	9301      	str	r3, [sp, #4]
 8008e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	687a      	ldr	r2, [r7, #4]
 8008e16:	68b9      	ldr	r1, [r7, #8]
 8008e18:	68f8      	ldr	r0, [r7, #12]
 8008e1a:	f000 f851 	bl	8008ec0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e20:	f000 f8ee 	bl	8009000 <prvAddNewTaskToReadyList>
 8008e24:	e001      	b.n	8008e2a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008e26:	2300      	movs	r3, #0
 8008e28:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008e2a:	697b      	ldr	r3, [r7, #20]
	}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3728      	adds	r7, #40	@ 0x28
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b08c      	sub	sp, #48	@ 0x30
 8008e38:	af04      	add	r7, sp, #16
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	603b      	str	r3, [r7, #0]
 8008e40:	4613      	mov	r3, r2
 8008e42:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008e44:	88fb      	ldrh	r3, [r7, #6]
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f000 ff65 	bl	8009d18 <pvPortMalloc>
 8008e4e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d00e      	beq.n	8008e74 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008e56:	20a0      	movs	r0, #160	@ 0xa0
 8008e58:	f000 ff5e 	bl	8009d18 <pvPortMalloc>
 8008e5c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d003      	beq.n	8008e6c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	697a      	ldr	r2, [r7, #20]
 8008e68:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e6a:	e005      	b.n	8008e78 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e6c:	6978      	ldr	r0, [r7, #20]
 8008e6e:	f001 f821 	bl	8009eb4 <vPortFree>
 8008e72:	e001      	b.n	8008e78 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e74:	2300      	movs	r3, #0
 8008e76:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d017      	beq.n	8008eae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008e7e:	69fb      	ldr	r3, [r7, #28]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e86:	88fa      	ldrh	r2, [r7, #6]
 8008e88:	2300      	movs	r3, #0
 8008e8a:	9303      	str	r3, [sp, #12]
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	9302      	str	r3, [sp, #8]
 8008e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e92:	9301      	str	r3, [sp, #4]
 8008e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	68b9      	ldr	r1, [r7, #8]
 8008e9c:	68f8      	ldr	r0, [r7, #12]
 8008e9e:	f000 f80f 	bl	8008ec0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ea2:	69f8      	ldr	r0, [r7, #28]
 8008ea4:	f000 f8ac 	bl	8009000 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	61bb      	str	r3, [r7, #24]
 8008eac:	e002      	b.n	8008eb4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008eae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008eb2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008eb4:	69bb      	ldr	r3, [r7, #24]
	}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3720      	adds	r7, #32
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
	...

08008ec0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b088      	sub	sp, #32
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	607a      	str	r2, [r7, #4]
 8008ecc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	4413      	add	r3, r2
 8008ede:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	f023 0307 	bic.w	r3, r3, #7
 8008ee6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008ee8:	69bb      	ldr	r3, [r7, #24]
 8008eea:	f003 0307 	and.w	r3, r3, #7
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00b      	beq.n	8008f0a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef6:	f383 8811 	msr	BASEPRI, r3
 8008efa:	f3bf 8f6f 	isb	sy
 8008efe:	f3bf 8f4f 	dsb	sy
 8008f02:	617b      	str	r3, [r7, #20]
}
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop
 8008f08:	e7fd      	b.n	8008f06 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d01f      	beq.n	8008f50 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f10:	2300      	movs	r3, #0
 8008f12:	61fb      	str	r3, [r7, #28]
 8008f14:	e012      	b.n	8008f3c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008f16:	68ba      	ldr	r2, [r7, #8]
 8008f18:	69fb      	ldr	r3, [r7, #28]
 8008f1a:	4413      	add	r3, r2
 8008f1c:	7819      	ldrb	r1, [r3, #0]
 8008f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f20:	69fb      	ldr	r3, [r7, #28]
 8008f22:	4413      	add	r3, r2
 8008f24:	3334      	adds	r3, #52	@ 0x34
 8008f26:	460a      	mov	r2, r1
 8008f28:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	4413      	add	r3, r2
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d006      	beq.n	8008f44 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f36:	69fb      	ldr	r3, [r7, #28]
 8008f38:	3301      	adds	r3, #1
 8008f3a:	61fb      	str	r3, [r7, #28]
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	2b0f      	cmp	r3, #15
 8008f40:	d9e9      	bls.n	8008f16 <prvInitialiseNewTask+0x56>
 8008f42:	e000      	b.n	8008f46 <prvInitialiseNewTask+0x86>
			{
				break;
 8008f44:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008f4e:	e003      	b.n	8008f58 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f52:	2200      	movs	r2, #0
 8008f54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5a:	2b06      	cmp	r3, #6
 8008f5c:	d901      	bls.n	8008f62 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f5e:	2306      	movs	r3, #6
 8008f60:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f66:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f6c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f70:	2200      	movs	r2, #0
 8008f72:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f76:	3304      	adds	r3, #4
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f7ff fda3 	bl	8008ac4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f80:	3318      	adds	r3, #24
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7ff fd9e 	bl	8008ac4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f8c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f90:	f1c3 0207 	rsb	r2, r3, #7
 8008f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f96:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f9c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb0:	334c      	adds	r3, #76	@ 0x4c
 8008fb2:	224c      	movs	r2, #76	@ 0x4c
 8008fb4:	2100      	movs	r1, #0
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f001 ff24 	bl	800ae04 <memset>
 8008fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbe:	4a0d      	ldr	r2, [pc, #52]	@ (8008ff4 <prvInitialiseNewTask+0x134>)
 8008fc0:	651a      	str	r2, [r3, #80]	@ 0x50
 8008fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc4:	4a0c      	ldr	r2, [pc, #48]	@ (8008ff8 <prvInitialiseNewTask+0x138>)
 8008fc6:	655a      	str	r2, [r3, #84]	@ 0x54
 8008fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fca:	4a0c      	ldr	r2, [pc, #48]	@ (8008ffc <prvInitialiseNewTask+0x13c>)
 8008fcc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008fce:	683a      	ldr	r2, [r7, #0]
 8008fd0:	68f9      	ldr	r1, [r7, #12]
 8008fd2:	69b8      	ldr	r0, [r7, #24]
 8008fd4:	f000 fc8e 	bl	80098f4 <pxPortInitialiseStack>
 8008fd8:	4602      	mov	r2, r0
 8008fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fdc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d002      	beq.n	8008fea <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fe8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fea:	bf00      	nop
 8008fec:	3720      	adds	r7, #32
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bd80      	pop	{r7, pc}
 8008ff2:	bf00      	nop
 8008ff4:	20007e4c 	.word	0x20007e4c
 8008ff8:	20007eb4 	.word	0x20007eb4
 8008ffc:	20007f1c 	.word	0x20007f1c

08009000 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b082      	sub	sp, #8
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009008:	f000 fda6 	bl	8009b58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800900c:	4b2a      	ldr	r3, [pc, #168]	@ (80090b8 <prvAddNewTaskToReadyList+0xb8>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	3301      	adds	r3, #1
 8009012:	4a29      	ldr	r2, [pc, #164]	@ (80090b8 <prvAddNewTaskToReadyList+0xb8>)
 8009014:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009016:	4b29      	ldr	r3, [pc, #164]	@ (80090bc <prvAddNewTaskToReadyList+0xbc>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d109      	bne.n	8009032 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800901e:	4a27      	ldr	r2, [pc, #156]	@ (80090bc <prvAddNewTaskToReadyList+0xbc>)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009024:	4b24      	ldr	r3, [pc, #144]	@ (80090b8 <prvAddNewTaskToReadyList+0xb8>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d110      	bne.n	800904e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800902c:	f000 fb38 	bl	80096a0 <prvInitialiseTaskLists>
 8009030:	e00d      	b.n	800904e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009032:	4b23      	ldr	r3, [pc, #140]	@ (80090c0 <prvAddNewTaskToReadyList+0xc0>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d109      	bne.n	800904e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800903a:	4b20      	ldr	r3, [pc, #128]	@ (80090bc <prvAddNewTaskToReadyList+0xbc>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009044:	429a      	cmp	r2, r3
 8009046:	d802      	bhi.n	800904e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009048:	4a1c      	ldr	r2, [pc, #112]	@ (80090bc <prvAddNewTaskToReadyList+0xbc>)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800904e:	4b1d      	ldr	r3, [pc, #116]	@ (80090c4 <prvAddNewTaskToReadyList+0xc4>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	3301      	adds	r3, #1
 8009054:	4a1b      	ldr	r2, [pc, #108]	@ (80090c4 <prvAddNewTaskToReadyList+0xc4>)
 8009056:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905c:	2201      	movs	r2, #1
 800905e:	409a      	lsls	r2, r3
 8009060:	4b19      	ldr	r3, [pc, #100]	@ (80090c8 <prvAddNewTaskToReadyList+0xc8>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4313      	orrs	r3, r2
 8009066:	4a18      	ldr	r2, [pc, #96]	@ (80090c8 <prvAddNewTaskToReadyList+0xc8>)
 8009068:	6013      	str	r3, [r2, #0]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800906e:	4613      	mov	r3, r2
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	4413      	add	r3, r2
 8009074:	009b      	lsls	r3, r3, #2
 8009076:	4a15      	ldr	r2, [pc, #84]	@ (80090cc <prvAddNewTaskToReadyList+0xcc>)
 8009078:	441a      	add	r2, r3
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	3304      	adds	r3, #4
 800907e:	4619      	mov	r1, r3
 8009080:	4610      	mov	r0, r2
 8009082:	f7ff fd2c 	bl	8008ade <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009086:	f000 fd99 	bl	8009bbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800908a:	4b0d      	ldr	r3, [pc, #52]	@ (80090c0 <prvAddNewTaskToReadyList+0xc0>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d00e      	beq.n	80090b0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009092:	4b0a      	ldr	r3, [pc, #40]	@ (80090bc <prvAddNewTaskToReadyList+0xbc>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800909c:	429a      	cmp	r2, r3
 800909e:	d207      	bcs.n	80090b0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80090a0:	4b0b      	ldr	r3, [pc, #44]	@ (80090d0 <prvAddNewTaskToReadyList+0xd0>)
 80090a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090a6:	601a      	str	r2, [r3, #0]
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090b0:	bf00      	nop
 80090b2:	3708      	adds	r7, #8
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}
 80090b8:	20002fd8 	.word	0x20002fd8
 80090bc:	20002ed8 	.word	0x20002ed8
 80090c0:	20002fe4 	.word	0x20002fe4
 80090c4:	20002ff4 	.word	0x20002ff4
 80090c8:	20002fe0 	.word	0x20002fe0
 80090cc:	20002edc 	.word	0x20002edc
 80090d0:	e000ed04 	.word	0xe000ed04

080090d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80090dc:	2300      	movs	r3, #0
 80090de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d018      	beq.n	8009118 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80090e6:	4b14      	ldr	r3, [pc, #80]	@ (8009138 <vTaskDelay+0x64>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d00b      	beq.n	8009106 <vTaskDelay+0x32>
	__asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f2:	f383 8811 	msr	BASEPRI, r3
 80090f6:	f3bf 8f6f 	isb	sy
 80090fa:	f3bf 8f4f 	dsb	sy
 80090fe:	60bb      	str	r3, [r7, #8]
}
 8009100:	bf00      	nop
 8009102:	bf00      	nop
 8009104:	e7fd      	b.n	8009102 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009106:	f000 f885 	bl	8009214 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800910a:	2100      	movs	r1, #0
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 fb8b 	bl	8009828 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009112:	f000 f88d 	bl	8009230 <xTaskResumeAll>
 8009116:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d107      	bne.n	800912e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800911e:	4b07      	ldr	r3, [pc, #28]	@ (800913c <vTaskDelay+0x68>)
 8009120:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009124:	601a      	str	r2, [r3, #0]
 8009126:	f3bf 8f4f 	dsb	sy
 800912a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800912e:	bf00      	nop
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
 8009136:	bf00      	nop
 8009138:	20003000 	.word	0x20003000
 800913c:	e000ed04 	.word	0xe000ed04

08009140 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b08a      	sub	sp, #40	@ 0x28
 8009144:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009146:	2300      	movs	r3, #0
 8009148:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800914a:	2300      	movs	r3, #0
 800914c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800914e:	463a      	mov	r2, r7
 8009150:	1d39      	adds	r1, r7, #4
 8009152:	f107 0308 	add.w	r3, r7, #8
 8009156:	4618      	mov	r0, r3
 8009158:	f7f7 fbc8 	bl	80008ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800915c:	6839      	ldr	r1, [r7, #0]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	68ba      	ldr	r2, [r7, #8]
 8009162:	9202      	str	r2, [sp, #8]
 8009164:	9301      	str	r3, [sp, #4]
 8009166:	2300      	movs	r3, #0
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	2300      	movs	r3, #0
 800916c:	460a      	mov	r2, r1
 800916e:	4921      	ldr	r1, [pc, #132]	@ (80091f4 <vTaskStartScheduler+0xb4>)
 8009170:	4821      	ldr	r0, [pc, #132]	@ (80091f8 <vTaskStartScheduler+0xb8>)
 8009172:	f7ff fdff 	bl	8008d74 <xTaskCreateStatic>
 8009176:	4603      	mov	r3, r0
 8009178:	4a20      	ldr	r2, [pc, #128]	@ (80091fc <vTaskStartScheduler+0xbc>)
 800917a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800917c:	4b1f      	ldr	r3, [pc, #124]	@ (80091fc <vTaskStartScheduler+0xbc>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d002      	beq.n	800918a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009184:	2301      	movs	r3, #1
 8009186:	617b      	str	r3, [r7, #20]
 8009188:	e001      	b.n	800918e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800918a:	2300      	movs	r3, #0
 800918c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	2b01      	cmp	r3, #1
 8009192:	d11b      	bne.n	80091cc <vTaskStartScheduler+0x8c>
	__asm volatile
 8009194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009198:	f383 8811 	msr	BASEPRI, r3
 800919c:	f3bf 8f6f 	isb	sy
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	613b      	str	r3, [r7, #16]
}
 80091a6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091a8:	4b15      	ldr	r3, [pc, #84]	@ (8009200 <vTaskStartScheduler+0xc0>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	334c      	adds	r3, #76	@ 0x4c
 80091ae:	4a15      	ldr	r2, [pc, #84]	@ (8009204 <vTaskStartScheduler+0xc4>)
 80091b0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091b2:	4b15      	ldr	r3, [pc, #84]	@ (8009208 <vTaskStartScheduler+0xc8>)
 80091b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80091b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091ba:	4b14      	ldr	r3, [pc, #80]	@ (800920c <vTaskStartScheduler+0xcc>)
 80091bc:	2201      	movs	r2, #1
 80091be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80091c0:	4b13      	ldr	r3, [pc, #76]	@ (8009210 <vTaskStartScheduler+0xd0>)
 80091c2:	2200      	movs	r2, #0
 80091c4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80091c6:	f000 fc23 	bl	8009a10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80091ca:	e00f      	b.n	80091ec <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091d2:	d10b      	bne.n	80091ec <vTaskStartScheduler+0xac>
	__asm volatile
 80091d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d8:	f383 8811 	msr	BASEPRI, r3
 80091dc:	f3bf 8f6f 	isb	sy
 80091e0:	f3bf 8f4f 	dsb	sy
 80091e4:	60fb      	str	r3, [r7, #12]
}
 80091e6:	bf00      	nop
 80091e8:	bf00      	nop
 80091ea:	e7fd      	b.n	80091e8 <vTaskStartScheduler+0xa8>
}
 80091ec:	bf00      	nop
 80091ee:	3718      	adds	r7, #24
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	0800bdbc 	.word	0x0800bdbc
 80091f8:	08009671 	.word	0x08009671
 80091fc:	20002ffc 	.word	0x20002ffc
 8009200:	20002ed8 	.word	0x20002ed8
 8009204:	20000380 	.word	0x20000380
 8009208:	20002ff8 	.word	0x20002ff8
 800920c:	20002fe4 	.word	0x20002fe4
 8009210:	20002fdc 	.word	0x20002fdc

08009214 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009214:	b480      	push	{r7}
 8009216:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009218:	4b04      	ldr	r3, [pc, #16]	@ (800922c <vTaskSuspendAll+0x18>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	3301      	adds	r3, #1
 800921e:	4a03      	ldr	r2, [pc, #12]	@ (800922c <vTaskSuspendAll+0x18>)
 8009220:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009222:	bf00      	nop
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr
 800922c:	20003000 	.word	0x20003000

08009230 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b084      	sub	sp, #16
 8009234:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009236:	2300      	movs	r3, #0
 8009238:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800923a:	2300      	movs	r3, #0
 800923c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800923e:	4b42      	ldr	r3, [pc, #264]	@ (8009348 <xTaskResumeAll+0x118>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d10b      	bne.n	800925e <xTaskResumeAll+0x2e>
	__asm volatile
 8009246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924a:	f383 8811 	msr	BASEPRI, r3
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f3bf 8f4f 	dsb	sy
 8009256:	603b      	str	r3, [r7, #0]
}
 8009258:	bf00      	nop
 800925a:	bf00      	nop
 800925c:	e7fd      	b.n	800925a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800925e:	f000 fc7b 	bl	8009b58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009262:	4b39      	ldr	r3, [pc, #228]	@ (8009348 <xTaskResumeAll+0x118>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	3b01      	subs	r3, #1
 8009268:	4a37      	ldr	r2, [pc, #220]	@ (8009348 <xTaskResumeAll+0x118>)
 800926a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800926c:	4b36      	ldr	r3, [pc, #216]	@ (8009348 <xTaskResumeAll+0x118>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d161      	bne.n	8009338 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009274:	4b35      	ldr	r3, [pc, #212]	@ (800934c <xTaskResumeAll+0x11c>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d05d      	beq.n	8009338 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800927c:	e02e      	b.n	80092dc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800927e:	4b34      	ldr	r3, [pc, #208]	@ (8009350 <xTaskResumeAll+0x120>)
 8009280:	68db      	ldr	r3, [r3, #12]
 8009282:	68db      	ldr	r3, [r3, #12]
 8009284:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	3318      	adds	r3, #24
 800928a:	4618      	mov	r0, r3
 800928c:	f7ff fc84 	bl	8008b98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	3304      	adds	r3, #4
 8009294:	4618      	mov	r0, r3
 8009296:	f7ff fc7f 	bl	8008b98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800929e:	2201      	movs	r2, #1
 80092a0:	409a      	lsls	r2, r3
 80092a2:	4b2c      	ldr	r3, [pc, #176]	@ (8009354 <xTaskResumeAll+0x124>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4313      	orrs	r3, r2
 80092a8:	4a2a      	ldr	r2, [pc, #168]	@ (8009354 <xTaskResumeAll+0x124>)
 80092aa:	6013      	str	r3, [r2, #0]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092b0:	4613      	mov	r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	4413      	add	r3, r2
 80092b6:	009b      	lsls	r3, r3, #2
 80092b8:	4a27      	ldr	r2, [pc, #156]	@ (8009358 <xTaskResumeAll+0x128>)
 80092ba:	441a      	add	r2, r3
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	3304      	adds	r3, #4
 80092c0:	4619      	mov	r1, r3
 80092c2:	4610      	mov	r0, r2
 80092c4:	f7ff fc0b 	bl	8008ade <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092cc:	4b23      	ldr	r3, [pc, #140]	@ (800935c <xTaskResumeAll+0x12c>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d302      	bcc.n	80092dc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80092d6:	4b22      	ldr	r3, [pc, #136]	@ (8009360 <xTaskResumeAll+0x130>)
 80092d8:	2201      	movs	r2, #1
 80092da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092dc:	4b1c      	ldr	r3, [pc, #112]	@ (8009350 <xTaskResumeAll+0x120>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1cc      	bne.n	800927e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d001      	beq.n	80092ee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80092ea:	f000 fa7d 	bl	80097e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80092ee:	4b1d      	ldr	r3, [pc, #116]	@ (8009364 <xTaskResumeAll+0x134>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d010      	beq.n	800931c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80092fa:	f000 f837 	bl	800936c <xTaskIncrementTick>
 80092fe:	4603      	mov	r3, r0
 8009300:	2b00      	cmp	r3, #0
 8009302:	d002      	beq.n	800930a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009304:	4b16      	ldr	r3, [pc, #88]	@ (8009360 <xTaskResumeAll+0x130>)
 8009306:	2201      	movs	r2, #1
 8009308:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	3b01      	subs	r3, #1
 800930e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1f1      	bne.n	80092fa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009316:	4b13      	ldr	r3, [pc, #76]	@ (8009364 <xTaskResumeAll+0x134>)
 8009318:	2200      	movs	r2, #0
 800931a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800931c:	4b10      	ldr	r3, [pc, #64]	@ (8009360 <xTaskResumeAll+0x130>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d009      	beq.n	8009338 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009324:	2301      	movs	r3, #1
 8009326:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009328:	4b0f      	ldr	r3, [pc, #60]	@ (8009368 <xTaskResumeAll+0x138>)
 800932a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800932e:	601a      	str	r2, [r3, #0]
 8009330:	f3bf 8f4f 	dsb	sy
 8009334:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009338:	f000 fc40 	bl	8009bbc <vPortExitCritical>

	return xAlreadyYielded;
 800933c:	68bb      	ldr	r3, [r7, #8]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	20003000 	.word	0x20003000
 800934c:	20002fd8 	.word	0x20002fd8
 8009350:	20002f98 	.word	0x20002f98
 8009354:	20002fe0 	.word	0x20002fe0
 8009358:	20002edc 	.word	0x20002edc
 800935c:	20002ed8 	.word	0x20002ed8
 8009360:	20002fec 	.word	0x20002fec
 8009364:	20002fe8 	.word	0x20002fe8
 8009368:	e000ed04 	.word	0xe000ed04

0800936c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b086      	sub	sp, #24
 8009370:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009372:	2300      	movs	r3, #0
 8009374:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009376:	4b4f      	ldr	r3, [pc, #316]	@ (80094b4 <xTaskIncrementTick+0x148>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	f040 808f 	bne.w	800949e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009380:	4b4d      	ldr	r3, [pc, #308]	@ (80094b8 <xTaskIncrementTick+0x14c>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	3301      	adds	r3, #1
 8009386:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009388:	4a4b      	ldr	r2, [pc, #300]	@ (80094b8 <xTaskIncrementTick+0x14c>)
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d121      	bne.n	80093d8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009394:	4b49      	ldr	r3, [pc, #292]	@ (80094bc <xTaskIncrementTick+0x150>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00b      	beq.n	80093b6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800939e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a2:	f383 8811 	msr	BASEPRI, r3
 80093a6:	f3bf 8f6f 	isb	sy
 80093aa:	f3bf 8f4f 	dsb	sy
 80093ae:	603b      	str	r3, [r7, #0]
}
 80093b0:	bf00      	nop
 80093b2:	bf00      	nop
 80093b4:	e7fd      	b.n	80093b2 <xTaskIncrementTick+0x46>
 80093b6:	4b41      	ldr	r3, [pc, #260]	@ (80094bc <xTaskIncrementTick+0x150>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60fb      	str	r3, [r7, #12]
 80093bc:	4b40      	ldr	r3, [pc, #256]	@ (80094c0 <xTaskIncrementTick+0x154>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a3e      	ldr	r2, [pc, #248]	@ (80094bc <xTaskIncrementTick+0x150>)
 80093c2:	6013      	str	r3, [r2, #0]
 80093c4:	4a3e      	ldr	r2, [pc, #248]	@ (80094c0 <xTaskIncrementTick+0x154>)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	6013      	str	r3, [r2, #0]
 80093ca:	4b3e      	ldr	r3, [pc, #248]	@ (80094c4 <xTaskIncrementTick+0x158>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3301      	adds	r3, #1
 80093d0:	4a3c      	ldr	r2, [pc, #240]	@ (80094c4 <xTaskIncrementTick+0x158>)
 80093d2:	6013      	str	r3, [r2, #0]
 80093d4:	f000 fa08 	bl	80097e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80093d8:	4b3b      	ldr	r3, [pc, #236]	@ (80094c8 <xTaskIncrementTick+0x15c>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	693a      	ldr	r2, [r7, #16]
 80093de:	429a      	cmp	r2, r3
 80093e0:	d348      	bcc.n	8009474 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093e2:	4b36      	ldr	r3, [pc, #216]	@ (80094bc <xTaskIncrementTick+0x150>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d104      	bne.n	80093f6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093ec:	4b36      	ldr	r3, [pc, #216]	@ (80094c8 <xTaskIncrementTick+0x15c>)
 80093ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093f2:	601a      	str	r2, [r3, #0]
					break;
 80093f4:	e03e      	b.n	8009474 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093f6:	4b31      	ldr	r3, [pc, #196]	@ (80094bc <xTaskIncrementTick+0x150>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68db      	ldr	r3, [r3, #12]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009406:	693a      	ldr	r2, [r7, #16]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	429a      	cmp	r2, r3
 800940c:	d203      	bcs.n	8009416 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800940e:	4a2e      	ldr	r2, [pc, #184]	@ (80094c8 <xTaskIncrementTick+0x15c>)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009414:	e02e      	b.n	8009474 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	3304      	adds	r3, #4
 800941a:	4618      	mov	r0, r3
 800941c:	f7ff fbbc 	bl	8008b98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009424:	2b00      	cmp	r3, #0
 8009426:	d004      	beq.n	8009432 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	3318      	adds	r3, #24
 800942c:	4618      	mov	r0, r3
 800942e:	f7ff fbb3 	bl	8008b98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009436:	2201      	movs	r2, #1
 8009438:	409a      	lsls	r2, r3
 800943a:	4b24      	ldr	r3, [pc, #144]	@ (80094cc <xTaskIncrementTick+0x160>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4313      	orrs	r3, r2
 8009440:	4a22      	ldr	r2, [pc, #136]	@ (80094cc <xTaskIncrementTick+0x160>)
 8009442:	6013      	str	r3, [r2, #0]
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009448:	4613      	mov	r3, r2
 800944a:	009b      	lsls	r3, r3, #2
 800944c:	4413      	add	r3, r2
 800944e:	009b      	lsls	r3, r3, #2
 8009450:	4a1f      	ldr	r2, [pc, #124]	@ (80094d0 <xTaskIncrementTick+0x164>)
 8009452:	441a      	add	r2, r3
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	3304      	adds	r3, #4
 8009458:	4619      	mov	r1, r3
 800945a:	4610      	mov	r0, r2
 800945c:	f7ff fb3f 	bl	8008ade <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009464:	4b1b      	ldr	r3, [pc, #108]	@ (80094d4 <xTaskIncrementTick+0x168>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800946a:	429a      	cmp	r2, r3
 800946c:	d3b9      	bcc.n	80093e2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800946e:	2301      	movs	r3, #1
 8009470:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009472:	e7b6      	b.n	80093e2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009474:	4b17      	ldr	r3, [pc, #92]	@ (80094d4 <xTaskIncrementTick+0x168>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800947a:	4915      	ldr	r1, [pc, #84]	@ (80094d0 <xTaskIncrementTick+0x164>)
 800947c:	4613      	mov	r3, r2
 800947e:	009b      	lsls	r3, r3, #2
 8009480:	4413      	add	r3, r2
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	440b      	add	r3, r1
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2b01      	cmp	r3, #1
 800948a:	d901      	bls.n	8009490 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800948c:	2301      	movs	r3, #1
 800948e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009490:	4b11      	ldr	r3, [pc, #68]	@ (80094d8 <xTaskIncrementTick+0x16c>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d007      	beq.n	80094a8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009498:	2301      	movs	r3, #1
 800949a:	617b      	str	r3, [r7, #20]
 800949c:	e004      	b.n	80094a8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800949e:	4b0f      	ldr	r3, [pc, #60]	@ (80094dc <xTaskIncrementTick+0x170>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	3301      	adds	r3, #1
 80094a4:	4a0d      	ldr	r2, [pc, #52]	@ (80094dc <xTaskIncrementTick+0x170>)
 80094a6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80094a8:	697b      	ldr	r3, [r7, #20]
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3718      	adds	r7, #24
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	20003000 	.word	0x20003000
 80094b8:	20002fdc 	.word	0x20002fdc
 80094bc:	20002f90 	.word	0x20002f90
 80094c0:	20002f94 	.word	0x20002f94
 80094c4:	20002ff0 	.word	0x20002ff0
 80094c8:	20002ff8 	.word	0x20002ff8
 80094cc:	20002fe0 	.word	0x20002fe0
 80094d0:	20002edc 	.word	0x20002edc
 80094d4:	20002ed8 	.word	0x20002ed8
 80094d8:	20002fec 	.word	0x20002fec
 80094dc:	20002fe8 	.word	0x20002fe8

080094e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80094e0:	b480      	push	{r7}
 80094e2:	b087      	sub	sp, #28
 80094e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80094e6:	4b2a      	ldr	r3, [pc, #168]	@ (8009590 <vTaskSwitchContext+0xb0>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d003      	beq.n	80094f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80094ee:	4b29      	ldr	r3, [pc, #164]	@ (8009594 <vTaskSwitchContext+0xb4>)
 80094f0:	2201      	movs	r2, #1
 80094f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80094f4:	e045      	b.n	8009582 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80094f6:	4b27      	ldr	r3, [pc, #156]	@ (8009594 <vTaskSwitchContext+0xb4>)
 80094f8:	2200      	movs	r2, #0
 80094fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094fc:	4b26      	ldr	r3, [pc, #152]	@ (8009598 <vTaskSwitchContext+0xb8>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	fab3 f383 	clz	r3, r3
 8009508:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800950a:	7afb      	ldrb	r3, [r7, #11]
 800950c:	f1c3 031f 	rsb	r3, r3, #31
 8009510:	617b      	str	r3, [r7, #20]
 8009512:	4922      	ldr	r1, [pc, #136]	@ (800959c <vTaskSwitchContext+0xbc>)
 8009514:	697a      	ldr	r2, [r7, #20]
 8009516:	4613      	mov	r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	4413      	add	r3, r2
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	440b      	add	r3, r1
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10b      	bne.n	800953e <vTaskSwitchContext+0x5e>
	__asm volatile
 8009526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952a:	f383 8811 	msr	BASEPRI, r3
 800952e:	f3bf 8f6f 	isb	sy
 8009532:	f3bf 8f4f 	dsb	sy
 8009536:	607b      	str	r3, [r7, #4]
}
 8009538:	bf00      	nop
 800953a:	bf00      	nop
 800953c:	e7fd      	b.n	800953a <vTaskSwitchContext+0x5a>
 800953e:	697a      	ldr	r2, [r7, #20]
 8009540:	4613      	mov	r3, r2
 8009542:	009b      	lsls	r3, r3, #2
 8009544:	4413      	add	r3, r2
 8009546:	009b      	lsls	r3, r3, #2
 8009548:	4a14      	ldr	r2, [pc, #80]	@ (800959c <vTaskSwitchContext+0xbc>)
 800954a:	4413      	add	r3, r2
 800954c:	613b      	str	r3, [r7, #16]
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	685a      	ldr	r2, [r3, #4]
 8009554:	693b      	ldr	r3, [r7, #16]
 8009556:	605a      	str	r2, [r3, #4]
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	685a      	ldr	r2, [r3, #4]
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	3308      	adds	r3, #8
 8009560:	429a      	cmp	r2, r3
 8009562:	d104      	bne.n	800956e <vTaskSwitchContext+0x8e>
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	685a      	ldr	r2, [r3, #4]
 800956a:	693b      	ldr	r3, [r7, #16]
 800956c:	605a      	str	r2, [r3, #4]
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	685b      	ldr	r3, [r3, #4]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	4a0a      	ldr	r2, [pc, #40]	@ (80095a0 <vTaskSwitchContext+0xc0>)
 8009576:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009578:	4b09      	ldr	r3, [pc, #36]	@ (80095a0 <vTaskSwitchContext+0xc0>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	334c      	adds	r3, #76	@ 0x4c
 800957e:	4a09      	ldr	r2, [pc, #36]	@ (80095a4 <vTaskSwitchContext+0xc4>)
 8009580:	6013      	str	r3, [r2, #0]
}
 8009582:	bf00      	nop
 8009584:	371c      	adds	r7, #28
 8009586:	46bd      	mov	sp, r7
 8009588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958c:	4770      	bx	lr
 800958e:	bf00      	nop
 8009590:	20003000 	.word	0x20003000
 8009594:	20002fec 	.word	0x20002fec
 8009598:	20002fe0 	.word	0x20002fe0
 800959c:	20002edc 	.word	0x20002edc
 80095a0:	20002ed8 	.word	0x20002ed8
 80095a4:	20000380 	.word	0x20000380

080095a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b086      	sub	sp, #24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	68db      	ldr	r3, [r3, #12]
 80095b4:	68db      	ldr	r3, [r3, #12]
 80095b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d10b      	bne.n	80095d6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80095be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c2:	f383 8811 	msr	BASEPRI, r3
 80095c6:	f3bf 8f6f 	isb	sy
 80095ca:	f3bf 8f4f 	dsb	sy
 80095ce:	60fb      	str	r3, [r7, #12]
}
 80095d0:	bf00      	nop
 80095d2:	bf00      	nop
 80095d4:	e7fd      	b.n	80095d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	3318      	adds	r3, #24
 80095da:	4618      	mov	r0, r3
 80095dc:	f7ff fadc 	bl	8008b98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095e0:	4b1d      	ldr	r3, [pc, #116]	@ (8009658 <xTaskRemoveFromEventList+0xb0>)
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d11c      	bne.n	8009622 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	3304      	adds	r3, #4
 80095ec:	4618      	mov	r0, r3
 80095ee:	f7ff fad3 	bl	8008b98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80095f2:	693b      	ldr	r3, [r7, #16]
 80095f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f6:	2201      	movs	r2, #1
 80095f8:	409a      	lsls	r2, r3
 80095fa:	4b18      	ldr	r3, [pc, #96]	@ (800965c <xTaskRemoveFromEventList+0xb4>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4313      	orrs	r3, r2
 8009600:	4a16      	ldr	r2, [pc, #88]	@ (800965c <xTaskRemoveFromEventList+0xb4>)
 8009602:	6013      	str	r3, [r2, #0]
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009608:	4613      	mov	r3, r2
 800960a:	009b      	lsls	r3, r3, #2
 800960c:	4413      	add	r3, r2
 800960e:	009b      	lsls	r3, r3, #2
 8009610:	4a13      	ldr	r2, [pc, #76]	@ (8009660 <xTaskRemoveFromEventList+0xb8>)
 8009612:	441a      	add	r2, r3
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	3304      	adds	r3, #4
 8009618:	4619      	mov	r1, r3
 800961a:	4610      	mov	r0, r2
 800961c:	f7ff fa5f 	bl	8008ade <vListInsertEnd>
 8009620:	e005      	b.n	800962e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	3318      	adds	r3, #24
 8009626:	4619      	mov	r1, r3
 8009628:	480e      	ldr	r0, [pc, #56]	@ (8009664 <xTaskRemoveFromEventList+0xbc>)
 800962a:	f7ff fa58 	bl	8008ade <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009632:	4b0d      	ldr	r3, [pc, #52]	@ (8009668 <xTaskRemoveFromEventList+0xc0>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009638:	429a      	cmp	r2, r3
 800963a:	d905      	bls.n	8009648 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800963c:	2301      	movs	r3, #1
 800963e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009640:	4b0a      	ldr	r3, [pc, #40]	@ (800966c <xTaskRemoveFromEventList+0xc4>)
 8009642:	2201      	movs	r2, #1
 8009644:	601a      	str	r2, [r3, #0]
 8009646:	e001      	b.n	800964c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009648:	2300      	movs	r3, #0
 800964a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800964c:	697b      	ldr	r3, [r7, #20]
}
 800964e:	4618      	mov	r0, r3
 8009650:	3718      	adds	r7, #24
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}
 8009656:	bf00      	nop
 8009658:	20003000 	.word	0x20003000
 800965c:	20002fe0 	.word	0x20002fe0
 8009660:	20002edc 	.word	0x20002edc
 8009664:	20002f98 	.word	0x20002f98
 8009668:	20002ed8 	.word	0x20002ed8
 800966c:	20002fec 	.word	0x20002fec

08009670 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b082      	sub	sp, #8
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009678:	f000 f852 	bl	8009720 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800967c:	4b06      	ldr	r3, [pc, #24]	@ (8009698 <prvIdleTask+0x28>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d9f9      	bls.n	8009678 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009684:	4b05      	ldr	r3, [pc, #20]	@ (800969c <prvIdleTask+0x2c>)
 8009686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800968a:	601a      	str	r2, [r3, #0]
 800968c:	f3bf 8f4f 	dsb	sy
 8009690:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009694:	e7f0      	b.n	8009678 <prvIdleTask+0x8>
 8009696:	bf00      	nop
 8009698:	20002edc 	.word	0x20002edc
 800969c:	e000ed04 	.word	0xe000ed04

080096a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b082      	sub	sp, #8
 80096a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096a6:	2300      	movs	r3, #0
 80096a8:	607b      	str	r3, [r7, #4]
 80096aa:	e00c      	b.n	80096c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	4613      	mov	r3, r2
 80096b0:	009b      	lsls	r3, r3, #2
 80096b2:	4413      	add	r3, r2
 80096b4:	009b      	lsls	r3, r3, #2
 80096b6:	4a12      	ldr	r2, [pc, #72]	@ (8009700 <prvInitialiseTaskLists+0x60>)
 80096b8:	4413      	add	r3, r2
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7ff f9e2 	bl	8008a84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	3301      	adds	r3, #1
 80096c4:	607b      	str	r3, [r7, #4]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2b06      	cmp	r3, #6
 80096ca:	d9ef      	bls.n	80096ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80096cc:	480d      	ldr	r0, [pc, #52]	@ (8009704 <prvInitialiseTaskLists+0x64>)
 80096ce:	f7ff f9d9 	bl	8008a84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80096d2:	480d      	ldr	r0, [pc, #52]	@ (8009708 <prvInitialiseTaskLists+0x68>)
 80096d4:	f7ff f9d6 	bl	8008a84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80096d8:	480c      	ldr	r0, [pc, #48]	@ (800970c <prvInitialiseTaskLists+0x6c>)
 80096da:	f7ff f9d3 	bl	8008a84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80096de:	480c      	ldr	r0, [pc, #48]	@ (8009710 <prvInitialiseTaskLists+0x70>)
 80096e0:	f7ff f9d0 	bl	8008a84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80096e4:	480b      	ldr	r0, [pc, #44]	@ (8009714 <prvInitialiseTaskLists+0x74>)
 80096e6:	f7ff f9cd 	bl	8008a84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80096ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009718 <prvInitialiseTaskLists+0x78>)
 80096ec:	4a05      	ldr	r2, [pc, #20]	@ (8009704 <prvInitialiseTaskLists+0x64>)
 80096ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80096f0:	4b0a      	ldr	r3, [pc, #40]	@ (800971c <prvInitialiseTaskLists+0x7c>)
 80096f2:	4a05      	ldr	r2, [pc, #20]	@ (8009708 <prvInitialiseTaskLists+0x68>)
 80096f4:	601a      	str	r2, [r3, #0]
}
 80096f6:	bf00      	nop
 80096f8:	3708      	adds	r7, #8
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	20002edc 	.word	0x20002edc
 8009704:	20002f68 	.word	0x20002f68
 8009708:	20002f7c 	.word	0x20002f7c
 800970c:	20002f98 	.word	0x20002f98
 8009710:	20002fac 	.word	0x20002fac
 8009714:	20002fc4 	.word	0x20002fc4
 8009718:	20002f90 	.word	0x20002f90
 800971c:	20002f94 	.word	0x20002f94

08009720 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009726:	e019      	b.n	800975c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009728:	f000 fa16 	bl	8009b58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800972c:	4b10      	ldr	r3, [pc, #64]	@ (8009770 <prvCheckTasksWaitingTermination+0x50>)
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	68db      	ldr	r3, [r3, #12]
 8009732:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	3304      	adds	r3, #4
 8009738:	4618      	mov	r0, r3
 800973a:	f7ff fa2d 	bl	8008b98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800973e:	4b0d      	ldr	r3, [pc, #52]	@ (8009774 <prvCheckTasksWaitingTermination+0x54>)
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	3b01      	subs	r3, #1
 8009744:	4a0b      	ldr	r2, [pc, #44]	@ (8009774 <prvCheckTasksWaitingTermination+0x54>)
 8009746:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009748:	4b0b      	ldr	r3, [pc, #44]	@ (8009778 <prvCheckTasksWaitingTermination+0x58>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	3b01      	subs	r3, #1
 800974e:	4a0a      	ldr	r2, [pc, #40]	@ (8009778 <prvCheckTasksWaitingTermination+0x58>)
 8009750:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009752:	f000 fa33 	bl	8009bbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 f810 	bl	800977c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800975c:	4b06      	ldr	r3, [pc, #24]	@ (8009778 <prvCheckTasksWaitingTermination+0x58>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d1e1      	bne.n	8009728 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009764:	bf00      	nop
 8009766:	bf00      	nop
 8009768:	3708      	adds	r7, #8
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	20002fac 	.word	0x20002fac
 8009774:	20002fd8 	.word	0x20002fd8
 8009778:	20002fc0 	.word	0x20002fc0

0800977c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	334c      	adds	r3, #76	@ 0x4c
 8009788:	4618      	mov	r0, r3
 800978a:	f001 fb53 	bl	800ae34 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009794:	2b00      	cmp	r3, #0
 8009796:	d108      	bne.n	80097aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800979c:	4618      	mov	r0, r3
 800979e:	f000 fb89 	bl	8009eb4 <vPortFree>
				vPortFree( pxTCB );
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 fb86 	bl	8009eb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80097a8:	e019      	b.n	80097de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d103      	bne.n	80097bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 fb7d 	bl	8009eb4 <vPortFree>
	}
 80097ba:	e010      	b.n	80097de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80097c2:	2b02      	cmp	r3, #2
 80097c4:	d00b      	beq.n	80097de <prvDeleteTCB+0x62>
	__asm volatile
 80097c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	60fb      	str	r3, [r7, #12]
}
 80097d8:	bf00      	nop
 80097da:	bf00      	nop
 80097dc:	e7fd      	b.n	80097da <prvDeleteTCB+0x5e>
	}
 80097de:	bf00      	nop
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
	...

080097e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80097e8:	b480      	push	{r7}
 80097ea:	b083      	sub	sp, #12
 80097ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009820 <prvResetNextTaskUnblockTime+0x38>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d104      	bne.n	8009802 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80097f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009824 <prvResetNextTaskUnblockTime+0x3c>)
 80097fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009800:	e008      	b.n	8009814 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009802:	4b07      	ldr	r3, [pc, #28]	@ (8009820 <prvResetNextTaskUnblockTime+0x38>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	685b      	ldr	r3, [r3, #4]
 8009810:	4a04      	ldr	r2, [pc, #16]	@ (8009824 <prvResetNextTaskUnblockTime+0x3c>)
 8009812:	6013      	str	r3, [r2, #0]
}
 8009814:	bf00      	nop
 8009816:	370c      	adds	r7, #12
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr
 8009820:	20002f90 	.word	0x20002f90
 8009824:	20002ff8 	.word	0x20002ff8

08009828 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009832:	4b29      	ldr	r3, [pc, #164]	@ (80098d8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009838:	4b28      	ldr	r3, [pc, #160]	@ (80098dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	3304      	adds	r3, #4
 800983e:	4618      	mov	r0, r3
 8009840:	f7ff f9aa 	bl	8008b98 <uxListRemove>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10b      	bne.n	8009862 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800984a:	4b24      	ldr	r3, [pc, #144]	@ (80098dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009850:	2201      	movs	r2, #1
 8009852:	fa02 f303 	lsl.w	r3, r2, r3
 8009856:	43da      	mvns	r2, r3
 8009858:	4b21      	ldr	r3, [pc, #132]	@ (80098e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4013      	ands	r3, r2
 800985e:	4a20      	ldr	r2, [pc, #128]	@ (80098e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009860:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009868:	d10a      	bne.n	8009880 <prvAddCurrentTaskToDelayedList+0x58>
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d007      	beq.n	8009880 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009870:	4b1a      	ldr	r3, [pc, #104]	@ (80098dc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	3304      	adds	r3, #4
 8009876:	4619      	mov	r1, r3
 8009878:	481a      	ldr	r0, [pc, #104]	@ (80098e4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800987a:	f7ff f930 	bl	8008ade <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800987e:	e026      	b.n	80098ce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4413      	add	r3, r2
 8009886:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009888:	4b14      	ldr	r3, [pc, #80]	@ (80098dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	68ba      	ldr	r2, [r7, #8]
 800988e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009890:	68ba      	ldr	r2, [r7, #8]
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	429a      	cmp	r2, r3
 8009896:	d209      	bcs.n	80098ac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009898:	4b13      	ldr	r3, [pc, #76]	@ (80098e8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	4b0f      	ldr	r3, [pc, #60]	@ (80098dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	3304      	adds	r3, #4
 80098a2:	4619      	mov	r1, r3
 80098a4:	4610      	mov	r0, r2
 80098a6:	f7ff f93e 	bl	8008b26 <vListInsert>
}
 80098aa:	e010      	b.n	80098ce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098ac:	4b0f      	ldr	r3, [pc, #60]	@ (80098ec <prvAddCurrentTaskToDelayedList+0xc4>)
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	4b0a      	ldr	r3, [pc, #40]	@ (80098dc <prvAddCurrentTaskToDelayedList+0xb4>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	3304      	adds	r3, #4
 80098b6:	4619      	mov	r1, r3
 80098b8:	4610      	mov	r0, r2
 80098ba:	f7ff f934 	bl	8008b26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80098be:	4b0c      	ldr	r3, [pc, #48]	@ (80098f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	68ba      	ldr	r2, [r7, #8]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d202      	bcs.n	80098ce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80098c8:	4a09      	ldr	r2, [pc, #36]	@ (80098f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	6013      	str	r3, [r2, #0]
}
 80098ce:	bf00      	nop
 80098d0:	3710      	adds	r7, #16
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	20002fdc 	.word	0x20002fdc
 80098dc:	20002ed8 	.word	0x20002ed8
 80098e0:	20002fe0 	.word	0x20002fe0
 80098e4:	20002fc4 	.word	0x20002fc4
 80098e8:	20002f94 	.word	0x20002f94
 80098ec:	20002f90 	.word	0x20002f90
 80098f0:	20002ff8 	.word	0x20002ff8

080098f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80098f4:	b480      	push	{r7}
 80098f6:	b085      	sub	sp, #20
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	3b04      	subs	r3, #4
 8009904:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800990c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	3b04      	subs	r3, #4
 8009912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	f023 0201 	bic.w	r2, r3, #1
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	3b04      	subs	r3, #4
 8009922:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009924:	4a0c      	ldr	r2, [pc, #48]	@ (8009958 <pxPortInitialiseStack+0x64>)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	3b14      	subs	r3, #20
 800992e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	3b04      	subs	r3, #4
 800993a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f06f 0202 	mvn.w	r2, #2
 8009942:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	3b20      	subs	r3, #32
 8009948:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800994a:	68fb      	ldr	r3, [r7, #12]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	0800995d 	.word	0x0800995d

0800995c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800995c:	b480      	push	{r7}
 800995e:	b085      	sub	sp, #20
 8009960:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009962:	2300      	movs	r3, #0
 8009964:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009966:	4b13      	ldr	r3, [pc, #76]	@ (80099b4 <prvTaskExitError+0x58>)
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800996e:	d00b      	beq.n	8009988 <prvTaskExitError+0x2c>
	__asm volatile
 8009970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009974:	f383 8811 	msr	BASEPRI, r3
 8009978:	f3bf 8f6f 	isb	sy
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	60fb      	str	r3, [r7, #12]
}
 8009982:	bf00      	nop
 8009984:	bf00      	nop
 8009986:	e7fd      	b.n	8009984 <prvTaskExitError+0x28>
	__asm volatile
 8009988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800998c:	f383 8811 	msr	BASEPRI, r3
 8009990:	f3bf 8f6f 	isb	sy
 8009994:	f3bf 8f4f 	dsb	sy
 8009998:	60bb      	str	r3, [r7, #8]
}
 800999a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800999c:	bf00      	nop
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d0fc      	beq.n	800999e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80099a4:	bf00      	nop
 80099a6:	bf00      	nop
 80099a8:	3714      	adds	r7, #20
 80099aa:	46bd      	mov	sp, r7
 80099ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b0:	4770      	bx	lr
 80099b2:	bf00      	nop
 80099b4:	20000370 	.word	0x20000370
	...

080099c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80099c0:	4b07      	ldr	r3, [pc, #28]	@ (80099e0 <pxCurrentTCBConst2>)
 80099c2:	6819      	ldr	r1, [r3, #0]
 80099c4:	6808      	ldr	r0, [r1, #0]
 80099c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ca:	f380 8809 	msr	PSP, r0
 80099ce:	f3bf 8f6f 	isb	sy
 80099d2:	f04f 0000 	mov.w	r0, #0
 80099d6:	f380 8811 	msr	BASEPRI, r0
 80099da:	4770      	bx	lr
 80099dc:	f3af 8000 	nop.w

080099e0 <pxCurrentTCBConst2>:
 80099e0:	20002ed8 	.word	0x20002ed8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80099e4:	bf00      	nop
 80099e6:	bf00      	nop

080099e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80099e8:	4808      	ldr	r0, [pc, #32]	@ (8009a0c <prvPortStartFirstTask+0x24>)
 80099ea:	6800      	ldr	r0, [r0, #0]
 80099ec:	6800      	ldr	r0, [r0, #0]
 80099ee:	f380 8808 	msr	MSP, r0
 80099f2:	f04f 0000 	mov.w	r0, #0
 80099f6:	f380 8814 	msr	CONTROL, r0
 80099fa:	b662      	cpsie	i
 80099fc:	b661      	cpsie	f
 80099fe:	f3bf 8f4f 	dsb	sy
 8009a02:	f3bf 8f6f 	isb	sy
 8009a06:	df00      	svc	0
 8009a08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009a0a:	bf00      	nop
 8009a0c:	e000ed08 	.word	0xe000ed08

08009a10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b086      	sub	sp, #24
 8009a14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009a16:	4b47      	ldr	r3, [pc, #284]	@ (8009b34 <xPortStartScheduler+0x124>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a47      	ldr	r2, [pc, #284]	@ (8009b38 <xPortStartScheduler+0x128>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d10b      	bne.n	8009a38 <xPortStartScheduler+0x28>
	__asm volatile
 8009a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	60fb      	str	r3, [r7, #12]
}
 8009a32:	bf00      	nop
 8009a34:	bf00      	nop
 8009a36:	e7fd      	b.n	8009a34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009a38:	4b3e      	ldr	r3, [pc, #248]	@ (8009b34 <xPortStartScheduler+0x124>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a3f      	ldr	r2, [pc, #252]	@ (8009b3c <xPortStartScheduler+0x12c>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d10b      	bne.n	8009a5a <xPortStartScheduler+0x4a>
	__asm volatile
 8009a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a46:	f383 8811 	msr	BASEPRI, r3
 8009a4a:	f3bf 8f6f 	isb	sy
 8009a4e:	f3bf 8f4f 	dsb	sy
 8009a52:	613b      	str	r3, [r7, #16]
}
 8009a54:	bf00      	nop
 8009a56:	bf00      	nop
 8009a58:	e7fd      	b.n	8009a56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009a5a:	4b39      	ldr	r3, [pc, #228]	@ (8009b40 <xPortStartScheduler+0x130>)
 8009a5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	22ff      	movs	r2, #255	@ 0xff
 8009a6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009a74:	78fb      	ldrb	r3, [r7, #3]
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009a7c:	b2da      	uxtb	r2, r3
 8009a7e:	4b31      	ldr	r3, [pc, #196]	@ (8009b44 <xPortStartScheduler+0x134>)
 8009a80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a82:	4b31      	ldr	r3, [pc, #196]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009a84:	2207      	movs	r2, #7
 8009a86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a88:	e009      	b.n	8009a9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	4a2d      	ldr	r2, [pc, #180]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009a92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009a94:	78fb      	ldrb	r3, [r7, #3]
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	005b      	lsls	r3, r3, #1
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a9e:	78fb      	ldrb	r3, [r7, #3]
 8009aa0:	b2db      	uxtb	r3, r3
 8009aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aa6:	2b80      	cmp	r3, #128	@ 0x80
 8009aa8:	d0ef      	beq.n	8009a8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009aaa:	4b27      	ldr	r3, [pc, #156]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f1c3 0307 	rsb	r3, r3, #7
 8009ab2:	2b04      	cmp	r3, #4
 8009ab4:	d00b      	beq.n	8009ace <xPortStartScheduler+0xbe>
	__asm volatile
 8009ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aba:	f383 8811 	msr	BASEPRI, r3
 8009abe:	f3bf 8f6f 	isb	sy
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	60bb      	str	r3, [r7, #8]
}
 8009ac8:	bf00      	nop
 8009aca:	bf00      	nop
 8009acc:	e7fd      	b.n	8009aca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ace:	4b1e      	ldr	r3, [pc, #120]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	021b      	lsls	r3, r3, #8
 8009ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009ad6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009ae0:	4a19      	ldr	r2, [pc, #100]	@ (8009b48 <xPortStartScheduler+0x138>)
 8009ae2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	b2da      	uxtb	r2, r3
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009aec:	4b17      	ldr	r3, [pc, #92]	@ (8009b4c <xPortStartScheduler+0x13c>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a16      	ldr	r2, [pc, #88]	@ (8009b4c <xPortStartScheduler+0x13c>)
 8009af2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009af6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009af8:	4b14      	ldr	r3, [pc, #80]	@ (8009b4c <xPortStartScheduler+0x13c>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a13      	ldr	r2, [pc, #76]	@ (8009b4c <xPortStartScheduler+0x13c>)
 8009afe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009b02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009b04:	f000 f8da 	bl	8009cbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009b08:	4b11      	ldr	r3, [pc, #68]	@ (8009b50 <xPortStartScheduler+0x140>)
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009b0e:	f000 f8f9 	bl	8009d04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009b12:	4b10      	ldr	r3, [pc, #64]	@ (8009b54 <xPortStartScheduler+0x144>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a0f      	ldr	r2, [pc, #60]	@ (8009b54 <xPortStartScheduler+0x144>)
 8009b18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009b1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009b1e:	f7ff ff63 	bl	80099e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009b22:	f7ff fcdd 	bl	80094e0 <vTaskSwitchContext>
	prvTaskExitError();
 8009b26:	f7ff ff19 	bl	800995c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3718      	adds	r7, #24
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}
 8009b34:	e000ed00 	.word	0xe000ed00
 8009b38:	410fc271 	.word	0x410fc271
 8009b3c:	410fc270 	.word	0x410fc270
 8009b40:	e000e400 	.word	0xe000e400
 8009b44:	20003004 	.word	0x20003004
 8009b48:	20003008 	.word	0x20003008
 8009b4c:	e000ed20 	.word	0xe000ed20
 8009b50:	20000370 	.word	0x20000370
 8009b54:	e000ef34 	.word	0xe000ef34

08009b58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8009b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b62:	f383 8811 	msr	BASEPRI, r3
 8009b66:	f3bf 8f6f 	isb	sy
 8009b6a:	f3bf 8f4f 	dsb	sy
 8009b6e:	607b      	str	r3, [r7, #4]
}
 8009b70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009b72:	4b10      	ldr	r3, [pc, #64]	@ (8009bb4 <vPortEnterCritical+0x5c>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	3301      	adds	r3, #1
 8009b78:	4a0e      	ldr	r2, [pc, #56]	@ (8009bb4 <vPortEnterCritical+0x5c>)
 8009b7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8009bb4 <vPortEnterCritical+0x5c>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d110      	bne.n	8009ba6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b84:	4b0c      	ldr	r3, [pc, #48]	@ (8009bb8 <vPortEnterCritical+0x60>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d00b      	beq.n	8009ba6 <vPortEnterCritical+0x4e>
	__asm volatile
 8009b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b92:	f383 8811 	msr	BASEPRI, r3
 8009b96:	f3bf 8f6f 	isb	sy
 8009b9a:	f3bf 8f4f 	dsb	sy
 8009b9e:	603b      	str	r3, [r7, #0]
}
 8009ba0:	bf00      	nop
 8009ba2:	bf00      	nop
 8009ba4:	e7fd      	b.n	8009ba2 <vPortEnterCritical+0x4a>
	}
}
 8009ba6:	bf00      	nop
 8009ba8:	370c      	adds	r7, #12
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	20000370 	.word	0x20000370
 8009bb8:	e000ed04 	.word	0xe000ed04

08009bbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b083      	sub	sp, #12
 8009bc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009bc2:	4b12      	ldr	r3, [pc, #72]	@ (8009c0c <vPortExitCritical+0x50>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d10b      	bne.n	8009be2 <vPortExitCritical+0x26>
	__asm volatile
 8009bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bce:	f383 8811 	msr	BASEPRI, r3
 8009bd2:	f3bf 8f6f 	isb	sy
 8009bd6:	f3bf 8f4f 	dsb	sy
 8009bda:	607b      	str	r3, [r7, #4]
}
 8009bdc:	bf00      	nop
 8009bde:	bf00      	nop
 8009be0:	e7fd      	b.n	8009bde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009be2:	4b0a      	ldr	r3, [pc, #40]	@ (8009c0c <vPortExitCritical+0x50>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	3b01      	subs	r3, #1
 8009be8:	4a08      	ldr	r2, [pc, #32]	@ (8009c0c <vPortExitCritical+0x50>)
 8009bea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009bec:	4b07      	ldr	r3, [pc, #28]	@ (8009c0c <vPortExitCritical+0x50>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d105      	bne.n	8009c00 <vPortExitCritical+0x44>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009bfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009c00:	bf00      	nop
 8009c02:	370c      	adds	r7, #12
 8009c04:	46bd      	mov	sp, r7
 8009c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0a:	4770      	bx	lr
 8009c0c:	20000370 	.word	0x20000370

08009c10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009c10:	f3ef 8009 	mrs	r0, PSP
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	4b15      	ldr	r3, [pc, #84]	@ (8009c70 <pxCurrentTCBConst>)
 8009c1a:	681a      	ldr	r2, [r3, #0]
 8009c1c:	f01e 0f10 	tst.w	lr, #16
 8009c20:	bf08      	it	eq
 8009c22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009c26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c2a:	6010      	str	r0, [r2, #0]
 8009c2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009c30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009c34:	f380 8811 	msr	BASEPRI, r0
 8009c38:	f3bf 8f4f 	dsb	sy
 8009c3c:	f3bf 8f6f 	isb	sy
 8009c40:	f7ff fc4e 	bl	80094e0 <vTaskSwitchContext>
 8009c44:	f04f 0000 	mov.w	r0, #0
 8009c48:	f380 8811 	msr	BASEPRI, r0
 8009c4c:	bc09      	pop	{r0, r3}
 8009c4e:	6819      	ldr	r1, [r3, #0]
 8009c50:	6808      	ldr	r0, [r1, #0]
 8009c52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c56:	f01e 0f10 	tst.w	lr, #16
 8009c5a:	bf08      	it	eq
 8009c5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009c60:	f380 8809 	msr	PSP, r0
 8009c64:	f3bf 8f6f 	isb	sy
 8009c68:	4770      	bx	lr
 8009c6a:	bf00      	nop
 8009c6c:	f3af 8000 	nop.w

08009c70 <pxCurrentTCBConst>:
 8009c70:	20002ed8 	.word	0x20002ed8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009c74:	bf00      	nop
 8009c76:	bf00      	nop

08009c78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b082      	sub	sp, #8
 8009c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c82:	f383 8811 	msr	BASEPRI, r3
 8009c86:	f3bf 8f6f 	isb	sy
 8009c8a:	f3bf 8f4f 	dsb	sy
 8009c8e:	607b      	str	r3, [r7, #4]
}
 8009c90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c92:	f7ff fb6b 	bl	800936c <xTaskIncrementTick>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d003      	beq.n	8009ca4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c9c:	4b06      	ldr	r3, [pc, #24]	@ (8009cb8 <SysTick_Handler+0x40>)
 8009c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ca2:	601a      	str	r2, [r3, #0]
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	f383 8811 	msr	BASEPRI, r3
}
 8009cae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009cb0:	bf00      	nop
 8009cb2:	3708      	adds	r7, #8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	e000ed04 	.word	0xe000ed04

08009cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8009cf0 <vPortSetupTimerInterrupt+0x34>)
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8009cf4 <vPortSetupTimerInterrupt+0x38>)
 8009cc8:	2200      	movs	r2, #0
 8009cca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8009cf8 <vPortSetupTimerInterrupt+0x3c>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8009cfc <vPortSetupTimerInterrupt+0x40>)
 8009cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cd6:	099b      	lsrs	r3, r3, #6
 8009cd8:	4a09      	ldr	r2, [pc, #36]	@ (8009d00 <vPortSetupTimerInterrupt+0x44>)
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009cde:	4b04      	ldr	r3, [pc, #16]	@ (8009cf0 <vPortSetupTimerInterrupt+0x34>)
 8009ce0:	2207      	movs	r2, #7
 8009ce2:	601a      	str	r2, [r3, #0]
}
 8009ce4:	bf00      	nop
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr
 8009cee:	bf00      	nop
 8009cf0:	e000e010 	.word	0xe000e010
 8009cf4:	e000e018 	.word	0xe000e018
 8009cf8:	20000364 	.word	0x20000364
 8009cfc:	10624dd3 	.word	0x10624dd3
 8009d00:	e000e014 	.word	0xe000e014

08009d04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009d04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009d14 <vPortEnableVFP+0x10>
 8009d08:	6801      	ldr	r1, [r0, #0]
 8009d0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009d0e:	6001      	str	r1, [r0, #0]
 8009d10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009d12:	bf00      	nop
 8009d14:	e000ed88 	.word	0xe000ed88

08009d18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b08a      	sub	sp, #40	@ 0x28
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009d20:	2300      	movs	r3, #0
 8009d22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009d24:	f7ff fa76 	bl	8009214 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009d28:	4b5c      	ldr	r3, [pc, #368]	@ (8009e9c <pvPortMalloc+0x184>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d101      	bne.n	8009d34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009d30:	f000 f924 	bl	8009f7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009d34:	4b5a      	ldr	r3, [pc, #360]	@ (8009ea0 <pvPortMalloc+0x188>)
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4013      	ands	r3, r2
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f040 8095 	bne.w	8009e6c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d01e      	beq.n	8009d86 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009d48:	2208      	movs	r2, #8
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f003 0307 	and.w	r3, r3, #7
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d015      	beq.n	8009d86 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f023 0307 	bic.w	r3, r3, #7
 8009d60:	3308      	adds	r3, #8
 8009d62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f003 0307 	and.w	r3, r3, #7
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00b      	beq.n	8009d86 <pvPortMalloc+0x6e>
	__asm volatile
 8009d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d72:	f383 8811 	msr	BASEPRI, r3
 8009d76:	f3bf 8f6f 	isb	sy
 8009d7a:	f3bf 8f4f 	dsb	sy
 8009d7e:	617b      	str	r3, [r7, #20]
}
 8009d80:	bf00      	nop
 8009d82:	bf00      	nop
 8009d84:	e7fd      	b.n	8009d82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d06f      	beq.n	8009e6c <pvPortMalloc+0x154>
 8009d8c:	4b45      	ldr	r3, [pc, #276]	@ (8009ea4 <pvPortMalloc+0x18c>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d86a      	bhi.n	8009e6c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d96:	4b44      	ldr	r3, [pc, #272]	@ (8009ea8 <pvPortMalloc+0x190>)
 8009d98:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009d9a:	4b43      	ldr	r3, [pc, #268]	@ (8009ea8 <pvPortMalloc+0x190>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009da0:	e004      	b.n	8009dac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d903      	bls.n	8009dbe <pvPortMalloc+0xa6>
 8009db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d1f1      	bne.n	8009da2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009dbe:	4b37      	ldr	r3, [pc, #220]	@ (8009e9c <pvPortMalloc+0x184>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d051      	beq.n	8009e6c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009dc8:	6a3b      	ldr	r3, [r7, #32]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2208      	movs	r2, #8
 8009dce:	4413      	add	r3, r2
 8009dd0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd4:	681a      	ldr	r2, [r3, #0]
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
 8009dd8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ddc:	685a      	ldr	r2, [r3, #4]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	1ad2      	subs	r2, r2, r3
 8009de2:	2308      	movs	r3, #8
 8009de4:	005b      	lsls	r3, r3, #1
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d920      	bls.n	8009e2c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	4413      	add	r3, r2
 8009df0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	f003 0307 	and.w	r3, r3, #7
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d00b      	beq.n	8009e14 <pvPortMalloc+0xfc>
	__asm volatile
 8009dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e00:	f383 8811 	msr	BASEPRI, r3
 8009e04:	f3bf 8f6f 	isb	sy
 8009e08:	f3bf 8f4f 	dsb	sy
 8009e0c:	613b      	str	r3, [r7, #16]
}
 8009e0e:	bf00      	nop
 8009e10:	bf00      	nop
 8009e12:	e7fd      	b.n	8009e10 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	685a      	ldr	r2, [r3, #4]
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	1ad2      	subs	r2, r2, r3
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e22:	687a      	ldr	r2, [r7, #4]
 8009e24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009e26:	69b8      	ldr	r0, [r7, #24]
 8009e28:	f000 f90a 	bl	800a040 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8009ea4 <pvPortMalloc+0x18c>)
 8009e2e:	681a      	ldr	r2, [r3, #0]
 8009e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	1ad3      	subs	r3, r2, r3
 8009e36:	4a1b      	ldr	r2, [pc, #108]	@ (8009ea4 <pvPortMalloc+0x18c>)
 8009e38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8009ea4 <pvPortMalloc+0x18c>)
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8009eac <pvPortMalloc+0x194>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	429a      	cmp	r2, r3
 8009e44:	d203      	bcs.n	8009e4e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009e46:	4b17      	ldr	r3, [pc, #92]	@ (8009ea4 <pvPortMalloc+0x18c>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a18      	ldr	r2, [pc, #96]	@ (8009eac <pvPortMalloc+0x194>)
 8009e4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e50:	685a      	ldr	r2, [r3, #4]
 8009e52:	4b13      	ldr	r3, [pc, #76]	@ (8009ea0 <pvPortMalloc+0x188>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	431a      	orrs	r2, r3
 8009e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e5e:	2200      	movs	r2, #0
 8009e60:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009e62:	4b13      	ldr	r3, [pc, #76]	@ (8009eb0 <pvPortMalloc+0x198>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	3301      	adds	r3, #1
 8009e68:	4a11      	ldr	r2, [pc, #68]	@ (8009eb0 <pvPortMalloc+0x198>)
 8009e6a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e6c:	f7ff f9e0 	bl	8009230 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	f003 0307 	and.w	r3, r3, #7
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d00b      	beq.n	8009e92 <pvPortMalloc+0x17a>
	__asm volatile
 8009e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e7e:	f383 8811 	msr	BASEPRI, r3
 8009e82:	f3bf 8f6f 	isb	sy
 8009e86:	f3bf 8f4f 	dsb	sy
 8009e8a:	60fb      	str	r3, [r7, #12]
}
 8009e8c:	bf00      	nop
 8009e8e:	bf00      	nop
 8009e90:	e7fd      	b.n	8009e8e <pvPortMalloc+0x176>
	return pvReturn;
 8009e92:	69fb      	ldr	r3, [r7, #28]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3728      	adds	r7, #40	@ 0x28
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	20007e34 	.word	0x20007e34
 8009ea0:	20007e48 	.word	0x20007e48
 8009ea4:	20007e38 	.word	0x20007e38
 8009ea8:	20007e2c 	.word	0x20007e2c
 8009eac:	20007e3c 	.word	0x20007e3c
 8009eb0:	20007e40 	.word	0x20007e40

08009eb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d04f      	beq.n	8009f66 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009ec6:	2308      	movs	r3, #8
 8009ec8:	425b      	negs	r3, r3
 8009eca:	697a      	ldr	r2, [r7, #20]
 8009ecc:	4413      	add	r3, r2
 8009ece:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	685a      	ldr	r2, [r3, #4]
 8009ed8:	4b25      	ldr	r3, [pc, #148]	@ (8009f70 <vPortFree+0xbc>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	4013      	ands	r3, r2
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d10b      	bne.n	8009efa <vPortFree+0x46>
	__asm volatile
 8009ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ee6:	f383 8811 	msr	BASEPRI, r3
 8009eea:	f3bf 8f6f 	isb	sy
 8009eee:	f3bf 8f4f 	dsb	sy
 8009ef2:	60fb      	str	r3, [r7, #12]
}
 8009ef4:	bf00      	nop
 8009ef6:	bf00      	nop
 8009ef8:	e7fd      	b.n	8009ef6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d00b      	beq.n	8009f1a <vPortFree+0x66>
	__asm volatile
 8009f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f06:	f383 8811 	msr	BASEPRI, r3
 8009f0a:	f3bf 8f6f 	isb	sy
 8009f0e:	f3bf 8f4f 	dsb	sy
 8009f12:	60bb      	str	r3, [r7, #8]
}
 8009f14:	bf00      	nop
 8009f16:	bf00      	nop
 8009f18:	e7fd      	b.n	8009f16 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	685a      	ldr	r2, [r3, #4]
 8009f1e:	4b14      	ldr	r3, [pc, #80]	@ (8009f70 <vPortFree+0xbc>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	4013      	ands	r3, r2
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d01e      	beq.n	8009f66 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d11a      	bne.n	8009f66 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	685a      	ldr	r2, [r3, #4]
 8009f34:	4b0e      	ldr	r3, [pc, #56]	@ (8009f70 <vPortFree+0xbc>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	43db      	mvns	r3, r3
 8009f3a:	401a      	ands	r2, r3
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009f40:	f7ff f968 	bl	8009214 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	685a      	ldr	r2, [r3, #4]
 8009f48:	4b0a      	ldr	r3, [pc, #40]	@ (8009f74 <vPortFree+0xc0>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4413      	add	r3, r2
 8009f4e:	4a09      	ldr	r2, [pc, #36]	@ (8009f74 <vPortFree+0xc0>)
 8009f50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009f52:	6938      	ldr	r0, [r7, #16]
 8009f54:	f000 f874 	bl	800a040 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009f58:	4b07      	ldr	r3, [pc, #28]	@ (8009f78 <vPortFree+0xc4>)
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	4a06      	ldr	r2, [pc, #24]	@ (8009f78 <vPortFree+0xc4>)
 8009f60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009f62:	f7ff f965 	bl	8009230 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f66:	bf00      	nop
 8009f68:	3718      	adds	r7, #24
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}
 8009f6e:	bf00      	nop
 8009f70:	20007e48 	.word	0x20007e48
 8009f74:	20007e38 	.word	0x20007e38
 8009f78:	20007e44 	.word	0x20007e44

08009f7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b085      	sub	sp, #20
 8009f80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f82:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8009f86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f88:	4b27      	ldr	r3, [pc, #156]	@ (800a028 <prvHeapInit+0xac>)
 8009f8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f003 0307 	and.w	r3, r3, #7
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00c      	beq.n	8009fb0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	3307      	adds	r3, #7
 8009f9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f023 0307 	bic.w	r3, r3, #7
 8009fa2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009fa4:	68ba      	ldr	r2, [r7, #8]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	1ad3      	subs	r3, r2, r3
 8009faa:	4a1f      	ldr	r2, [pc, #124]	@ (800a028 <prvHeapInit+0xac>)
 8009fac:	4413      	add	r3, r2
 8009fae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800a02c <prvHeapInit+0xb0>)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009fba:	4b1c      	ldr	r3, [pc, #112]	@ (800a02c <prvHeapInit+0xb0>)
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	68ba      	ldr	r2, [r7, #8]
 8009fc4:	4413      	add	r3, r2
 8009fc6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009fc8:	2208      	movs	r2, #8
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	1a9b      	subs	r3, r3, r2
 8009fce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f023 0307 	bic.w	r3, r3, #7
 8009fd6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	4a15      	ldr	r2, [pc, #84]	@ (800a030 <prvHeapInit+0xb4>)
 8009fdc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009fde:	4b14      	ldr	r3, [pc, #80]	@ (800a030 <prvHeapInit+0xb4>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009fe6:	4b12      	ldr	r3, [pc, #72]	@ (800a030 <prvHeapInit+0xb4>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	2200      	movs	r2, #0
 8009fec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	68fa      	ldr	r2, [r7, #12]
 8009ff6:	1ad2      	subs	r2, r2, r3
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009ffc:	4b0c      	ldr	r3, [pc, #48]	@ (800a030 <prvHeapInit+0xb4>)
 8009ffe:	681a      	ldr	r2, [r3, #0]
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	4a0a      	ldr	r2, [pc, #40]	@ (800a034 <prvHeapInit+0xb8>)
 800a00a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	4a09      	ldr	r2, [pc, #36]	@ (800a038 <prvHeapInit+0xbc>)
 800a012:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a014:	4b09      	ldr	r3, [pc, #36]	@ (800a03c <prvHeapInit+0xc0>)
 800a016:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a01a:	601a      	str	r2, [r3, #0]
}
 800a01c:	bf00      	nop
 800a01e:	3714      	adds	r7, #20
 800a020:	46bd      	mov	sp, r7
 800a022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a026:	4770      	bx	lr
 800a028:	2000300c 	.word	0x2000300c
 800a02c:	20007e2c 	.word	0x20007e2c
 800a030:	20007e34 	.word	0x20007e34
 800a034:	20007e3c 	.word	0x20007e3c
 800a038:	20007e38 	.word	0x20007e38
 800a03c:	20007e48 	.word	0x20007e48

0800a040 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a040:	b480      	push	{r7}
 800a042:	b085      	sub	sp, #20
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a048:	4b28      	ldr	r3, [pc, #160]	@ (800a0ec <prvInsertBlockIntoFreeList+0xac>)
 800a04a:	60fb      	str	r3, [r7, #12]
 800a04c:	e002      	b.n	800a054 <prvInsertBlockIntoFreeList+0x14>
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	60fb      	str	r3, [r7, #12]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	687a      	ldr	r2, [r7, #4]
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d8f7      	bhi.n	800a04e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	68ba      	ldr	r2, [r7, #8]
 800a068:	4413      	add	r3, r2
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d108      	bne.n	800a082 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	685a      	ldr	r2, [r3, #4]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	441a      	add	r2, r3
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	68ba      	ldr	r2, [r7, #8]
 800a08c:	441a      	add	r2, r3
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	429a      	cmp	r2, r3
 800a094:	d118      	bne.n	800a0c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	4b15      	ldr	r3, [pc, #84]	@ (800a0f0 <prvInsertBlockIntoFreeList+0xb0>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d00d      	beq.n	800a0be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	685a      	ldr	r2, [r3, #4]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	685b      	ldr	r3, [r3, #4]
 800a0ac:	441a      	add	r2, r3
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	681a      	ldr	r2, [r3, #0]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	601a      	str	r2, [r3, #0]
 800a0bc:	e008      	b.n	800a0d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a0be:	4b0c      	ldr	r3, [pc, #48]	@ (800a0f0 <prvInsertBlockIntoFreeList+0xb0>)
 800a0c0:	681a      	ldr	r2, [r3, #0]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	601a      	str	r2, [r3, #0]
 800a0c6:	e003      	b.n	800a0d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a0d0:	68fa      	ldr	r2, [r7, #12]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d002      	beq.n	800a0de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	687a      	ldr	r2, [r7, #4]
 800a0dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0de:	bf00      	nop
 800a0e0:	3714      	adds	r7, #20
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	20007e2c 	.word	0x20007e2c
 800a0f0:	20007e34 	.word	0x20007e34

0800a0f4 <sgtl5000_i2c_read_register>:
		SGTL5000_DAP_COEF_WR_A2_LSB

};

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b08a      	sub	sp, #40	@ 0x28
 800a0f8:	af04      	add	r7, sp, #16
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	607a      	str	r2, [r7, #4]
 800a100:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	6818      	ldr	r0, [r3, #0]
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	8899      	ldrh	r1, [r3, #4]
 800a10a:	897a      	ldrh	r2, [r7, #10]
 800a10c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a110:	9302      	str	r3, [sp, #8]
 800a112:	2302      	movs	r3, #2
 800a114:	9301      	str	r3, [sp, #4]
 800a116:	f107 0314 	add.w	r3, r7, #20
 800a11a:	9300      	str	r3, [sp, #0]
 800a11c:	2302      	movs	r3, #2
 800a11e:	f7f8 fb69 	bl	80027f4 <HAL_I2C_Mem_Read>
 800a122:	4603      	mov	r3, r0
 800a124:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 800a126:	7d3b      	ldrb	r3, [r7, #20]
 800a128:	b21b      	sxth	r3, r3
 800a12a:	021b      	lsls	r3, r3, #8
 800a12c:	b21a      	sxth	r2, r3
 800a12e:	7d7b      	ldrb	r3, [r7, #21]
 800a130:	b21b      	sxth	r3, r3
 800a132:	4313      	orrs	r3, r2
 800a134:	b21b      	sxth	r3, r3
 800a136:	b29a      	uxth	r2, r3
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	801a      	strh	r2, [r3, #0]

	return ret;
 800a13c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a13e:	4618      	mov	r0, r3
 800a140:	3718      	adds	r7, #24
 800a142:	46bd      	mov	sp, r7
 800a144:	bd80      	pop	{r7, pc}

0800a146 <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 800a146:	b580      	push	{r7, lr}
 800a148:	b088      	sub	sp, #32
 800a14a:	af04      	add	r7, sp, #16
 800a14c:	6078      	str	r0, [r7, #4]
 800a14e:	460b      	mov	r3, r1
 800a150:	807b      	strh	r3, [r7, #2]
 800a152:	4613      	mov	r3, r2
 800a154:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 800a156:	883b      	ldrh	r3, [r7, #0]
 800a158:	0a1b      	lsrs	r3, r3, #8
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 800a160:	883b      	ldrh	r3, [r7, #0]
 800a162:	b2db      	uxtb	r3, r3
 800a164:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6818      	ldr	r0, [r3, #0]
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	8899      	ldrh	r1, [r3, #4]
 800a16e:	887a      	ldrh	r2, [r7, #2]
 800a170:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a174:	9302      	str	r3, [sp, #8]
 800a176:	2302      	movs	r3, #2
 800a178:	9301      	str	r3, [sp, #4]
 800a17a:	f107 030c 	add.w	r3, r7, #12
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	2302      	movs	r3, #2
 800a182:	f7f8 fa23 	bl	80025cc <HAL_I2C_Mem_Write>
 800a186:	4603      	mov	r3, r0
 800a188:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 800a18a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3710      	adds	r7, #16
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	460b      	mov	r3, r1
 800a19e:	807b      	strh	r3, [r7, #2]
 800a1a0:	4613      	mov	r3, r2
 800a1a2:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 800a1a4:	f107 020c 	add.w	r2, r7, #12
 800a1a8:	887b      	ldrh	r3, [r7, #2]
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f7ff ffa1 	bl	800a0f4 <sgtl5000_i2c_read_register>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800a1b6:	7bfb      	ldrb	r3, [r7, #15]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d001      	beq.n	800a1c0 <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 800a1bc:	7bfb      	ldrb	r3, [r7, #15]
 800a1be:	e00d      	b.n	800a1dc <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 800a1c0:	89ba      	ldrh	r2, [r7, #12]
 800a1c2:	883b      	ldrh	r3, [r7, #0]
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800a1ca:	89ba      	ldrh	r2, [r7, #12]
 800a1cc:	887b      	ldrh	r3, [r7, #2]
 800a1ce:	4619      	mov	r1, r3
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f7ff ffb8 	bl	800a146 <sgtl5000_i2c_write_register>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	73fb      	strb	r3, [r7, #15]
	return ret;
 800a1da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3710      	adds	r7, #16
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b084      	sub	sp, #16
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	807b      	strh	r3, [r7, #2]
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 800a1f4:	f107 020c 	add.w	r2, r7, #12
 800a1f8:	887b      	ldrh	r3, [r7, #2]
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f7ff ff79 	bl	800a0f4 <sgtl5000_i2c_read_register>
 800a202:	4603      	mov	r3, r0
 800a204:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800a206:	7bfb      	ldrb	r3, [r7, #15]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d001      	beq.n	800a210 <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 800a20c:	7bfb      	ldrb	r3, [r7, #15]
 800a20e:	e012      	b.n	800a236 <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 800a210:	f9b7 3000 	ldrsh.w	r3, [r7]
 800a214:	43db      	mvns	r3, r3
 800a216:	b21a      	sxth	r2, r3
 800a218:	89bb      	ldrh	r3, [r7, #12]
 800a21a:	b21b      	sxth	r3, r3
 800a21c:	4013      	ands	r3, r2
 800a21e:	b21b      	sxth	r3, r3
 800a220:	b29b      	uxth	r3, r3
 800a222:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800a224:	89ba      	ldrh	r2, [r7, #12]
 800a226:	887b      	ldrh	r3, [r7, #2]
 800a228:	4619      	mov	r1, r3
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f7ff ff8b 	bl	800a146 <sgtl5000_i2c_write_register>
 800a230:	4603      	mov	r3, r0
 800a232:	73fb      	strb	r3, [r7, #15]
	return ret;
 800a234:	7bfb      	ldrb	r3, [r7, #15]
}
 800a236:	4618      	mov	r0, r3
 800a238:	3710      	adds	r7, #16
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
	...

0800a240 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b084      	sub	sp, #16
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 800a248:	2300      	movs	r3, #0
 800a24a:	73fb      	strb	r3, [r7, #15]

	// NOTE: This next Write call is needed ONLY if VDDD is
	// externally driven
	// Turn off startup power supplies to save power (Clear bit 12 and 13)
	// Write CHIP_ANA_POWER 0x4260
	mask = (1 << 12) | (1 << 13);
 800a24c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800a250:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800a252:	89bb      	ldrh	r3, [r7, #12]
 800a254:	461a      	mov	r2, r3
 800a256:	2130      	movs	r1, #48	@ 0x30
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f7ff ffc3 	bl	800a1e4 <sgtl5000_i2c_clear_bit>
	// NOTE: The next modify call is only needed if both VDDA and
	// VDDIO are greater than 3.1 V
	// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
	// Write CHIP_LINREG_CTRL 0x006C
	// VDDA and VDDIO = 3.3V so it IS necessary
	mask = (1 << 5) | (1 << 6);
 800a25e:	2360      	movs	r3, #96	@ 0x60
 800a260:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 800a262:	89bb      	ldrh	r3, [r7, #12]
 800a264:	461a      	mov	r2, r3
 800a266:	2126      	movs	r1, #38	@ 0x26
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f7ff ff93 	bl	800a194 <sgtl5000_i2c_set_bit>
	// on the VDDA voltage value.
	// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
	// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
	// The bias current should be set to 50% of the nominal value (bits 3:1)
	// Write CHIP_REF_CTRL 0x004E
	mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 800a26e:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800a272:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 800a274:	89bb      	ldrh	r3, [r7, #12]
 800a276:	461a      	mov	r2, r3
 800a278:	2128      	movs	r1, #40	@ 0x28
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f7ff ff63 	bl	800a146 <sgtl5000_i2c_write_register>
	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
	// and bias current (bits 11:8) to the recommended value of 0.36 mA
	// for 10 kOhm load with 1.0 nF capacitance
	// Write CHIP_LINE_OUT_CTRL 0x0322
//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
	mask = 0x031E;
 800a280:	f240 331e 	movw	r3, #798	@ 0x31e
 800a284:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 800a286:	89bb      	ldrh	r3, [r7, #12]
 800a288:	461a      	mov	r2, r3
 800a28a:	212c      	movs	r1, #44	@ 0x2c
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7ff ff5a 	bl	800a146 <sgtl5000_i2c_write_register>

	// Enable short detect mode for headphone left/right
	// and center channel and set short detect current trip level
	// to 75 mA
	// Write CHIP_SHORT_CTRL 0x1106
	mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 800a292:	f241 1306 	movw	r3, #4358	@ 0x1106
 800a296:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 800a298:	89bb      	ldrh	r3, [r7, #12]
 800a29a:	461a      	mov	r2, r3
 800a29c:	213c      	movs	r1, #60	@ 0x3c
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f7ff ff51 	bl	800a146 <sgtl5000_i2c_write_register>

	// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
	// Write CHIP_ANA_CTRL 0x0133
	mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
 800a2a4:	2304      	movs	r3, #4
 800a2a6:	81bb      	strh	r3, [r7, #12]
//	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 800a2a8:	89bb      	ldrh	r3, [r7, #12]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	2124      	movs	r1, #36	@ 0x24
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f7ff ff49 	bl	800a146 <sgtl5000_i2c_write_register>

	//------------Power up Inputs/Outputs/Digital Blocks---------
	// Power up LINEOUT, HP, ADC, DAC
	// Write CHIP_ANA_POWER 0x6AFF
	mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 800a2b4:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 800a2b8:	81bb      	strh	r3, [r7, #12]
	// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
	// DAC_MONO = stereo
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800a2ba:	89bb      	ldrh	r3, [r7, #12]
 800a2bc:	461a      	mov	r2, r3
 800a2be:	2130      	movs	r1, #48	@ 0x30
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f7ff ff40 	bl	800a146 <sgtl5000_i2c_write_register>
	// Power up desired digital blocks
	// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
	// ADC (bit 6) are powered on
	// Write CHIP_DIG_POWER 0x0073
	mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 800a2c6:	2373      	movs	r3, #115	@ 0x73
 800a2c8:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 800a2ca:	89bb      	ldrh	r3, [r7, #12]
 800a2cc:	461a      	mov	r2, r3
 800a2ce:	2102      	movs	r1, #2
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f7ff ff38 	bl	800a146 <sgtl5000_i2c_write_register>
	// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
	// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
	// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
	// volume (bits 4:0) value should be set // to 5
	// Write CHIP_LINE_OUT_VOL 0x0505
	mask = 0x1111;	// TODO recalculer
 800a2d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a2da:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 800a2dc:	89bb      	ldrh	r3, [r7, #12]
 800a2de:	461a      	mov	r2, r3
 800a2e0:	212e      	movs	r1, #46	@ 0x2e
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f7ff ff2f 	bl	800a146 <sgtl5000_i2c_write_register>

	// Configure SYS_FS clock to 48 kHz
	// Configure MCLK_FREQ to 256*Fs
	// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
	// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
	mask = 0x0004;	// SYS_FS = 48kHz
 800a2e8:	2304      	movs	r3, #4
 800a2ea:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 800a2ec:	89bb      	ldrh	r3, [r7, #12]
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	2104      	movs	r1, #4
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	f7ff ff27 	bl	800a146 <sgtl5000_i2c_write_register>
	// Configure the I2S clocks in master mode
	// NOTE: I2S LRCLK is same as the system sample clock
	// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
	// Non, on reste en slave!
	mask = 0x0130;	// DLEN = 16 bits
 800a2f8:	f44f 7398 	mov.w	r3, #304	@ 0x130
 800a2fc:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 800a2fe:	89bb      	ldrh	r3, [r7, #12]
 800a300:	461a      	mov	r2, r3
 800a302:	2106      	movs	r1, #6
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f7ff ff1e 	bl	800a146 <sgtl5000_i2c_write_register>
	// Laissons tout par défaut pour l'instant
//	mask = 0x0000;	// ADC -> DAC
//	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

	/* Le reste */
	mask = 0x0000;	// Unmute
 800a30a:	2300      	movs	r3, #0
 800a30c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 800a30e:	89bb      	ldrh	r3, [r7, #12]
 800a310:	461a      	mov	r2, r3
 800a312:	210e      	movs	r1, #14
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f7ff ff16 	bl	800a146 <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 800a31a:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 800a31e:	81bb      	strh	r3, [r7, #12]
//	mask = 0x4747;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 800a320:	89bb      	ldrh	r3, [r7, #12]
 800a322:	461a      	mov	r2, r3
 800a324:	2110      	movs	r1, #16
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f7ff ff0d 	bl	800a146 <sgtl5000_i2c_write_register>

	mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 800a32c:	f240 2351 	movw	r3, #593	@ 0x251
 800a330:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 800a332:	89bb      	ldrh	r3, [r7, #12]
 800a334:	461a      	mov	r2, r3
 800a336:	212a      	movs	r1, #42	@ 0x2a
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7ff ff04 	bl	800a146 <sgtl5000_i2c_write_register>
//		uint16_t reg = 0;
//		sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
//		printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
//	}

	uint16_t reg = 0;
 800a33e:	2300      	movs	r3, #0
 800a340:	817b      	strh	r3, [r7, #10]
		sgtl5000_i2c_read_register(h_sgtl5000, register_map[0], &reg);
 800a342:	2100      	movs	r1, #0
 800a344:	f107 030a 	add.w	r3, r7, #10
 800a348:	461a      	mov	r2, r3
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f7ff fed2 	bl	800a0f4 <sgtl5000_i2c_read_register>
		if(ret == HAL_OK){
 800a350:	7bfb      	ldrb	r3, [r7, #15]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d105      	bne.n	800a362 <sgtl5000_init+0x122>
			printf("CHIP_ID = 0x%04X\r\n", reg);
 800a356:	897b      	ldrh	r3, [r7, #10]
 800a358:	4619      	mov	r1, r3
 800a35a:	4806      	ldr	r0, [pc, #24]	@ (800a374 <sgtl5000_init+0x134>)
 800a35c:	f000 fbd4 	bl	800ab08 <iprintf>
 800a360:	e002      	b.n	800a368 <sgtl5000_init+0x128>
		}
		else{
			printf("Erreur lecture CHIP ID \r\n");
 800a362:	4805      	ldr	r0, [pc, #20]	@ (800a378 <sgtl5000_init+0x138>)
 800a364:	f000 fc38 	bl	800abd8 <puts>
		}

	return ret;
 800a368:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	0800bdc4 	.word	0x0800bdc4
 800a378:	0800bdd8 	.word	0x0800bdd8

0800a37c <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
//
//	// bloquer la tache jusqu'à reception de caractère
//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
//
//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	f107 020f 	add.w	r2, r7, #15
 800a38c:	2101      	movs	r1, #1
 800a38e:	4610      	mov	r0, r2
 800a390:	4798      	blx	r3

	return c;
 800a392:	7bfb      	ldrb	r3, [r7, #15]
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b084      	sub	sp, #16
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	60f8      	str	r0, [r7, #12]
 800a3a4:	60b9      	str	r1, [r7, #8]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	80fb      	strh	r3, [r7, #6]
//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
//
//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	88fa      	ldrh	r2, [r7, #6]
 800a3b0:	4611      	mov	r1, r2
 800a3b2:	68b8      	ldr	r0, [r7, #8]
 800a3b4:	4798      	blx	r3
	return size;
 800a3b6:	88fb      	ldrh	r3, [r7, #6]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 800a3c0:	b590      	push	{r4, r7, lr}
 800a3c2:	b089      	sub	sp, #36	@ 0x24
 800a3c4:	af02      	add	r7, sp, #8
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	617b      	str	r3, [r7, #20]
 800a3d0:	e028      	b.n	800a424 <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800a3d8:	68f9      	ldr	r1, [r7, #12]
 800a3da:	697a      	ldr	r2, [r7, #20]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	005b      	lsls	r3, r3, #1
 800a3e0:	4413      	add	r3, r2
 800a3e2:	009b      	lsls	r3, r3, #2
 800a3e4:	440b      	add	r3, r1
 800a3e6:	3314      	adds	r3, #20
 800a3e8:	781b      	ldrb	r3, [r3, #0]
 800a3ea:	461c      	mov	r4, r3
 800a3ec:	68f9      	ldr	r1, [r7, #12]
 800a3ee:	697a      	ldr	r2, [r7, #20]
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	005b      	lsls	r3, r3, #1
 800a3f4:	4413      	add	r3, r2
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	440b      	add	r3, r1
 800a3fa:	331c      	adds	r3, #28
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	9300      	str	r3, [sp, #0]
 800a400:	4623      	mov	r3, r4
 800a402:	4a0d      	ldr	r2, [pc, #52]	@ (800a438 <sh_help+0x78>)
 800a404:	2128      	movs	r1, #40	@ 0x28
 800a406:	f000 fbef 	bl	800abe8 <sniprintf>
 800a40a:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a412:	693a      	ldr	r2, [r7, #16]
 800a414:	b292      	uxth	r2, r2
 800a416:	4619      	mov	r1, r3
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f7ff ffbf 	bl	800a39c <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	3301      	adds	r3, #1
 800a422:	617b      	str	r3, [r7, #20]
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	691b      	ldr	r3, [r3, #16]
 800a428:	697a      	ldr	r2, [r7, #20]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	dbd1      	blt.n	800a3d2 <sh_help+0x12>
	}

	return 0;
 800a42e:	2300      	movs	r3, #0
}
 800a430:	4618      	mov	r0, r3
 800a432:	371c      	adds	r7, #28
 800a434:	46bd      	mov	sp, r7
 800a436:	bd90      	pop	{r4, r7, pc}
 800a438:	0800bdf4 	.word	0x0800bdf4

0800a43c <shell_init>:

void shell_init(h_shell_t * h_shell) {
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
	int size = 0;
 800a444:	2300      	movs	r3, #0
 800a446:	60fb      	str	r3, [r7, #12]

	// Création du sémaphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 800a448:	2203      	movs	r2, #3
 800a44a:	2100      	movs	r1, #0
 800a44c:	2001      	movs	r0, #1
 800a44e:	f7fe fc37 	bl	8008cc0 <xQueueGenericCreate>
 800a452:	4602      	mov	r2, r0
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Miss Shella w0.2 =====\r\n");
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a464:	4a0c      	ldr	r2, [pc, #48]	@ (800a498 <shell_init+0x5c>)
 800a466:	2128      	movs	r1, #40	@ 0x28
 800a468:	4618      	mov	r0, r3
 800a46a:	f000 fbbd 	bl	800abe8 <sniprintf>
 800a46e:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a476:	68fa      	ldr	r2, [r7, #12]
 800a478:	b292      	uxth	r2, r2
 800a47a:	4619      	mov	r1, r3
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f7ff ff8d 	bl	800a39c <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 800a482:	4b06      	ldr	r3, [pc, #24]	@ (800a49c <shell_init+0x60>)
 800a484:	4a06      	ldr	r2, [pc, #24]	@ (800a4a0 <shell_init+0x64>)
 800a486:	2168      	movs	r1, #104	@ 0x68
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 f80b 	bl	800a4a4 <shell_add>
}
 800a48e:	bf00      	nop
 800a490:	3710      	adds	r7, #16
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	0800be00 	.word	0x0800be00
 800a49c:	0800be24 	.word	0x0800be24
 800a4a0:	0800a3c1 	.word	0x0800a3c1

0800a4a4 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	60f8      	str	r0, [r7, #12]
 800a4ac:	607a      	str	r2, [r7, #4]
 800a4ae:	603b      	str	r3, [r7, #0]
 800a4b0:	460b      	mov	r3, r1
 800a4b2:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	691b      	ldr	r3, [r3, #16]
 800a4b8:	2b3f      	cmp	r3, #63	@ 0x3f
 800a4ba:	dc27      	bgt.n	800a50c <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	691a      	ldr	r2, [r3, #16]
 800a4c0:	68f9      	ldr	r1, [r7, #12]
 800a4c2:	4613      	mov	r3, r2
 800a4c4:	005b      	lsls	r3, r3, #1
 800a4c6:	4413      	add	r3, r2
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	440b      	add	r3, r1
 800a4cc:	3314      	adds	r3, #20
 800a4ce:	7afa      	ldrb	r2, [r7, #11]
 800a4d0:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	691a      	ldr	r2, [r3, #16]
 800a4d6:	68f9      	ldr	r1, [r7, #12]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	005b      	lsls	r3, r3, #1
 800a4dc:	4413      	add	r3, r2
 800a4de:	009b      	lsls	r3, r3, #2
 800a4e0:	440b      	add	r3, r1
 800a4e2:	3318      	adds	r3, #24
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	691a      	ldr	r2, [r3, #16]
 800a4ec:	68f9      	ldr	r1, [r7, #12]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	005b      	lsls	r3, r3, #1
 800a4f2:	4413      	add	r3, r2
 800a4f4:	009b      	lsls	r3, r3, #2
 800a4f6:	440b      	add	r3, r1
 800a4f8:	331c      	adds	r3, #28
 800a4fa:	683a      	ldr	r2, [r7, #0]
 800a4fc:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	691b      	ldr	r3, [r3, #16]
 800a502:	1c5a      	adds	r2, r3, #1
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	611a      	str	r2, [r3, #16]
		return 0;
 800a508:	2300      	movs	r3, #0
 800a50a:	e001      	b.n	800a510 <shell_add+0x6c>
	}

	return -1;
 800a50c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a510:	4618      	mov	r0, r3
 800a512:	3714      	adds	r7, #20
 800a514:	46bd      	mov	sp, r7
 800a516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51a:	4770      	bx	lr

0800a51c <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b090      	sub	sp, #64	@ 0x40
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a52e:	2300      	movs	r3, #0
 800a530:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a532:	e041      	b.n	800a5b8 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 800a534:	6879      	ldr	r1, [r7, #4]
 800a536:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a538:	4613      	mov	r3, r2
 800a53a:	005b      	lsls	r3, r3, #1
 800a53c:	4413      	add	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	440b      	add	r3, r1
 800a542:	3314      	adds	r3, #20
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d131      	bne.n	800a5b2 <shell_exec+0x96>
			argc = 1;
 800a54e:	2301      	movs	r3, #1
 800a550:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	637b      	str	r3, [r7, #52]	@ 0x34
 800a55a:	e013      	b.n	800a584 <shell_exec+0x68>
				if(*p == ' ') {
 800a55c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a55e:	781b      	ldrb	r3, [r3, #0]
 800a560:	2b20      	cmp	r3, #32
 800a562:	d10c      	bne.n	800a57e <shell_exec+0x62>
					*p = '\0';
 800a564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a566:	2200      	movs	r2, #0
 800a568:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800a56a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56c:	1c5a      	adds	r2, r3, #1
 800a56e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a570:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a572:	3201      	adds	r2, #1
 800a574:	009b      	lsls	r3, r3, #2
 800a576:	3340      	adds	r3, #64	@ 0x40
 800a578:	443b      	add	r3, r7
 800a57a:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800a57e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a580:	3301      	adds	r3, #1
 800a582:	637b      	str	r3, [r7, #52]	@ 0x34
 800a584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d002      	beq.n	800a592 <shell_exec+0x76>
 800a58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a58e:	2b07      	cmp	r3, #7
 800a590:	dde4      	ble.n	800a55c <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 800a592:	6879      	ldr	r1, [r7, #4]
 800a594:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a596:	4613      	mov	r3, r2
 800a598:	005b      	lsls	r3, r3, #1
 800a59a:	4413      	add	r3, r2
 800a59c:	009b      	lsls	r3, r3, #2
 800a59e:	440b      	add	r3, r1
 800a5a0:	3318      	adds	r3, #24
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f107 020c 	add.w	r2, r7, #12
 800a5a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	4798      	blx	r3
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	e01c      	b.n	800a5ec <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800a5b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	691b      	ldr	r3, [r3, #16]
 800a5bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	dbb8      	blt.n	800a534 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800a5c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a5cc:	4a09      	ldr	r2, [pc, #36]	@ (800a5f4 <shell_exec+0xd8>)
 800a5ce:	2128      	movs	r1, #40	@ 0x28
 800a5d0:	f000 fb0a 	bl	800abe8 <sniprintf>
 800a5d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a5dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5de:	b292      	uxth	r2, r2
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f7ff feda 	bl	800a39c <uart_write>
	return -1;
 800a5e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	3740      	adds	r7, #64	@ 0x40
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}
 800a5f4:	0800be2c 	.word	0x0800be2c

0800a5f8 <shell_run>:

int shell_run(h_shell_t * h_shell) {
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b086      	sub	sp, #24
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800a600:	2300      	movs	r3, #0
 800a602:	617b      	str	r3, [r7, #20]
	int pos = 0;
 800a604:	2300      	movs	r3, #0
 800a606:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 800a608:	2202      	movs	r2, #2
 800a60a:	4938      	ldr	r1, [pc, #224]	@ (800a6ec <shell_run+0xf4>)
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f7ff fec5 	bl	800a39c <uart_write>
		reading = 1;
 800a612:	2301      	movs	r3, #1
 800a614:	617b      	str	r3, [r7, #20]

		while(reading) {
 800a616:	e05d      	b.n	800a6d4 <shell_run+0xdc>
			char c = uart_read(h_shell);
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f7ff feaf 	bl	800a37c <uart_read>
 800a61e:	4603      	mov	r3, r0
 800a620:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 800a622:	7afb      	ldrb	r3, [r7, #11]
 800a624:	2b08      	cmp	r3, #8
 800a626:	d034      	beq.n	800a692 <shell_run+0x9a>
 800a628:	2b0d      	cmp	r3, #13
 800a62a:	d13e      	bne.n	800a6aa <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a632:	4a2f      	ldr	r2, [pc, #188]	@ (800a6f0 <shell_run+0xf8>)
 800a634:	2128      	movs	r1, #40	@ 0x28
 800a636:	4618      	mov	r0, r3
 800a638:	f000 fad6 	bl	800abe8 <sniprintf>
 800a63c:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a644:	68fa      	ldr	r2, [r7, #12]
 800a646:	b292      	uxth	r2, r2
 800a648:	4619      	mov	r1, r3
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f7ff fea6 	bl	800a39c <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	1c5a      	adds	r2, r3, #1
 800a654:	613a      	str	r2, [r7, #16]
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	4413      	add	r3, r2
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800a66c:	4a21      	ldr	r2, [pc, #132]	@ (800a6f4 <shell_run+0xfc>)
 800a66e:	2128      	movs	r1, #40	@ 0x28
 800a670:	f000 faba 	bl	800abe8 <sniprintf>
 800a674:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800a67c:	68fa      	ldr	r2, [r7, #12]
 800a67e:	b292      	uxth	r2, r2
 800a680:	4619      	mov	r1, r3
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7ff fe8a 	bl	800a39c <uart_write>
				reading = 0;        //exit read loop
 800a688:	2300      	movs	r3, #0
 800a68a:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800a68c:	2300      	movs	r3, #0
 800a68e:	613b      	str	r3, [r7, #16]
				break;
 800a690:	e020      	b.n	800a6d4 <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	2b00      	cmp	r3, #0
 800a696:	dd1c      	ble.n	800a6d2 <shell_run+0xda>
					pos--;          //remove it in buffer
 800a698:	693b      	ldr	r3, [r7, #16]
 800a69a:	3b01      	subs	r3, #1
 800a69c:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 800a69e:	2203      	movs	r2, #3
 800a6a0:	4915      	ldr	r1, [pc, #84]	@ (800a6f8 <shell_run+0x100>)
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f7ff fe7a 	bl	800a39c <uart_write>
				}
				break;
 800a6a8:	e013      	b.n	800a6d2 <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE-1) {
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	2b26      	cmp	r3, #38	@ 0x26
 800a6ae:	dc11      	bgt.n	800a6d4 <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 800a6b0:	f107 030b 	add.w	r3, r7, #11
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f7ff fe6f 	bl	800a39c <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	1c5a      	adds	r2, r3, #1
 800a6c2:	613a      	str	r2, [r7, #16]
 800a6c4:	7af9      	ldrb	r1, [r7, #11]
 800a6c6:	687a      	ldr	r2, [r7, #4]
 800a6c8:	4413      	add	r3, r2
 800a6ca:	460a      	mov	r2, r1
 800a6cc:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 800a6d0:	e000      	b.n	800a6d4 <shell_run+0xdc>
				break;
 800a6d2:	bf00      	nop
		while(reading) {
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d19e      	bne.n	800a618 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f7ff ff1a 	bl	800a51c <shell_exec>
		uart_write(h_shell, "> ", 2);
 800a6e8:	e78e      	b.n	800a608 <shell_run+0x10>
 800a6ea:	bf00      	nop
 800a6ec:	0800be44 	.word	0x0800be44
 800a6f0:	0800be48 	.word	0x0800be48
 800a6f4:	0800be4c 	.word	0x0800be4c
 800a6f8:	0800be54 	.word	0x0800be54

0800a6fc <task_shell>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_shell(void * unused)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b082      	sub	sp, #8
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 800a704:	480d      	ldr	r0, [pc, #52]	@ (800a73c <task_shell+0x40>)
 800a706:	f7ff fe99 	bl	800a43c <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 800a70a:	4b0d      	ldr	r3, [pc, #52]	@ (800a740 <task_shell+0x44>)
 800a70c:	4a0d      	ldr	r2, [pc, #52]	@ (800a744 <task_shell+0x48>)
 800a70e:	2166      	movs	r1, #102	@ 0x66
 800a710:	480a      	ldr	r0, [pc, #40]	@ (800a73c <task_shell+0x40>)
 800a712:	f7ff fec7 	bl	800a4a4 <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 800a716:	4b0c      	ldr	r3, [pc, #48]	@ (800a748 <task_shell+0x4c>)
 800a718:	4a0c      	ldr	r2, [pc, #48]	@ (800a74c <task_shell+0x50>)
 800a71a:	2161      	movs	r1, #97	@ 0x61
 800a71c:	4807      	ldr	r0, [pc, #28]	@ (800a73c <task_shell+0x40>)
 800a71e:	f7ff fec1 	bl	800a4a4 <shell_add>
	shell_add(&h_shell, 'c', chenillard, "Mes LEDS sont folles !");
 800a722:	4b0b      	ldr	r3, [pc, #44]	@ (800a750 <task_shell+0x54>)
 800a724:	4a0b      	ldr	r2, [pc, #44]	@ (800a754 <task_shell+0x58>)
 800a726:	2163      	movs	r1, #99	@ 0x63
 800a728:	4804      	ldr	r0, [pc, #16]	@ (800a73c <task_shell+0x40>)
 800a72a:	f7ff febb 	bl	800a4a4 <shell_add>
	shell_run(&h_shell);
 800a72e:	4803      	ldr	r0, [pc, #12]	@ (800a73c <task_shell+0x40>)
 800a730:	f7ff ff62 	bl	800a5f8 <shell_run>

	// Une tâche ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 800a734:	bf00      	nop
 800a736:	3708      	adds	r7, #8
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	20000000 	.word	0x20000000
 800a740:	0800be58 	.word	0x0800be58
 800a744:	0800a759 	.word	0x0800a759
 800a748:	0800be70 	.word	0x0800be70
 800a74c:	0800a7b1 	.word	0x0800a7b1
 800a750:	0800be84 	.word	0x0800be84
 800a754:	0800a811 	.word	0x0800a811

0800a758 <fonction>:

extern mcp23s17_handle_t mcp;


int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b086      	sub	sp, #24
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	60f8      	str	r0, [r7, #12]
 800a760:	60b9      	str	r1, [r7, #8]
 800a762:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 800a764:	480f      	ldr	r0, [pc, #60]	@ (800a7a4 <fonction+0x4c>)
 800a766:	f000 fa37 	bl	800abd8 <puts>

	printf("argc = %d\r\n", argc);
 800a76a:	68b9      	ldr	r1, [r7, #8]
 800a76c:	480e      	ldr	r0, [pc, #56]	@ (800a7a8 <fonction+0x50>)
 800a76e:	f000 f9cb 	bl	800ab08 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 800a772:	2300      	movs	r3, #0
 800a774:	617b      	str	r3, [r7, #20]
 800a776:	e00c      	b.n	800a792 <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	4413      	add	r3, r2
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	461a      	mov	r2, r3
 800a784:	6979      	ldr	r1, [r7, #20]
 800a786:	4809      	ldr	r0, [pc, #36]	@ (800a7ac <fonction+0x54>)
 800a788:	f000 f9be 	bl	800ab08 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	3301      	adds	r3, #1
 800a790:	617b      	str	r3, [r7, #20]
 800a792:	697a      	ldr	r2, [r7, #20]
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	429a      	cmp	r2, r3
 800a798:	dbee      	blt.n	800a778 <fonction+0x20>
	}

	return 0;
 800a79a:	2300      	movs	r3, #0
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3718      	adds	r7, #24
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}
 800a7a4:	0800be9c 	.word	0x0800be9c
 800a7a8:	0800beb8 	.word	0x0800beb8
 800a7ac:	0800bec4 	.word	0x0800bec4

0800a7b0 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b088      	sub	sp, #32
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	60f8      	str	r0, [r7, #12]
 800a7b8:	60b9      	str	r1, [r7, #8]
 800a7ba:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	2b03      	cmp	r3, #3
 800a7c0:	d005      	beq.n	800a7ce <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 800a7c2:	4811      	ldr	r0, [pc, #68]	@ (800a808 <addition+0x58>)
 800a7c4:	f000 fa08 	bl	800abd8 <puts>
		return -1;
 800a7c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a7cc:	e018      	b.n	800a800 <addition+0x50>
	}

	int a = atoi(argv[1]);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	3304      	adds	r3, #4
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	f000 f84d 	bl	800a874 <atoi>
 800a7da:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	3308      	adds	r3, #8
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	f000 f846 	bl	800a874 <atoi>
 800a7e8:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 800a7ea:	69fa      	ldr	r2, [r7, #28]
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	4413      	add	r3, r2
 800a7f0:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	69ba      	ldr	r2, [r7, #24]
 800a7f6:	69f9      	ldr	r1, [r7, #28]
 800a7f8:	4804      	ldr	r0, [pc, #16]	@ (800a80c <addition+0x5c>)
 800a7fa:	f000 f985 	bl	800ab08 <iprintf>

	return 0;
 800a7fe:	2300      	movs	r3, #0
}
 800a800:	4618      	mov	r0, r3
 800a802:	3720      	adds	r7, #32
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}
 800a808:	0800bed4 	.word	0x0800bed4
 800a80c:	0800bef4 	.word	0x0800bef4

0800a810 <chenillard>:

int chenillard(h_shell_t * h_shell, int argc, char ** argv)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b086      	sub	sp, #24
 800a814:	af00      	add	r7, sp, #0
 800a816:	60f8      	str	r0, [r7, #12]
 800a818:	60b9      	str	r1, [r7, #8]
 800a81a:	607a      	str	r2, [r7, #4]
	if (argc != 2)
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	2b02      	cmp	r3, #2
 800a820:	d005      	beq.n	800a82e <chenillard+0x1e>
	{
		printf("Error: expected one arguments\r\n");
 800a822:	4811      	ldr	r0, [pc, #68]	@ (800a868 <chenillard+0x58>)
 800a824:	f000 f9d8 	bl	800abd8 <puts>
		return -1;
 800a828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a82c:	e017      	b.n	800a85e <chenillard+0x4e>
	}
	int a = atoi(argv[1]);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	3304      	adds	r3, #4
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	4618      	mov	r0, r3
 800a836:	f000 f81d 	bl	800a874 <atoi>
 800a83a:	6178      	str	r0, [r7, #20]
	if (a <= 15){
 800a83c:	697b      	ldr	r3, [r7, #20]
 800a83e:	2b0f      	cmp	r3, #15
 800a840:	dc0c      	bgt.n	800a85c <chenillard+0x4c>
		mcp23s17_SetAllOFF(&mcp);
 800a842:	480a      	ldr	r0, [pc, #40]	@ (800a86c <chenillard+0x5c>)
 800a844:	f7fe f844 	bl	80088d0 <mcp23s17_SetAllOFF>
		mcp23s17_SetLed(&mcp, a);
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	b2db      	uxtb	r3, r3
 800a84c:	4619      	mov	r1, r3
 800a84e:	4807      	ldr	r0, [pc, #28]	@ (800a86c <chenillard+0x5c>)
 800a850:	f7fe f850 	bl	80088f4 <mcp23s17_SetLed>
		printf("Led %d \r\n", a);
 800a854:	6979      	ldr	r1, [r7, #20]
 800a856:	4806      	ldr	r0, [pc, #24]	@ (800a870 <chenillard+0x60>)
 800a858:	f000 f956 	bl	800ab08 <iprintf>
	}

	return 0;
 800a85c:	2300      	movs	r3, #0
}
 800a85e:	4618      	mov	r0, r3
 800a860:	3718      	adds	r7, #24
 800a862:	46bd      	mov	sp, r7
 800a864:	bd80      	pop	{r7, pc}
 800a866:	bf00      	nop
 800a868:	0800bf04 	.word	0x0800bf04
 800a86c:	200026ec 	.word	0x200026ec
 800a870:	0800bf24 	.word	0x0800bf24

0800a874 <atoi>:
 800a874:	220a      	movs	r2, #10
 800a876:	2100      	movs	r1, #0
 800a878:	f000 b87a 	b.w	800a970 <strtol>

0800a87c <_strtol_l.isra.0>:
 800a87c:	2b24      	cmp	r3, #36	@ 0x24
 800a87e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a882:	4686      	mov	lr, r0
 800a884:	4690      	mov	r8, r2
 800a886:	d801      	bhi.n	800a88c <_strtol_l.isra.0+0x10>
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d106      	bne.n	800a89a <_strtol_l.isra.0+0x1e>
 800a88c:	f000 fb66 	bl	800af5c <__errno>
 800a890:	2316      	movs	r3, #22
 800a892:	6003      	str	r3, [r0, #0]
 800a894:	2000      	movs	r0, #0
 800a896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a89a:	4834      	ldr	r0, [pc, #208]	@ (800a96c <_strtol_l.isra.0+0xf0>)
 800a89c:	460d      	mov	r5, r1
 800a89e:	462a      	mov	r2, r5
 800a8a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a8a4:	5d06      	ldrb	r6, [r0, r4]
 800a8a6:	f016 0608 	ands.w	r6, r6, #8
 800a8aa:	d1f8      	bne.n	800a89e <_strtol_l.isra.0+0x22>
 800a8ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800a8ae:	d110      	bne.n	800a8d2 <_strtol_l.isra.0+0x56>
 800a8b0:	782c      	ldrb	r4, [r5, #0]
 800a8b2:	2601      	movs	r6, #1
 800a8b4:	1c95      	adds	r5, r2, #2
 800a8b6:	f033 0210 	bics.w	r2, r3, #16
 800a8ba:	d115      	bne.n	800a8e8 <_strtol_l.isra.0+0x6c>
 800a8bc:	2c30      	cmp	r4, #48	@ 0x30
 800a8be:	d10d      	bne.n	800a8dc <_strtol_l.isra.0+0x60>
 800a8c0:	782a      	ldrb	r2, [r5, #0]
 800a8c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a8c6:	2a58      	cmp	r2, #88	@ 0x58
 800a8c8:	d108      	bne.n	800a8dc <_strtol_l.isra.0+0x60>
 800a8ca:	786c      	ldrb	r4, [r5, #1]
 800a8cc:	3502      	adds	r5, #2
 800a8ce:	2310      	movs	r3, #16
 800a8d0:	e00a      	b.n	800a8e8 <_strtol_l.isra.0+0x6c>
 800a8d2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a8d4:	bf04      	itt	eq
 800a8d6:	782c      	ldrbeq	r4, [r5, #0]
 800a8d8:	1c95      	addeq	r5, r2, #2
 800a8da:	e7ec      	b.n	800a8b6 <_strtol_l.isra.0+0x3a>
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d1f6      	bne.n	800a8ce <_strtol_l.isra.0+0x52>
 800a8e0:	2c30      	cmp	r4, #48	@ 0x30
 800a8e2:	bf14      	ite	ne
 800a8e4:	230a      	movne	r3, #10
 800a8e6:	2308      	moveq	r3, #8
 800a8e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a8ec:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	fbbc f9f3 	udiv	r9, ip, r3
 800a8f6:	4610      	mov	r0, r2
 800a8f8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a8fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a900:	2f09      	cmp	r7, #9
 800a902:	d80f      	bhi.n	800a924 <_strtol_l.isra.0+0xa8>
 800a904:	463c      	mov	r4, r7
 800a906:	42a3      	cmp	r3, r4
 800a908:	dd1b      	ble.n	800a942 <_strtol_l.isra.0+0xc6>
 800a90a:	1c57      	adds	r7, r2, #1
 800a90c:	d007      	beq.n	800a91e <_strtol_l.isra.0+0xa2>
 800a90e:	4581      	cmp	r9, r0
 800a910:	d314      	bcc.n	800a93c <_strtol_l.isra.0+0xc0>
 800a912:	d101      	bne.n	800a918 <_strtol_l.isra.0+0x9c>
 800a914:	45a2      	cmp	sl, r4
 800a916:	db11      	blt.n	800a93c <_strtol_l.isra.0+0xc0>
 800a918:	fb00 4003 	mla	r0, r0, r3, r4
 800a91c:	2201      	movs	r2, #1
 800a91e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a922:	e7eb      	b.n	800a8fc <_strtol_l.isra.0+0x80>
 800a924:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a928:	2f19      	cmp	r7, #25
 800a92a:	d801      	bhi.n	800a930 <_strtol_l.isra.0+0xb4>
 800a92c:	3c37      	subs	r4, #55	@ 0x37
 800a92e:	e7ea      	b.n	800a906 <_strtol_l.isra.0+0x8a>
 800a930:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a934:	2f19      	cmp	r7, #25
 800a936:	d804      	bhi.n	800a942 <_strtol_l.isra.0+0xc6>
 800a938:	3c57      	subs	r4, #87	@ 0x57
 800a93a:	e7e4      	b.n	800a906 <_strtol_l.isra.0+0x8a>
 800a93c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a940:	e7ed      	b.n	800a91e <_strtol_l.isra.0+0xa2>
 800a942:	1c53      	adds	r3, r2, #1
 800a944:	d108      	bne.n	800a958 <_strtol_l.isra.0+0xdc>
 800a946:	2322      	movs	r3, #34	@ 0x22
 800a948:	f8ce 3000 	str.w	r3, [lr]
 800a94c:	4660      	mov	r0, ip
 800a94e:	f1b8 0f00 	cmp.w	r8, #0
 800a952:	d0a0      	beq.n	800a896 <_strtol_l.isra.0+0x1a>
 800a954:	1e69      	subs	r1, r5, #1
 800a956:	e006      	b.n	800a966 <_strtol_l.isra.0+0xea>
 800a958:	b106      	cbz	r6, 800a95c <_strtol_l.isra.0+0xe0>
 800a95a:	4240      	negs	r0, r0
 800a95c:	f1b8 0f00 	cmp.w	r8, #0
 800a960:	d099      	beq.n	800a896 <_strtol_l.isra.0+0x1a>
 800a962:	2a00      	cmp	r2, #0
 800a964:	d1f6      	bne.n	800a954 <_strtol_l.isra.0+0xd8>
 800a966:	f8c8 1000 	str.w	r1, [r8]
 800a96a:	e794      	b.n	800a896 <_strtol_l.isra.0+0x1a>
 800a96c:	0800bf79 	.word	0x0800bf79

0800a970 <strtol>:
 800a970:	4613      	mov	r3, r2
 800a972:	460a      	mov	r2, r1
 800a974:	4601      	mov	r1, r0
 800a976:	4802      	ldr	r0, [pc, #8]	@ (800a980 <strtol+0x10>)
 800a978:	6800      	ldr	r0, [r0, #0]
 800a97a:	f7ff bf7f 	b.w	800a87c <_strtol_l.isra.0>
 800a97e:	bf00      	nop
 800a980:	20000380 	.word	0x20000380

0800a984 <std>:
 800a984:	2300      	movs	r3, #0
 800a986:	b510      	push	{r4, lr}
 800a988:	4604      	mov	r4, r0
 800a98a:	e9c0 3300 	strd	r3, r3, [r0]
 800a98e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a992:	6083      	str	r3, [r0, #8]
 800a994:	8181      	strh	r1, [r0, #12]
 800a996:	6643      	str	r3, [r0, #100]	@ 0x64
 800a998:	81c2      	strh	r2, [r0, #14]
 800a99a:	6183      	str	r3, [r0, #24]
 800a99c:	4619      	mov	r1, r3
 800a99e:	2208      	movs	r2, #8
 800a9a0:	305c      	adds	r0, #92	@ 0x5c
 800a9a2:	f000 fa2f 	bl	800ae04 <memset>
 800a9a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9dc <std+0x58>)
 800a9a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a9aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e0 <std+0x5c>)
 800a9ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a9ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e4 <std+0x60>)
 800a9b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a9b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a9e8 <std+0x64>)
 800a9b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a9b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9ec <std+0x68>)
 800a9b8:	6224      	str	r4, [r4, #32]
 800a9ba:	429c      	cmp	r4, r3
 800a9bc:	d006      	beq.n	800a9cc <std+0x48>
 800a9be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a9c2:	4294      	cmp	r4, r2
 800a9c4:	d002      	beq.n	800a9cc <std+0x48>
 800a9c6:	33d0      	adds	r3, #208	@ 0xd0
 800a9c8:	429c      	cmp	r4, r3
 800a9ca:	d105      	bne.n	800a9d8 <std+0x54>
 800a9cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a9d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9d4:	f000 baec 	b.w	800afb0 <__retarget_lock_init_recursive>
 800a9d8:	bd10      	pop	{r4, pc}
 800a9da:	bf00      	nop
 800a9dc:	0800ac55 	.word	0x0800ac55
 800a9e0:	0800ac77 	.word	0x0800ac77
 800a9e4:	0800acaf 	.word	0x0800acaf
 800a9e8:	0800acd3 	.word	0x0800acd3
 800a9ec:	20007e4c 	.word	0x20007e4c

0800a9f0 <stdio_exit_handler>:
 800a9f0:	4a02      	ldr	r2, [pc, #8]	@ (800a9fc <stdio_exit_handler+0xc>)
 800a9f2:	4903      	ldr	r1, [pc, #12]	@ (800aa00 <stdio_exit_handler+0x10>)
 800a9f4:	4803      	ldr	r0, [pc, #12]	@ (800aa04 <stdio_exit_handler+0x14>)
 800a9f6:	f000 b869 	b.w	800aacc <_fwalk_sglue>
 800a9fa:	bf00      	nop
 800a9fc:	20000374 	.word	0x20000374
 800aa00:	0800bb19 	.word	0x0800bb19
 800aa04:	20000384 	.word	0x20000384

0800aa08 <cleanup_stdio>:
 800aa08:	6841      	ldr	r1, [r0, #4]
 800aa0a:	4b0c      	ldr	r3, [pc, #48]	@ (800aa3c <cleanup_stdio+0x34>)
 800aa0c:	4299      	cmp	r1, r3
 800aa0e:	b510      	push	{r4, lr}
 800aa10:	4604      	mov	r4, r0
 800aa12:	d001      	beq.n	800aa18 <cleanup_stdio+0x10>
 800aa14:	f001 f880 	bl	800bb18 <_fflush_r>
 800aa18:	68a1      	ldr	r1, [r4, #8]
 800aa1a:	4b09      	ldr	r3, [pc, #36]	@ (800aa40 <cleanup_stdio+0x38>)
 800aa1c:	4299      	cmp	r1, r3
 800aa1e:	d002      	beq.n	800aa26 <cleanup_stdio+0x1e>
 800aa20:	4620      	mov	r0, r4
 800aa22:	f001 f879 	bl	800bb18 <_fflush_r>
 800aa26:	68e1      	ldr	r1, [r4, #12]
 800aa28:	4b06      	ldr	r3, [pc, #24]	@ (800aa44 <cleanup_stdio+0x3c>)
 800aa2a:	4299      	cmp	r1, r3
 800aa2c:	d004      	beq.n	800aa38 <cleanup_stdio+0x30>
 800aa2e:	4620      	mov	r0, r4
 800aa30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa34:	f001 b870 	b.w	800bb18 <_fflush_r>
 800aa38:	bd10      	pop	{r4, pc}
 800aa3a:	bf00      	nop
 800aa3c:	20007e4c 	.word	0x20007e4c
 800aa40:	20007eb4 	.word	0x20007eb4
 800aa44:	20007f1c 	.word	0x20007f1c

0800aa48 <global_stdio_init.part.0>:
 800aa48:	b510      	push	{r4, lr}
 800aa4a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa78 <global_stdio_init.part.0+0x30>)
 800aa4c:	4c0b      	ldr	r4, [pc, #44]	@ (800aa7c <global_stdio_init.part.0+0x34>)
 800aa4e:	4a0c      	ldr	r2, [pc, #48]	@ (800aa80 <global_stdio_init.part.0+0x38>)
 800aa50:	601a      	str	r2, [r3, #0]
 800aa52:	4620      	mov	r0, r4
 800aa54:	2200      	movs	r2, #0
 800aa56:	2104      	movs	r1, #4
 800aa58:	f7ff ff94 	bl	800a984 <std>
 800aa5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aa60:	2201      	movs	r2, #1
 800aa62:	2109      	movs	r1, #9
 800aa64:	f7ff ff8e 	bl	800a984 <std>
 800aa68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aa6c:	2202      	movs	r2, #2
 800aa6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa72:	2112      	movs	r1, #18
 800aa74:	f7ff bf86 	b.w	800a984 <std>
 800aa78:	20007f84 	.word	0x20007f84
 800aa7c:	20007e4c 	.word	0x20007e4c
 800aa80:	0800a9f1 	.word	0x0800a9f1

0800aa84 <__sfp_lock_acquire>:
 800aa84:	4801      	ldr	r0, [pc, #4]	@ (800aa8c <__sfp_lock_acquire+0x8>)
 800aa86:	f000 ba94 	b.w	800afb2 <__retarget_lock_acquire_recursive>
 800aa8a:	bf00      	nop
 800aa8c:	20007f8d 	.word	0x20007f8d

0800aa90 <__sfp_lock_release>:
 800aa90:	4801      	ldr	r0, [pc, #4]	@ (800aa98 <__sfp_lock_release+0x8>)
 800aa92:	f000 ba8f 	b.w	800afb4 <__retarget_lock_release_recursive>
 800aa96:	bf00      	nop
 800aa98:	20007f8d 	.word	0x20007f8d

0800aa9c <__sinit>:
 800aa9c:	b510      	push	{r4, lr}
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	f7ff fff0 	bl	800aa84 <__sfp_lock_acquire>
 800aaa4:	6a23      	ldr	r3, [r4, #32]
 800aaa6:	b11b      	cbz	r3, 800aab0 <__sinit+0x14>
 800aaa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aaac:	f7ff bff0 	b.w	800aa90 <__sfp_lock_release>
 800aab0:	4b04      	ldr	r3, [pc, #16]	@ (800aac4 <__sinit+0x28>)
 800aab2:	6223      	str	r3, [r4, #32]
 800aab4:	4b04      	ldr	r3, [pc, #16]	@ (800aac8 <__sinit+0x2c>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d1f5      	bne.n	800aaa8 <__sinit+0xc>
 800aabc:	f7ff ffc4 	bl	800aa48 <global_stdio_init.part.0>
 800aac0:	e7f2      	b.n	800aaa8 <__sinit+0xc>
 800aac2:	bf00      	nop
 800aac4:	0800aa09 	.word	0x0800aa09
 800aac8:	20007f84 	.word	0x20007f84

0800aacc <_fwalk_sglue>:
 800aacc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aad0:	4607      	mov	r7, r0
 800aad2:	4688      	mov	r8, r1
 800aad4:	4614      	mov	r4, r2
 800aad6:	2600      	movs	r6, #0
 800aad8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aadc:	f1b9 0901 	subs.w	r9, r9, #1
 800aae0:	d505      	bpl.n	800aaee <_fwalk_sglue+0x22>
 800aae2:	6824      	ldr	r4, [r4, #0]
 800aae4:	2c00      	cmp	r4, #0
 800aae6:	d1f7      	bne.n	800aad8 <_fwalk_sglue+0xc>
 800aae8:	4630      	mov	r0, r6
 800aaea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaee:	89ab      	ldrh	r3, [r5, #12]
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d907      	bls.n	800ab04 <_fwalk_sglue+0x38>
 800aaf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aaf8:	3301      	adds	r3, #1
 800aafa:	d003      	beq.n	800ab04 <_fwalk_sglue+0x38>
 800aafc:	4629      	mov	r1, r5
 800aafe:	4638      	mov	r0, r7
 800ab00:	47c0      	blx	r8
 800ab02:	4306      	orrs	r6, r0
 800ab04:	3568      	adds	r5, #104	@ 0x68
 800ab06:	e7e9      	b.n	800aadc <_fwalk_sglue+0x10>

0800ab08 <iprintf>:
 800ab08:	b40f      	push	{r0, r1, r2, r3}
 800ab0a:	b507      	push	{r0, r1, r2, lr}
 800ab0c:	4906      	ldr	r1, [pc, #24]	@ (800ab28 <iprintf+0x20>)
 800ab0e:	ab04      	add	r3, sp, #16
 800ab10:	6808      	ldr	r0, [r1, #0]
 800ab12:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab16:	6881      	ldr	r1, [r0, #8]
 800ab18:	9301      	str	r3, [sp, #4]
 800ab1a:	f000 fcd5 	bl	800b4c8 <_vfiprintf_r>
 800ab1e:	b003      	add	sp, #12
 800ab20:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab24:	b004      	add	sp, #16
 800ab26:	4770      	bx	lr
 800ab28:	20000380 	.word	0x20000380

0800ab2c <_puts_r>:
 800ab2c:	6a03      	ldr	r3, [r0, #32]
 800ab2e:	b570      	push	{r4, r5, r6, lr}
 800ab30:	6884      	ldr	r4, [r0, #8]
 800ab32:	4605      	mov	r5, r0
 800ab34:	460e      	mov	r6, r1
 800ab36:	b90b      	cbnz	r3, 800ab3c <_puts_r+0x10>
 800ab38:	f7ff ffb0 	bl	800aa9c <__sinit>
 800ab3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab3e:	07db      	lsls	r3, r3, #31
 800ab40:	d405      	bmi.n	800ab4e <_puts_r+0x22>
 800ab42:	89a3      	ldrh	r3, [r4, #12]
 800ab44:	0598      	lsls	r0, r3, #22
 800ab46:	d402      	bmi.n	800ab4e <_puts_r+0x22>
 800ab48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab4a:	f000 fa32 	bl	800afb2 <__retarget_lock_acquire_recursive>
 800ab4e:	89a3      	ldrh	r3, [r4, #12]
 800ab50:	0719      	lsls	r1, r3, #28
 800ab52:	d502      	bpl.n	800ab5a <_puts_r+0x2e>
 800ab54:	6923      	ldr	r3, [r4, #16]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d135      	bne.n	800abc6 <_puts_r+0x9a>
 800ab5a:	4621      	mov	r1, r4
 800ab5c:	4628      	mov	r0, r5
 800ab5e:	f000 f8fb 	bl	800ad58 <__swsetup_r>
 800ab62:	b380      	cbz	r0, 800abc6 <_puts_r+0x9a>
 800ab64:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800ab68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab6a:	07da      	lsls	r2, r3, #31
 800ab6c:	d405      	bmi.n	800ab7a <_puts_r+0x4e>
 800ab6e:	89a3      	ldrh	r3, [r4, #12]
 800ab70:	059b      	lsls	r3, r3, #22
 800ab72:	d402      	bmi.n	800ab7a <_puts_r+0x4e>
 800ab74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab76:	f000 fa1d 	bl	800afb4 <__retarget_lock_release_recursive>
 800ab7a:	4628      	mov	r0, r5
 800ab7c:	bd70      	pop	{r4, r5, r6, pc}
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	da04      	bge.n	800ab8c <_puts_r+0x60>
 800ab82:	69a2      	ldr	r2, [r4, #24]
 800ab84:	429a      	cmp	r2, r3
 800ab86:	dc17      	bgt.n	800abb8 <_puts_r+0x8c>
 800ab88:	290a      	cmp	r1, #10
 800ab8a:	d015      	beq.n	800abb8 <_puts_r+0x8c>
 800ab8c:	6823      	ldr	r3, [r4, #0]
 800ab8e:	1c5a      	adds	r2, r3, #1
 800ab90:	6022      	str	r2, [r4, #0]
 800ab92:	7019      	strb	r1, [r3, #0]
 800ab94:	68a3      	ldr	r3, [r4, #8]
 800ab96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ab9a:	3b01      	subs	r3, #1
 800ab9c:	60a3      	str	r3, [r4, #8]
 800ab9e:	2900      	cmp	r1, #0
 800aba0:	d1ed      	bne.n	800ab7e <_puts_r+0x52>
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	da11      	bge.n	800abca <_puts_r+0x9e>
 800aba6:	4622      	mov	r2, r4
 800aba8:	210a      	movs	r1, #10
 800abaa:	4628      	mov	r0, r5
 800abac:	f000 f895 	bl	800acda <__swbuf_r>
 800abb0:	3001      	adds	r0, #1
 800abb2:	d0d7      	beq.n	800ab64 <_puts_r+0x38>
 800abb4:	250a      	movs	r5, #10
 800abb6:	e7d7      	b.n	800ab68 <_puts_r+0x3c>
 800abb8:	4622      	mov	r2, r4
 800abba:	4628      	mov	r0, r5
 800abbc:	f000 f88d 	bl	800acda <__swbuf_r>
 800abc0:	3001      	adds	r0, #1
 800abc2:	d1e7      	bne.n	800ab94 <_puts_r+0x68>
 800abc4:	e7ce      	b.n	800ab64 <_puts_r+0x38>
 800abc6:	3e01      	subs	r6, #1
 800abc8:	e7e4      	b.n	800ab94 <_puts_r+0x68>
 800abca:	6823      	ldr	r3, [r4, #0]
 800abcc:	1c5a      	adds	r2, r3, #1
 800abce:	6022      	str	r2, [r4, #0]
 800abd0:	220a      	movs	r2, #10
 800abd2:	701a      	strb	r2, [r3, #0]
 800abd4:	e7ee      	b.n	800abb4 <_puts_r+0x88>
	...

0800abd8 <puts>:
 800abd8:	4b02      	ldr	r3, [pc, #8]	@ (800abe4 <puts+0xc>)
 800abda:	4601      	mov	r1, r0
 800abdc:	6818      	ldr	r0, [r3, #0]
 800abde:	f7ff bfa5 	b.w	800ab2c <_puts_r>
 800abe2:	bf00      	nop
 800abe4:	20000380 	.word	0x20000380

0800abe8 <sniprintf>:
 800abe8:	b40c      	push	{r2, r3}
 800abea:	b530      	push	{r4, r5, lr}
 800abec:	4b18      	ldr	r3, [pc, #96]	@ (800ac50 <sniprintf+0x68>)
 800abee:	1e0c      	subs	r4, r1, #0
 800abf0:	681d      	ldr	r5, [r3, #0]
 800abf2:	b09d      	sub	sp, #116	@ 0x74
 800abf4:	da08      	bge.n	800ac08 <sniprintf+0x20>
 800abf6:	238b      	movs	r3, #139	@ 0x8b
 800abf8:	602b      	str	r3, [r5, #0]
 800abfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abfe:	b01d      	add	sp, #116	@ 0x74
 800ac00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac04:	b002      	add	sp, #8
 800ac06:	4770      	bx	lr
 800ac08:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ac0c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ac10:	f04f 0300 	mov.w	r3, #0
 800ac14:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ac16:	bf14      	ite	ne
 800ac18:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ac1c:	4623      	moveq	r3, r4
 800ac1e:	9304      	str	r3, [sp, #16]
 800ac20:	9307      	str	r3, [sp, #28]
 800ac22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ac26:	9002      	str	r0, [sp, #8]
 800ac28:	9006      	str	r0, [sp, #24]
 800ac2a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ac2e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ac30:	ab21      	add	r3, sp, #132	@ 0x84
 800ac32:	a902      	add	r1, sp, #8
 800ac34:	4628      	mov	r0, r5
 800ac36:	9301      	str	r3, [sp, #4]
 800ac38:	f000 fb20 	bl	800b27c <_svfiprintf_r>
 800ac3c:	1c43      	adds	r3, r0, #1
 800ac3e:	bfbc      	itt	lt
 800ac40:	238b      	movlt	r3, #139	@ 0x8b
 800ac42:	602b      	strlt	r3, [r5, #0]
 800ac44:	2c00      	cmp	r4, #0
 800ac46:	d0da      	beq.n	800abfe <sniprintf+0x16>
 800ac48:	9b02      	ldr	r3, [sp, #8]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	701a      	strb	r2, [r3, #0]
 800ac4e:	e7d6      	b.n	800abfe <sniprintf+0x16>
 800ac50:	20000380 	.word	0x20000380

0800ac54 <__sread>:
 800ac54:	b510      	push	{r4, lr}
 800ac56:	460c      	mov	r4, r1
 800ac58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac5c:	f000 f95a 	bl	800af14 <_read_r>
 800ac60:	2800      	cmp	r0, #0
 800ac62:	bfab      	itete	ge
 800ac64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ac66:	89a3      	ldrhlt	r3, [r4, #12]
 800ac68:	181b      	addge	r3, r3, r0
 800ac6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ac6e:	bfac      	ite	ge
 800ac70:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ac72:	81a3      	strhlt	r3, [r4, #12]
 800ac74:	bd10      	pop	{r4, pc}

0800ac76 <__swrite>:
 800ac76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac7a:	461f      	mov	r7, r3
 800ac7c:	898b      	ldrh	r3, [r1, #12]
 800ac7e:	05db      	lsls	r3, r3, #23
 800ac80:	4605      	mov	r5, r0
 800ac82:	460c      	mov	r4, r1
 800ac84:	4616      	mov	r6, r2
 800ac86:	d505      	bpl.n	800ac94 <__swrite+0x1e>
 800ac88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac8c:	2302      	movs	r3, #2
 800ac8e:	2200      	movs	r2, #0
 800ac90:	f000 f92e 	bl	800aef0 <_lseek_r>
 800ac94:	89a3      	ldrh	r3, [r4, #12]
 800ac96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac9e:	81a3      	strh	r3, [r4, #12]
 800aca0:	4632      	mov	r2, r6
 800aca2:	463b      	mov	r3, r7
 800aca4:	4628      	mov	r0, r5
 800aca6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acaa:	f000 b945 	b.w	800af38 <_write_r>

0800acae <__sseek>:
 800acae:	b510      	push	{r4, lr}
 800acb0:	460c      	mov	r4, r1
 800acb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acb6:	f000 f91b 	bl	800aef0 <_lseek_r>
 800acba:	1c43      	adds	r3, r0, #1
 800acbc:	89a3      	ldrh	r3, [r4, #12]
 800acbe:	bf15      	itete	ne
 800acc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800acc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800acc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800acca:	81a3      	strheq	r3, [r4, #12]
 800accc:	bf18      	it	ne
 800acce:	81a3      	strhne	r3, [r4, #12]
 800acd0:	bd10      	pop	{r4, pc}

0800acd2 <__sclose>:
 800acd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acd6:	f000 b89d 	b.w	800ae14 <_close_r>

0800acda <__swbuf_r>:
 800acda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acdc:	460e      	mov	r6, r1
 800acde:	4614      	mov	r4, r2
 800ace0:	4605      	mov	r5, r0
 800ace2:	b118      	cbz	r0, 800acec <__swbuf_r+0x12>
 800ace4:	6a03      	ldr	r3, [r0, #32]
 800ace6:	b90b      	cbnz	r3, 800acec <__swbuf_r+0x12>
 800ace8:	f7ff fed8 	bl	800aa9c <__sinit>
 800acec:	69a3      	ldr	r3, [r4, #24]
 800acee:	60a3      	str	r3, [r4, #8]
 800acf0:	89a3      	ldrh	r3, [r4, #12]
 800acf2:	071a      	lsls	r2, r3, #28
 800acf4:	d501      	bpl.n	800acfa <__swbuf_r+0x20>
 800acf6:	6923      	ldr	r3, [r4, #16]
 800acf8:	b943      	cbnz	r3, 800ad0c <__swbuf_r+0x32>
 800acfa:	4621      	mov	r1, r4
 800acfc:	4628      	mov	r0, r5
 800acfe:	f000 f82b 	bl	800ad58 <__swsetup_r>
 800ad02:	b118      	cbz	r0, 800ad0c <__swbuf_r+0x32>
 800ad04:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ad08:	4638      	mov	r0, r7
 800ad0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad0c:	6823      	ldr	r3, [r4, #0]
 800ad0e:	6922      	ldr	r2, [r4, #16]
 800ad10:	1a98      	subs	r0, r3, r2
 800ad12:	6963      	ldr	r3, [r4, #20]
 800ad14:	b2f6      	uxtb	r6, r6
 800ad16:	4283      	cmp	r3, r0
 800ad18:	4637      	mov	r7, r6
 800ad1a:	dc05      	bgt.n	800ad28 <__swbuf_r+0x4e>
 800ad1c:	4621      	mov	r1, r4
 800ad1e:	4628      	mov	r0, r5
 800ad20:	f000 fefa 	bl	800bb18 <_fflush_r>
 800ad24:	2800      	cmp	r0, #0
 800ad26:	d1ed      	bne.n	800ad04 <__swbuf_r+0x2a>
 800ad28:	68a3      	ldr	r3, [r4, #8]
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	60a3      	str	r3, [r4, #8]
 800ad2e:	6823      	ldr	r3, [r4, #0]
 800ad30:	1c5a      	adds	r2, r3, #1
 800ad32:	6022      	str	r2, [r4, #0]
 800ad34:	701e      	strb	r6, [r3, #0]
 800ad36:	6962      	ldr	r2, [r4, #20]
 800ad38:	1c43      	adds	r3, r0, #1
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d004      	beq.n	800ad48 <__swbuf_r+0x6e>
 800ad3e:	89a3      	ldrh	r3, [r4, #12]
 800ad40:	07db      	lsls	r3, r3, #31
 800ad42:	d5e1      	bpl.n	800ad08 <__swbuf_r+0x2e>
 800ad44:	2e0a      	cmp	r6, #10
 800ad46:	d1df      	bne.n	800ad08 <__swbuf_r+0x2e>
 800ad48:	4621      	mov	r1, r4
 800ad4a:	4628      	mov	r0, r5
 800ad4c:	f000 fee4 	bl	800bb18 <_fflush_r>
 800ad50:	2800      	cmp	r0, #0
 800ad52:	d0d9      	beq.n	800ad08 <__swbuf_r+0x2e>
 800ad54:	e7d6      	b.n	800ad04 <__swbuf_r+0x2a>
	...

0800ad58 <__swsetup_r>:
 800ad58:	b538      	push	{r3, r4, r5, lr}
 800ad5a:	4b29      	ldr	r3, [pc, #164]	@ (800ae00 <__swsetup_r+0xa8>)
 800ad5c:	4605      	mov	r5, r0
 800ad5e:	6818      	ldr	r0, [r3, #0]
 800ad60:	460c      	mov	r4, r1
 800ad62:	b118      	cbz	r0, 800ad6c <__swsetup_r+0x14>
 800ad64:	6a03      	ldr	r3, [r0, #32]
 800ad66:	b90b      	cbnz	r3, 800ad6c <__swsetup_r+0x14>
 800ad68:	f7ff fe98 	bl	800aa9c <__sinit>
 800ad6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad70:	0719      	lsls	r1, r3, #28
 800ad72:	d422      	bmi.n	800adba <__swsetup_r+0x62>
 800ad74:	06da      	lsls	r2, r3, #27
 800ad76:	d407      	bmi.n	800ad88 <__swsetup_r+0x30>
 800ad78:	2209      	movs	r2, #9
 800ad7a:	602a      	str	r2, [r5, #0]
 800ad7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad80:	81a3      	strh	r3, [r4, #12]
 800ad82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad86:	e033      	b.n	800adf0 <__swsetup_r+0x98>
 800ad88:	0758      	lsls	r0, r3, #29
 800ad8a:	d512      	bpl.n	800adb2 <__swsetup_r+0x5a>
 800ad8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad8e:	b141      	cbz	r1, 800ada2 <__swsetup_r+0x4a>
 800ad90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad94:	4299      	cmp	r1, r3
 800ad96:	d002      	beq.n	800ad9e <__swsetup_r+0x46>
 800ad98:	4628      	mov	r0, r5
 800ad9a:	f000 f91b 	bl	800afd4 <_free_r>
 800ad9e:	2300      	movs	r3, #0
 800ada0:	6363      	str	r3, [r4, #52]	@ 0x34
 800ada2:	89a3      	ldrh	r3, [r4, #12]
 800ada4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ada8:	81a3      	strh	r3, [r4, #12]
 800adaa:	2300      	movs	r3, #0
 800adac:	6063      	str	r3, [r4, #4]
 800adae:	6923      	ldr	r3, [r4, #16]
 800adb0:	6023      	str	r3, [r4, #0]
 800adb2:	89a3      	ldrh	r3, [r4, #12]
 800adb4:	f043 0308 	orr.w	r3, r3, #8
 800adb8:	81a3      	strh	r3, [r4, #12]
 800adba:	6923      	ldr	r3, [r4, #16]
 800adbc:	b94b      	cbnz	r3, 800add2 <__swsetup_r+0x7a>
 800adbe:	89a3      	ldrh	r3, [r4, #12]
 800adc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800adc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adc8:	d003      	beq.n	800add2 <__swsetup_r+0x7a>
 800adca:	4621      	mov	r1, r4
 800adcc:	4628      	mov	r0, r5
 800adce:	f000 fef1 	bl	800bbb4 <__smakebuf_r>
 800add2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800add6:	f013 0201 	ands.w	r2, r3, #1
 800adda:	d00a      	beq.n	800adf2 <__swsetup_r+0x9a>
 800addc:	2200      	movs	r2, #0
 800adde:	60a2      	str	r2, [r4, #8]
 800ade0:	6962      	ldr	r2, [r4, #20]
 800ade2:	4252      	negs	r2, r2
 800ade4:	61a2      	str	r2, [r4, #24]
 800ade6:	6922      	ldr	r2, [r4, #16]
 800ade8:	b942      	cbnz	r2, 800adfc <__swsetup_r+0xa4>
 800adea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800adee:	d1c5      	bne.n	800ad7c <__swsetup_r+0x24>
 800adf0:	bd38      	pop	{r3, r4, r5, pc}
 800adf2:	0799      	lsls	r1, r3, #30
 800adf4:	bf58      	it	pl
 800adf6:	6962      	ldrpl	r2, [r4, #20]
 800adf8:	60a2      	str	r2, [r4, #8]
 800adfa:	e7f4      	b.n	800ade6 <__swsetup_r+0x8e>
 800adfc:	2000      	movs	r0, #0
 800adfe:	e7f7      	b.n	800adf0 <__swsetup_r+0x98>
 800ae00:	20000380 	.word	0x20000380

0800ae04 <memset>:
 800ae04:	4402      	add	r2, r0
 800ae06:	4603      	mov	r3, r0
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d100      	bne.n	800ae0e <memset+0xa>
 800ae0c:	4770      	bx	lr
 800ae0e:	f803 1b01 	strb.w	r1, [r3], #1
 800ae12:	e7f9      	b.n	800ae08 <memset+0x4>

0800ae14 <_close_r>:
 800ae14:	b538      	push	{r3, r4, r5, lr}
 800ae16:	4d06      	ldr	r5, [pc, #24]	@ (800ae30 <_close_r+0x1c>)
 800ae18:	2300      	movs	r3, #0
 800ae1a:	4604      	mov	r4, r0
 800ae1c:	4608      	mov	r0, r1
 800ae1e:	602b      	str	r3, [r5, #0]
 800ae20:	f7f6 fbb5 	bl	800158e <_close>
 800ae24:	1c43      	adds	r3, r0, #1
 800ae26:	d102      	bne.n	800ae2e <_close_r+0x1a>
 800ae28:	682b      	ldr	r3, [r5, #0]
 800ae2a:	b103      	cbz	r3, 800ae2e <_close_r+0x1a>
 800ae2c:	6023      	str	r3, [r4, #0]
 800ae2e:	bd38      	pop	{r3, r4, r5, pc}
 800ae30:	20007f88 	.word	0x20007f88

0800ae34 <_reclaim_reent>:
 800ae34:	4b2d      	ldr	r3, [pc, #180]	@ (800aeec <_reclaim_reent+0xb8>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	4283      	cmp	r3, r0
 800ae3a:	b570      	push	{r4, r5, r6, lr}
 800ae3c:	4604      	mov	r4, r0
 800ae3e:	d053      	beq.n	800aee8 <_reclaim_reent+0xb4>
 800ae40:	69c3      	ldr	r3, [r0, #28]
 800ae42:	b31b      	cbz	r3, 800ae8c <_reclaim_reent+0x58>
 800ae44:	68db      	ldr	r3, [r3, #12]
 800ae46:	b163      	cbz	r3, 800ae62 <_reclaim_reent+0x2e>
 800ae48:	2500      	movs	r5, #0
 800ae4a:	69e3      	ldr	r3, [r4, #28]
 800ae4c:	68db      	ldr	r3, [r3, #12]
 800ae4e:	5959      	ldr	r1, [r3, r5]
 800ae50:	b9b1      	cbnz	r1, 800ae80 <_reclaim_reent+0x4c>
 800ae52:	3504      	adds	r5, #4
 800ae54:	2d80      	cmp	r5, #128	@ 0x80
 800ae56:	d1f8      	bne.n	800ae4a <_reclaim_reent+0x16>
 800ae58:	69e3      	ldr	r3, [r4, #28]
 800ae5a:	4620      	mov	r0, r4
 800ae5c:	68d9      	ldr	r1, [r3, #12]
 800ae5e:	f000 f8b9 	bl	800afd4 <_free_r>
 800ae62:	69e3      	ldr	r3, [r4, #28]
 800ae64:	6819      	ldr	r1, [r3, #0]
 800ae66:	b111      	cbz	r1, 800ae6e <_reclaim_reent+0x3a>
 800ae68:	4620      	mov	r0, r4
 800ae6a:	f000 f8b3 	bl	800afd4 <_free_r>
 800ae6e:	69e3      	ldr	r3, [r4, #28]
 800ae70:	689d      	ldr	r5, [r3, #8]
 800ae72:	b15d      	cbz	r5, 800ae8c <_reclaim_reent+0x58>
 800ae74:	4629      	mov	r1, r5
 800ae76:	4620      	mov	r0, r4
 800ae78:	682d      	ldr	r5, [r5, #0]
 800ae7a:	f000 f8ab 	bl	800afd4 <_free_r>
 800ae7e:	e7f8      	b.n	800ae72 <_reclaim_reent+0x3e>
 800ae80:	680e      	ldr	r6, [r1, #0]
 800ae82:	4620      	mov	r0, r4
 800ae84:	f000 f8a6 	bl	800afd4 <_free_r>
 800ae88:	4631      	mov	r1, r6
 800ae8a:	e7e1      	b.n	800ae50 <_reclaim_reent+0x1c>
 800ae8c:	6961      	ldr	r1, [r4, #20]
 800ae8e:	b111      	cbz	r1, 800ae96 <_reclaim_reent+0x62>
 800ae90:	4620      	mov	r0, r4
 800ae92:	f000 f89f 	bl	800afd4 <_free_r>
 800ae96:	69e1      	ldr	r1, [r4, #28]
 800ae98:	b111      	cbz	r1, 800aea0 <_reclaim_reent+0x6c>
 800ae9a:	4620      	mov	r0, r4
 800ae9c:	f000 f89a 	bl	800afd4 <_free_r>
 800aea0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aea2:	b111      	cbz	r1, 800aeaa <_reclaim_reent+0x76>
 800aea4:	4620      	mov	r0, r4
 800aea6:	f000 f895 	bl	800afd4 <_free_r>
 800aeaa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aeac:	b111      	cbz	r1, 800aeb4 <_reclaim_reent+0x80>
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f000 f890 	bl	800afd4 <_free_r>
 800aeb4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aeb6:	b111      	cbz	r1, 800aebe <_reclaim_reent+0x8a>
 800aeb8:	4620      	mov	r0, r4
 800aeba:	f000 f88b 	bl	800afd4 <_free_r>
 800aebe:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aec0:	b111      	cbz	r1, 800aec8 <_reclaim_reent+0x94>
 800aec2:	4620      	mov	r0, r4
 800aec4:	f000 f886 	bl	800afd4 <_free_r>
 800aec8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800aeca:	b111      	cbz	r1, 800aed2 <_reclaim_reent+0x9e>
 800aecc:	4620      	mov	r0, r4
 800aece:	f000 f881 	bl	800afd4 <_free_r>
 800aed2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aed4:	b111      	cbz	r1, 800aedc <_reclaim_reent+0xa8>
 800aed6:	4620      	mov	r0, r4
 800aed8:	f000 f87c 	bl	800afd4 <_free_r>
 800aedc:	6a23      	ldr	r3, [r4, #32]
 800aede:	b11b      	cbz	r3, 800aee8 <_reclaim_reent+0xb4>
 800aee0:	4620      	mov	r0, r4
 800aee2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aee6:	4718      	bx	r3
 800aee8:	bd70      	pop	{r4, r5, r6, pc}
 800aeea:	bf00      	nop
 800aeec:	20000380 	.word	0x20000380

0800aef0 <_lseek_r>:
 800aef0:	b538      	push	{r3, r4, r5, lr}
 800aef2:	4d07      	ldr	r5, [pc, #28]	@ (800af10 <_lseek_r+0x20>)
 800aef4:	4604      	mov	r4, r0
 800aef6:	4608      	mov	r0, r1
 800aef8:	4611      	mov	r1, r2
 800aefa:	2200      	movs	r2, #0
 800aefc:	602a      	str	r2, [r5, #0]
 800aefe:	461a      	mov	r2, r3
 800af00:	f7f6 fb6c 	bl	80015dc <_lseek>
 800af04:	1c43      	adds	r3, r0, #1
 800af06:	d102      	bne.n	800af0e <_lseek_r+0x1e>
 800af08:	682b      	ldr	r3, [r5, #0]
 800af0a:	b103      	cbz	r3, 800af0e <_lseek_r+0x1e>
 800af0c:	6023      	str	r3, [r4, #0]
 800af0e:	bd38      	pop	{r3, r4, r5, pc}
 800af10:	20007f88 	.word	0x20007f88

0800af14 <_read_r>:
 800af14:	b538      	push	{r3, r4, r5, lr}
 800af16:	4d07      	ldr	r5, [pc, #28]	@ (800af34 <_read_r+0x20>)
 800af18:	4604      	mov	r4, r0
 800af1a:	4608      	mov	r0, r1
 800af1c:	4611      	mov	r1, r2
 800af1e:	2200      	movs	r2, #0
 800af20:	602a      	str	r2, [r5, #0]
 800af22:	461a      	mov	r2, r3
 800af24:	f7f6 fafa 	bl	800151c <_read>
 800af28:	1c43      	adds	r3, r0, #1
 800af2a:	d102      	bne.n	800af32 <_read_r+0x1e>
 800af2c:	682b      	ldr	r3, [r5, #0]
 800af2e:	b103      	cbz	r3, 800af32 <_read_r+0x1e>
 800af30:	6023      	str	r3, [r4, #0]
 800af32:	bd38      	pop	{r3, r4, r5, pc}
 800af34:	20007f88 	.word	0x20007f88

0800af38 <_write_r>:
 800af38:	b538      	push	{r3, r4, r5, lr}
 800af3a:	4d07      	ldr	r5, [pc, #28]	@ (800af58 <_write_r+0x20>)
 800af3c:	4604      	mov	r4, r0
 800af3e:	4608      	mov	r0, r1
 800af40:	4611      	mov	r1, r2
 800af42:	2200      	movs	r2, #0
 800af44:	602a      	str	r2, [r5, #0]
 800af46:	461a      	mov	r2, r3
 800af48:	f7f6 fb05 	bl	8001556 <_write>
 800af4c:	1c43      	adds	r3, r0, #1
 800af4e:	d102      	bne.n	800af56 <_write_r+0x1e>
 800af50:	682b      	ldr	r3, [r5, #0]
 800af52:	b103      	cbz	r3, 800af56 <_write_r+0x1e>
 800af54:	6023      	str	r3, [r4, #0]
 800af56:	bd38      	pop	{r3, r4, r5, pc}
 800af58:	20007f88 	.word	0x20007f88

0800af5c <__errno>:
 800af5c:	4b01      	ldr	r3, [pc, #4]	@ (800af64 <__errno+0x8>)
 800af5e:	6818      	ldr	r0, [r3, #0]
 800af60:	4770      	bx	lr
 800af62:	bf00      	nop
 800af64:	20000380 	.word	0x20000380

0800af68 <__libc_init_array>:
 800af68:	b570      	push	{r4, r5, r6, lr}
 800af6a:	4d0d      	ldr	r5, [pc, #52]	@ (800afa0 <__libc_init_array+0x38>)
 800af6c:	4c0d      	ldr	r4, [pc, #52]	@ (800afa4 <__libc_init_array+0x3c>)
 800af6e:	1b64      	subs	r4, r4, r5
 800af70:	10a4      	asrs	r4, r4, #2
 800af72:	2600      	movs	r6, #0
 800af74:	42a6      	cmp	r6, r4
 800af76:	d109      	bne.n	800af8c <__libc_init_array+0x24>
 800af78:	4d0b      	ldr	r5, [pc, #44]	@ (800afa8 <__libc_init_array+0x40>)
 800af7a:	4c0c      	ldr	r4, [pc, #48]	@ (800afac <__libc_init_array+0x44>)
 800af7c:	f000 fed8 	bl	800bd30 <_init>
 800af80:	1b64      	subs	r4, r4, r5
 800af82:	10a4      	asrs	r4, r4, #2
 800af84:	2600      	movs	r6, #0
 800af86:	42a6      	cmp	r6, r4
 800af88:	d105      	bne.n	800af96 <__libc_init_array+0x2e>
 800af8a:	bd70      	pop	{r4, r5, r6, pc}
 800af8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800af90:	4798      	blx	r3
 800af92:	3601      	adds	r6, #1
 800af94:	e7ee      	b.n	800af74 <__libc_init_array+0xc>
 800af96:	f855 3b04 	ldr.w	r3, [r5], #4
 800af9a:	4798      	blx	r3
 800af9c:	3601      	adds	r6, #1
 800af9e:	e7f2      	b.n	800af86 <__libc_init_array+0x1e>
 800afa0:	0800c0b4 	.word	0x0800c0b4
 800afa4:	0800c0b4 	.word	0x0800c0b4
 800afa8:	0800c0b4 	.word	0x0800c0b4
 800afac:	0800c0b8 	.word	0x0800c0b8

0800afb0 <__retarget_lock_init_recursive>:
 800afb0:	4770      	bx	lr

0800afb2 <__retarget_lock_acquire_recursive>:
 800afb2:	4770      	bx	lr

0800afb4 <__retarget_lock_release_recursive>:
 800afb4:	4770      	bx	lr

0800afb6 <memcpy>:
 800afb6:	440a      	add	r2, r1
 800afb8:	4291      	cmp	r1, r2
 800afba:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800afbe:	d100      	bne.n	800afc2 <memcpy+0xc>
 800afc0:	4770      	bx	lr
 800afc2:	b510      	push	{r4, lr}
 800afc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800afcc:	4291      	cmp	r1, r2
 800afce:	d1f9      	bne.n	800afc4 <memcpy+0xe>
 800afd0:	bd10      	pop	{r4, pc}
	...

0800afd4 <_free_r>:
 800afd4:	b538      	push	{r3, r4, r5, lr}
 800afd6:	4605      	mov	r5, r0
 800afd8:	2900      	cmp	r1, #0
 800afda:	d041      	beq.n	800b060 <_free_r+0x8c>
 800afdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afe0:	1f0c      	subs	r4, r1, #4
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	bfb8      	it	lt
 800afe6:	18e4      	addlt	r4, r4, r3
 800afe8:	f000 f8e0 	bl	800b1ac <__malloc_lock>
 800afec:	4a1d      	ldr	r2, [pc, #116]	@ (800b064 <_free_r+0x90>)
 800afee:	6813      	ldr	r3, [r2, #0]
 800aff0:	b933      	cbnz	r3, 800b000 <_free_r+0x2c>
 800aff2:	6063      	str	r3, [r4, #4]
 800aff4:	6014      	str	r4, [r2, #0]
 800aff6:	4628      	mov	r0, r5
 800aff8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800affc:	f000 b8dc 	b.w	800b1b8 <__malloc_unlock>
 800b000:	42a3      	cmp	r3, r4
 800b002:	d908      	bls.n	800b016 <_free_r+0x42>
 800b004:	6820      	ldr	r0, [r4, #0]
 800b006:	1821      	adds	r1, r4, r0
 800b008:	428b      	cmp	r3, r1
 800b00a:	bf01      	itttt	eq
 800b00c:	6819      	ldreq	r1, [r3, #0]
 800b00e:	685b      	ldreq	r3, [r3, #4]
 800b010:	1809      	addeq	r1, r1, r0
 800b012:	6021      	streq	r1, [r4, #0]
 800b014:	e7ed      	b.n	800aff2 <_free_r+0x1e>
 800b016:	461a      	mov	r2, r3
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	b10b      	cbz	r3, 800b020 <_free_r+0x4c>
 800b01c:	42a3      	cmp	r3, r4
 800b01e:	d9fa      	bls.n	800b016 <_free_r+0x42>
 800b020:	6811      	ldr	r1, [r2, #0]
 800b022:	1850      	adds	r0, r2, r1
 800b024:	42a0      	cmp	r0, r4
 800b026:	d10b      	bne.n	800b040 <_free_r+0x6c>
 800b028:	6820      	ldr	r0, [r4, #0]
 800b02a:	4401      	add	r1, r0
 800b02c:	1850      	adds	r0, r2, r1
 800b02e:	4283      	cmp	r3, r0
 800b030:	6011      	str	r1, [r2, #0]
 800b032:	d1e0      	bne.n	800aff6 <_free_r+0x22>
 800b034:	6818      	ldr	r0, [r3, #0]
 800b036:	685b      	ldr	r3, [r3, #4]
 800b038:	6053      	str	r3, [r2, #4]
 800b03a:	4408      	add	r0, r1
 800b03c:	6010      	str	r0, [r2, #0]
 800b03e:	e7da      	b.n	800aff6 <_free_r+0x22>
 800b040:	d902      	bls.n	800b048 <_free_r+0x74>
 800b042:	230c      	movs	r3, #12
 800b044:	602b      	str	r3, [r5, #0]
 800b046:	e7d6      	b.n	800aff6 <_free_r+0x22>
 800b048:	6820      	ldr	r0, [r4, #0]
 800b04a:	1821      	adds	r1, r4, r0
 800b04c:	428b      	cmp	r3, r1
 800b04e:	bf04      	itt	eq
 800b050:	6819      	ldreq	r1, [r3, #0]
 800b052:	685b      	ldreq	r3, [r3, #4]
 800b054:	6063      	str	r3, [r4, #4]
 800b056:	bf04      	itt	eq
 800b058:	1809      	addeq	r1, r1, r0
 800b05a:	6021      	streq	r1, [r4, #0]
 800b05c:	6054      	str	r4, [r2, #4]
 800b05e:	e7ca      	b.n	800aff6 <_free_r+0x22>
 800b060:	bd38      	pop	{r3, r4, r5, pc}
 800b062:	bf00      	nop
 800b064:	20007f94 	.word	0x20007f94

0800b068 <sbrk_aligned>:
 800b068:	b570      	push	{r4, r5, r6, lr}
 800b06a:	4e0f      	ldr	r6, [pc, #60]	@ (800b0a8 <sbrk_aligned+0x40>)
 800b06c:	460c      	mov	r4, r1
 800b06e:	6831      	ldr	r1, [r6, #0]
 800b070:	4605      	mov	r5, r0
 800b072:	b911      	cbnz	r1, 800b07a <sbrk_aligned+0x12>
 800b074:	f000 fe16 	bl	800bca4 <_sbrk_r>
 800b078:	6030      	str	r0, [r6, #0]
 800b07a:	4621      	mov	r1, r4
 800b07c:	4628      	mov	r0, r5
 800b07e:	f000 fe11 	bl	800bca4 <_sbrk_r>
 800b082:	1c43      	adds	r3, r0, #1
 800b084:	d103      	bne.n	800b08e <sbrk_aligned+0x26>
 800b086:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b08a:	4620      	mov	r0, r4
 800b08c:	bd70      	pop	{r4, r5, r6, pc}
 800b08e:	1cc4      	adds	r4, r0, #3
 800b090:	f024 0403 	bic.w	r4, r4, #3
 800b094:	42a0      	cmp	r0, r4
 800b096:	d0f8      	beq.n	800b08a <sbrk_aligned+0x22>
 800b098:	1a21      	subs	r1, r4, r0
 800b09a:	4628      	mov	r0, r5
 800b09c:	f000 fe02 	bl	800bca4 <_sbrk_r>
 800b0a0:	3001      	adds	r0, #1
 800b0a2:	d1f2      	bne.n	800b08a <sbrk_aligned+0x22>
 800b0a4:	e7ef      	b.n	800b086 <sbrk_aligned+0x1e>
 800b0a6:	bf00      	nop
 800b0a8:	20007f90 	.word	0x20007f90

0800b0ac <_malloc_r>:
 800b0ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0b0:	1ccd      	adds	r5, r1, #3
 800b0b2:	f025 0503 	bic.w	r5, r5, #3
 800b0b6:	3508      	adds	r5, #8
 800b0b8:	2d0c      	cmp	r5, #12
 800b0ba:	bf38      	it	cc
 800b0bc:	250c      	movcc	r5, #12
 800b0be:	2d00      	cmp	r5, #0
 800b0c0:	4606      	mov	r6, r0
 800b0c2:	db01      	blt.n	800b0c8 <_malloc_r+0x1c>
 800b0c4:	42a9      	cmp	r1, r5
 800b0c6:	d904      	bls.n	800b0d2 <_malloc_r+0x26>
 800b0c8:	230c      	movs	r3, #12
 800b0ca:	6033      	str	r3, [r6, #0]
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b1a8 <_malloc_r+0xfc>
 800b0d6:	f000 f869 	bl	800b1ac <__malloc_lock>
 800b0da:	f8d8 3000 	ldr.w	r3, [r8]
 800b0de:	461c      	mov	r4, r3
 800b0e0:	bb44      	cbnz	r4, 800b134 <_malloc_r+0x88>
 800b0e2:	4629      	mov	r1, r5
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	f7ff ffbf 	bl	800b068 <sbrk_aligned>
 800b0ea:	1c43      	adds	r3, r0, #1
 800b0ec:	4604      	mov	r4, r0
 800b0ee:	d158      	bne.n	800b1a2 <_malloc_r+0xf6>
 800b0f0:	f8d8 4000 	ldr.w	r4, [r8]
 800b0f4:	4627      	mov	r7, r4
 800b0f6:	2f00      	cmp	r7, #0
 800b0f8:	d143      	bne.n	800b182 <_malloc_r+0xd6>
 800b0fa:	2c00      	cmp	r4, #0
 800b0fc:	d04b      	beq.n	800b196 <_malloc_r+0xea>
 800b0fe:	6823      	ldr	r3, [r4, #0]
 800b100:	4639      	mov	r1, r7
 800b102:	4630      	mov	r0, r6
 800b104:	eb04 0903 	add.w	r9, r4, r3
 800b108:	f000 fdcc 	bl	800bca4 <_sbrk_r>
 800b10c:	4581      	cmp	r9, r0
 800b10e:	d142      	bne.n	800b196 <_malloc_r+0xea>
 800b110:	6821      	ldr	r1, [r4, #0]
 800b112:	1a6d      	subs	r5, r5, r1
 800b114:	4629      	mov	r1, r5
 800b116:	4630      	mov	r0, r6
 800b118:	f7ff ffa6 	bl	800b068 <sbrk_aligned>
 800b11c:	3001      	adds	r0, #1
 800b11e:	d03a      	beq.n	800b196 <_malloc_r+0xea>
 800b120:	6823      	ldr	r3, [r4, #0]
 800b122:	442b      	add	r3, r5
 800b124:	6023      	str	r3, [r4, #0]
 800b126:	f8d8 3000 	ldr.w	r3, [r8]
 800b12a:	685a      	ldr	r2, [r3, #4]
 800b12c:	bb62      	cbnz	r2, 800b188 <_malloc_r+0xdc>
 800b12e:	f8c8 7000 	str.w	r7, [r8]
 800b132:	e00f      	b.n	800b154 <_malloc_r+0xa8>
 800b134:	6822      	ldr	r2, [r4, #0]
 800b136:	1b52      	subs	r2, r2, r5
 800b138:	d420      	bmi.n	800b17c <_malloc_r+0xd0>
 800b13a:	2a0b      	cmp	r2, #11
 800b13c:	d917      	bls.n	800b16e <_malloc_r+0xc2>
 800b13e:	1961      	adds	r1, r4, r5
 800b140:	42a3      	cmp	r3, r4
 800b142:	6025      	str	r5, [r4, #0]
 800b144:	bf18      	it	ne
 800b146:	6059      	strne	r1, [r3, #4]
 800b148:	6863      	ldr	r3, [r4, #4]
 800b14a:	bf08      	it	eq
 800b14c:	f8c8 1000 	streq.w	r1, [r8]
 800b150:	5162      	str	r2, [r4, r5]
 800b152:	604b      	str	r3, [r1, #4]
 800b154:	4630      	mov	r0, r6
 800b156:	f000 f82f 	bl	800b1b8 <__malloc_unlock>
 800b15a:	f104 000b 	add.w	r0, r4, #11
 800b15e:	1d23      	adds	r3, r4, #4
 800b160:	f020 0007 	bic.w	r0, r0, #7
 800b164:	1ac2      	subs	r2, r0, r3
 800b166:	bf1c      	itt	ne
 800b168:	1a1b      	subne	r3, r3, r0
 800b16a:	50a3      	strne	r3, [r4, r2]
 800b16c:	e7af      	b.n	800b0ce <_malloc_r+0x22>
 800b16e:	6862      	ldr	r2, [r4, #4]
 800b170:	42a3      	cmp	r3, r4
 800b172:	bf0c      	ite	eq
 800b174:	f8c8 2000 	streq.w	r2, [r8]
 800b178:	605a      	strne	r2, [r3, #4]
 800b17a:	e7eb      	b.n	800b154 <_malloc_r+0xa8>
 800b17c:	4623      	mov	r3, r4
 800b17e:	6864      	ldr	r4, [r4, #4]
 800b180:	e7ae      	b.n	800b0e0 <_malloc_r+0x34>
 800b182:	463c      	mov	r4, r7
 800b184:	687f      	ldr	r7, [r7, #4]
 800b186:	e7b6      	b.n	800b0f6 <_malloc_r+0x4a>
 800b188:	461a      	mov	r2, r3
 800b18a:	685b      	ldr	r3, [r3, #4]
 800b18c:	42a3      	cmp	r3, r4
 800b18e:	d1fb      	bne.n	800b188 <_malloc_r+0xdc>
 800b190:	2300      	movs	r3, #0
 800b192:	6053      	str	r3, [r2, #4]
 800b194:	e7de      	b.n	800b154 <_malloc_r+0xa8>
 800b196:	230c      	movs	r3, #12
 800b198:	6033      	str	r3, [r6, #0]
 800b19a:	4630      	mov	r0, r6
 800b19c:	f000 f80c 	bl	800b1b8 <__malloc_unlock>
 800b1a0:	e794      	b.n	800b0cc <_malloc_r+0x20>
 800b1a2:	6005      	str	r5, [r0, #0]
 800b1a4:	e7d6      	b.n	800b154 <_malloc_r+0xa8>
 800b1a6:	bf00      	nop
 800b1a8:	20007f94 	.word	0x20007f94

0800b1ac <__malloc_lock>:
 800b1ac:	4801      	ldr	r0, [pc, #4]	@ (800b1b4 <__malloc_lock+0x8>)
 800b1ae:	f7ff bf00 	b.w	800afb2 <__retarget_lock_acquire_recursive>
 800b1b2:	bf00      	nop
 800b1b4:	20007f8c 	.word	0x20007f8c

0800b1b8 <__malloc_unlock>:
 800b1b8:	4801      	ldr	r0, [pc, #4]	@ (800b1c0 <__malloc_unlock+0x8>)
 800b1ba:	f7ff befb 	b.w	800afb4 <__retarget_lock_release_recursive>
 800b1be:	bf00      	nop
 800b1c0:	20007f8c 	.word	0x20007f8c

0800b1c4 <__ssputs_r>:
 800b1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1c8:	688e      	ldr	r6, [r1, #8]
 800b1ca:	461f      	mov	r7, r3
 800b1cc:	42be      	cmp	r6, r7
 800b1ce:	680b      	ldr	r3, [r1, #0]
 800b1d0:	4682      	mov	sl, r0
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	4690      	mov	r8, r2
 800b1d6:	d82d      	bhi.n	800b234 <__ssputs_r+0x70>
 800b1d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b1dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b1e0:	d026      	beq.n	800b230 <__ssputs_r+0x6c>
 800b1e2:	6965      	ldr	r5, [r4, #20]
 800b1e4:	6909      	ldr	r1, [r1, #16]
 800b1e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b1ea:	eba3 0901 	sub.w	r9, r3, r1
 800b1ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b1f2:	1c7b      	adds	r3, r7, #1
 800b1f4:	444b      	add	r3, r9
 800b1f6:	106d      	asrs	r5, r5, #1
 800b1f8:	429d      	cmp	r5, r3
 800b1fa:	bf38      	it	cc
 800b1fc:	461d      	movcc	r5, r3
 800b1fe:	0553      	lsls	r3, r2, #21
 800b200:	d527      	bpl.n	800b252 <__ssputs_r+0x8e>
 800b202:	4629      	mov	r1, r5
 800b204:	f7ff ff52 	bl	800b0ac <_malloc_r>
 800b208:	4606      	mov	r6, r0
 800b20a:	b360      	cbz	r0, 800b266 <__ssputs_r+0xa2>
 800b20c:	6921      	ldr	r1, [r4, #16]
 800b20e:	464a      	mov	r2, r9
 800b210:	f7ff fed1 	bl	800afb6 <memcpy>
 800b214:	89a3      	ldrh	r3, [r4, #12]
 800b216:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b21a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b21e:	81a3      	strh	r3, [r4, #12]
 800b220:	6126      	str	r6, [r4, #16]
 800b222:	6165      	str	r5, [r4, #20]
 800b224:	444e      	add	r6, r9
 800b226:	eba5 0509 	sub.w	r5, r5, r9
 800b22a:	6026      	str	r6, [r4, #0]
 800b22c:	60a5      	str	r5, [r4, #8]
 800b22e:	463e      	mov	r6, r7
 800b230:	42be      	cmp	r6, r7
 800b232:	d900      	bls.n	800b236 <__ssputs_r+0x72>
 800b234:	463e      	mov	r6, r7
 800b236:	6820      	ldr	r0, [r4, #0]
 800b238:	4632      	mov	r2, r6
 800b23a:	4641      	mov	r1, r8
 800b23c:	f000 fcf6 	bl	800bc2c <memmove>
 800b240:	68a3      	ldr	r3, [r4, #8]
 800b242:	1b9b      	subs	r3, r3, r6
 800b244:	60a3      	str	r3, [r4, #8]
 800b246:	6823      	ldr	r3, [r4, #0]
 800b248:	4433      	add	r3, r6
 800b24a:	6023      	str	r3, [r4, #0]
 800b24c:	2000      	movs	r0, #0
 800b24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b252:	462a      	mov	r2, r5
 800b254:	f000 fd36 	bl	800bcc4 <_realloc_r>
 800b258:	4606      	mov	r6, r0
 800b25a:	2800      	cmp	r0, #0
 800b25c:	d1e0      	bne.n	800b220 <__ssputs_r+0x5c>
 800b25e:	6921      	ldr	r1, [r4, #16]
 800b260:	4650      	mov	r0, sl
 800b262:	f7ff feb7 	bl	800afd4 <_free_r>
 800b266:	230c      	movs	r3, #12
 800b268:	f8ca 3000 	str.w	r3, [sl]
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b272:	81a3      	strh	r3, [r4, #12]
 800b274:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b278:	e7e9      	b.n	800b24e <__ssputs_r+0x8a>
	...

0800b27c <_svfiprintf_r>:
 800b27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b280:	4698      	mov	r8, r3
 800b282:	898b      	ldrh	r3, [r1, #12]
 800b284:	061b      	lsls	r3, r3, #24
 800b286:	b09d      	sub	sp, #116	@ 0x74
 800b288:	4607      	mov	r7, r0
 800b28a:	460d      	mov	r5, r1
 800b28c:	4614      	mov	r4, r2
 800b28e:	d510      	bpl.n	800b2b2 <_svfiprintf_r+0x36>
 800b290:	690b      	ldr	r3, [r1, #16]
 800b292:	b973      	cbnz	r3, 800b2b2 <_svfiprintf_r+0x36>
 800b294:	2140      	movs	r1, #64	@ 0x40
 800b296:	f7ff ff09 	bl	800b0ac <_malloc_r>
 800b29a:	6028      	str	r0, [r5, #0]
 800b29c:	6128      	str	r0, [r5, #16]
 800b29e:	b930      	cbnz	r0, 800b2ae <_svfiprintf_r+0x32>
 800b2a0:	230c      	movs	r3, #12
 800b2a2:	603b      	str	r3, [r7, #0]
 800b2a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b2a8:	b01d      	add	sp, #116	@ 0x74
 800b2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ae:	2340      	movs	r3, #64	@ 0x40
 800b2b0:	616b      	str	r3, [r5, #20]
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2b6:	2320      	movs	r3, #32
 800b2b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b2c0:	2330      	movs	r3, #48	@ 0x30
 800b2c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b460 <_svfiprintf_r+0x1e4>
 800b2c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b2ca:	f04f 0901 	mov.w	r9, #1
 800b2ce:	4623      	mov	r3, r4
 800b2d0:	469a      	mov	sl, r3
 800b2d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2d6:	b10a      	cbz	r2, 800b2dc <_svfiprintf_r+0x60>
 800b2d8:	2a25      	cmp	r2, #37	@ 0x25
 800b2da:	d1f9      	bne.n	800b2d0 <_svfiprintf_r+0x54>
 800b2dc:	ebba 0b04 	subs.w	fp, sl, r4
 800b2e0:	d00b      	beq.n	800b2fa <_svfiprintf_r+0x7e>
 800b2e2:	465b      	mov	r3, fp
 800b2e4:	4622      	mov	r2, r4
 800b2e6:	4629      	mov	r1, r5
 800b2e8:	4638      	mov	r0, r7
 800b2ea:	f7ff ff6b 	bl	800b1c4 <__ssputs_r>
 800b2ee:	3001      	adds	r0, #1
 800b2f0:	f000 80a7 	beq.w	800b442 <_svfiprintf_r+0x1c6>
 800b2f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2f6:	445a      	add	r2, fp
 800b2f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b2fa:	f89a 3000 	ldrb.w	r3, [sl]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	f000 809f 	beq.w	800b442 <_svfiprintf_r+0x1c6>
 800b304:	2300      	movs	r3, #0
 800b306:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b30a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b30e:	f10a 0a01 	add.w	sl, sl, #1
 800b312:	9304      	str	r3, [sp, #16]
 800b314:	9307      	str	r3, [sp, #28]
 800b316:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b31a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b31c:	4654      	mov	r4, sl
 800b31e:	2205      	movs	r2, #5
 800b320:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b324:	484e      	ldr	r0, [pc, #312]	@ (800b460 <_svfiprintf_r+0x1e4>)
 800b326:	f7f4 ff53 	bl	80001d0 <memchr>
 800b32a:	9a04      	ldr	r2, [sp, #16]
 800b32c:	b9d8      	cbnz	r0, 800b366 <_svfiprintf_r+0xea>
 800b32e:	06d0      	lsls	r0, r2, #27
 800b330:	bf44      	itt	mi
 800b332:	2320      	movmi	r3, #32
 800b334:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b338:	0711      	lsls	r1, r2, #28
 800b33a:	bf44      	itt	mi
 800b33c:	232b      	movmi	r3, #43	@ 0x2b
 800b33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b342:	f89a 3000 	ldrb.w	r3, [sl]
 800b346:	2b2a      	cmp	r3, #42	@ 0x2a
 800b348:	d015      	beq.n	800b376 <_svfiprintf_r+0xfa>
 800b34a:	9a07      	ldr	r2, [sp, #28]
 800b34c:	4654      	mov	r4, sl
 800b34e:	2000      	movs	r0, #0
 800b350:	f04f 0c0a 	mov.w	ip, #10
 800b354:	4621      	mov	r1, r4
 800b356:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b35a:	3b30      	subs	r3, #48	@ 0x30
 800b35c:	2b09      	cmp	r3, #9
 800b35e:	d94b      	bls.n	800b3f8 <_svfiprintf_r+0x17c>
 800b360:	b1b0      	cbz	r0, 800b390 <_svfiprintf_r+0x114>
 800b362:	9207      	str	r2, [sp, #28]
 800b364:	e014      	b.n	800b390 <_svfiprintf_r+0x114>
 800b366:	eba0 0308 	sub.w	r3, r0, r8
 800b36a:	fa09 f303 	lsl.w	r3, r9, r3
 800b36e:	4313      	orrs	r3, r2
 800b370:	9304      	str	r3, [sp, #16]
 800b372:	46a2      	mov	sl, r4
 800b374:	e7d2      	b.n	800b31c <_svfiprintf_r+0xa0>
 800b376:	9b03      	ldr	r3, [sp, #12]
 800b378:	1d19      	adds	r1, r3, #4
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	9103      	str	r1, [sp, #12]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	bfbb      	ittet	lt
 800b382:	425b      	neglt	r3, r3
 800b384:	f042 0202 	orrlt.w	r2, r2, #2
 800b388:	9307      	strge	r3, [sp, #28]
 800b38a:	9307      	strlt	r3, [sp, #28]
 800b38c:	bfb8      	it	lt
 800b38e:	9204      	strlt	r2, [sp, #16]
 800b390:	7823      	ldrb	r3, [r4, #0]
 800b392:	2b2e      	cmp	r3, #46	@ 0x2e
 800b394:	d10a      	bne.n	800b3ac <_svfiprintf_r+0x130>
 800b396:	7863      	ldrb	r3, [r4, #1]
 800b398:	2b2a      	cmp	r3, #42	@ 0x2a
 800b39a:	d132      	bne.n	800b402 <_svfiprintf_r+0x186>
 800b39c:	9b03      	ldr	r3, [sp, #12]
 800b39e:	1d1a      	adds	r2, r3, #4
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	9203      	str	r2, [sp, #12]
 800b3a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b3a8:	3402      	adds	r4, #2
 800b3aa:	9305      	str	r3, [sp, #20]
 800b3ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b470 <_svfiprintf_r+0x1f4>
 800b3b0:	7821      	ldrb	r1, [r4, #0]
 800b3b2:	2203      	movs	r2, #3
 800b3b4:	4650      	mov	r0, sl
 800b3b6:	f7f4 ff0b 	bl	80001d0 <memchr>
 800b3ba:	b138      	cbz	r0, 800b3cc <_svfiprintf_r+0x150>
 800b3bc:	9b04      	ldr	r3, [sp, #16]
 800b3be:	eba0 000a 	sub.w	r0, r0, sl
 800b3c2:	2240      	movs	r2, #64	@ 0x40
 800b3c4:	4082      	lsls	r2, r0
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	3401      	adds	r4, #1
 800b3ca:	9304      	str	r3, [sp, #16]
 800b3cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3d0:	4824      	ldr	r0, [pc, #144]	@ (800b464 <_svfiprintf_r+0x1e8>)
 800b3d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b3d6:	2206      	movs	r2, #6
 800b3d8:	f7f4 fefa 	bl	80001d0 <memchr>
 800b3dc:	2800      	cmp	r0, #0
 800b3de:	d036      	beq.n	800b44e <_svfiprintf_r+0x1d2>
 800b3e0:	4b21      	ldr	r3, [pc, #132]	@ (800b468 <_svfiprintf_r+0x1ec>)
 800b3e2:	bb1b      	cbnz	r3, 800b42c <_svfiprintf_r+0x1b0>
 800b3e4:	9b03      	ldr	r3, [sp, #12]
 800b3e6:	3307      	adds	r3, #7
 800b3e8:	f023 0307 	bic.w	r3, r3, #7
 800b3ec:	3308      	adds	r3, #8
 800b3ee:	9303      	str	r3, [sp, #12]
 800b3f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3f2:	4433      	add	r3, r6
 800b3f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3f6:	e76a      	b.n	800b2ce <_svfiprintf_r+0x52>
 800b3f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b3fc:	460c      	mov	r4, r1
 800b3fe:	2001      	movs	r0, #1
 800b400:	e7a8      	b.n	800b354 <_svfiprintf_r+0xd8>
 800b402:	2300      	movs	r3, #0
 800b404:	3401      	adds	r4, #1
 800b406:	9305      	str	r3, [sp, #20]
 800b408:	4619      	mov	r1, r3
 800b40a:	f04f 0c0a 	mov.w	ip, #10
 800b40e:	4620      	mov	r0, r4
 800b410:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b414:	3a30      	subs	r2, #48	@ 0x30
 800b416:	2a09      	cmp	r2, #9
 800b418:	d903      	bls.n	800b422 <_svfiprintf_r+0x1a6>
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d0c6      	beq.n	800b3ac <_svfiprintf_r+0x130>
 800b41e:	9105      	str	r1, [sp, #20]
 800b420:	e7c4      	b.n	800b3ac <_svfiprintf_r+0x130>
 800b422:	fb0c 2101 	mla	r1, ip, r1, r2
 800b426:	4604      	mov	r4, r0
 800b428:	2301      	movs	r3, #1
 800b42a:	e7f0      	b.n	800b40e <_svfiprintf_r+0x192>
 800b42c:	ab03      	add	r3, sp, #12
 800b42e:	9300      	str	r3, [sp, #0]
 800b430:	462a      	mov	r2, r5
 800b432:	4b0e      	ldr	r3, [pc, #56]	@ (800b46c <_svfiprintf_r+0x1f0>)
 800b434:	a904      	add	r1, sp, #16
 800b436:	4638      	mov	r0, r7
 800b438:	f3af 8000 	nop.w
 800b43c:	1c42      	adds	r2, r0, #1
 800b43e:	4606      	mov	r6, r0
 800b440:	d1d6      	bne.n	800b3f0 <_svfiprintf_r+0x174>
 800b442:	89ab      	ldrh	r3, [r5, #12]
 800b444:	065b      	lsls	r3, r3, #25
 800b446:	f53f af2d 	bmi.w	800b2a4 <_svfiprintf_r+0x28>
 800b44a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b44c:	e72c      	b.n	800b2a8 <_svfiprintf_r+0x2c>
 800b44e:	ab03      	add	r3, sp, #12
 800b450:	9300      	str	r3, [sp, #0]
 800b452:	462a      	mov	r2, r5
 800b454:	4b05      	ldr	r3, [pc, #20]	@ (800b46c <_svfiprintf_r+0x1f0>)
 800b456:	a904      	add	r1, sp, #16
 800b458:	4638      	mov	r0, r7
 800b45a:	f000 f9bb 	bl	800b7d4 <_printf_i>
 800b45e:	e7ed      	b.n	800b43c <_svfiprintf_r+0x1c0>
 800b460:	0800c079 	.word	0x0800c079
 800b464:	0800c083 	.word	0x0800c083
 800b468:	00000000 	.word	0x00000000
 800b46c:	0800b1c5 	.word	0x0800b1c5
 800b470:	0800c07f 	.word	0x0800c07f

0800b474 <__sfputc_r>:
 800b474:	6893      	ldr	r3, [r2, #8]
 800b476:	3b01      	subs	r3, #1
 800b478:	2b00      	cmp	r3, #0
 800b47a:	b410      	push	{r4}
 800b47c:	6093      	str	r3, [r2, #8]
 800b47e:	da08      	bge.n	800b492 <__sfputc_r+0x1e>
 800b480:	6994      	ldr	r4, [r2, #24]
 800b482:	42a3      	cmp	r3, r4
 800b484:	db01      	blt.n	800b48a <__sfputc_r+0x16>
 800b486:	290a      	cmp	r1, #10
 800b488:	d103      	bne.n	800b492 <__sfputc_r+0x1e>
 800b48a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b48e:	f7ff bc24 	b.w	800acda <__swbuf_r>
 800b492:	6813      	ldr	r3, [r2, #0]
 800b494:	1c58      	adds	r0, r3, #1
 800b496:	6010      	str	r0, [r2, #0]
 800b498:	7019      	strb	r1, [r3, #0]
 800b49a:	4608      	mov	r0, r1
 800b49c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4a0:	4770      	bx	lr

0800b4a2 <__sfputs_r>:
 800b4a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4a4:	4606      	mov	r6, r0
 800b4a6:	460f      	mov	r7, r1
 800b4a8:	4614      	mov	r4, r2
 800b4aa:	18d5      	adds	r5, r2, r3
 800b4ac:	42ac      	cmp	r4, r5
 800b4ae:	d101      	bne.n	800b4b4 <__sfputs_r+0x12>
 800b4b0:	2000      	movs	r0, #0
 800b4b2:	e007      	b.n	800b4c4 <__sfputs_r+0x22>
 800b4b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4b8:	463a      	mov	r2, r7
 800b4ba:	4630      	mov	r0, r6
 800b4bc:	f7ff ffda 	bl	800b474 <__sfputc_r>
 800b4c0:	1c43      	adds	r3, r0, #1
 800b4c2:	d1f3      	bne.n	800b4ac <__sfputs_r+0xa>
 800b4c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b4c8 <_vfiprintf_r>:
 800b4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4cc:	460d      	mov	r5, r1
 800b4ce:	b09d      	sub	sp, #116	@ 0x74
 800b4d0:	4614      	mov	r4, r2
 800b4d2:	4698      	mov	r8, r3
 800b4d4:	4606      	mov	r6, r0
 800b4d6:	b118      	cbz	r0, 800b4e0 <_vfiprintf_r+0x18>
 800b4d8:	6a03      	ldr	r3, [r0, #32]
 800b4da:	b90b      	cbnz	r3, 800b4e0 <_vfiprintf_r+0x18>
 800b4dc:	f7ff fade 	bl	800aa9c <__sinit>
 800b4e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4e2:	07d9      	lsls	r1, r3, #31
 800b4e4:	d405      	bmi.n	800b4f2 <_vfiprintf_r+0x2a>
 800b4e6:	89ab      	ldrh	r3, [r5, #12]
 800b4e8:	059a      	lsls	r2, r3, #22
 800b4ea:	d402      	bmi.n	800b4f2 <_vfiprintf_r+0x2a>
 800b4ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4ee:	f7ff fd60 	bl	800afb2 <__retarget_lock_acquire_recursive>
 800b4f2:	89ab      	ldrh	r3, [r5, #12]
 800b4f4:	071b      	lsls	r3, r3, #28
 800b4f6:	d501      	bpl.n	800b4fc <_vfiprintf_r+0x34>
 800b4f8:	692b      	ldr	r3, [r5, #16]
 800b4fa:	b99b      	cbnz	r3, 800b524 <_vfiprintf_r+0x5c>
 800b4fc:	4629      	mov	r1, r5
 800b4fe:	4630      	mov	r0, r6
 800b500:	f7ff fc2a 	bl	800ad58 <__swsetup_r>
 800b504:	b170      	cbz	r0, 800b524 <_vfiprintf_r+0x5c>
 800b506:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b508:	07dc      	lsls	r4, r3, #31
 800b50a:	d504      	bpl.n	800b516 <_vfiprintf_r+0x4e>
 800b50c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b510:	b01d      	add	sp, #116	@ 0x74
 800b512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b516:	89ab      	ldrh	r3, [r5, #12]
 800b518:	0598      	lsls	r0, r3, #22
 800b51a:	d4f7      	bmi.n	800b50c <_vfiprintf_r+0x44>
 800b51c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b51e:	f7ff fd49 	bl	800afb4 <__retarget_lock_release_recursive>
 800b522:	e7f3      	b.n	800b50c <_vfiprintf_r+0x44>
 800b524:	2300      	movs	r3, #0
 800b526:	9309      	str	r3, [sp, #36]	@ 0x24
 800b528:	2320      	movs	r3, #32
 800b52a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b52e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b532:	2330      	movs	r3, #48	@ 0x30
 800b534:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b6e4 <_vfiprintf_r+0x21c>
 800b538:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b53c:	f04f 0901 	mov.w	r9, #1
 800b540:	4623      	mov	r3, r4
 800b542:	469a      	mov	sl, r3
 800b544:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b548:	b10a      	cbz	r2, 800b54e <_vfiprintf_r+0x86>
 800b54a:	2a25      	cmp	r2, #37	@ 0x25
 800b54c:	d1f9      	bne.n	800b542 <_vfiprintf_r+0x7a>
 800b54e:	ebba 0b04 	subs.w	fp, sl, r4
 800b552:	d00b      	beq.n	800b56c <_vfiprintf_r+0xa4>
 800b554:	465b      	mov	r3, fp
 800b556:	4622      	mov	r2, r4
 800b558:	4629      	mov	r1, r5
 800b55a:	4630      	mov	r0, r6
 800b55c:	f7ff ffa1 	bl	800b4a2 <__sfputs_r>
 800b560:	3001      	adds	r0, #1
 800b562:	f000 80a7 	beq.w	800b6b4 <_vfiprintf_r+0x1ec>
 800b566:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b568:	445a      	add	r2, fp
 800b56a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b56c:	f89a 3000 	ldrb.w	r3, [sl]
 800b570:	2b00      	cmp	r3, #0
 800b572:	f000 809f 	beq.w	800b6b4 <_vfiprintf_r+0x1ec>
 800b576:	2300      	movs	r3, #0
 800b578:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b57c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b580:	f10a 0a01 	add.w	sl, sl, #1
 800b584:	9304      	str	r3, [sp, #16]
 800b586:	9307      	str	r3, [sp, #28]
 800b588:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b58c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b58e:	4654      	mov	r4, sl
 800b590:	2205      	movs	r2, #5
 800b592:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b596:	4853      	ldr	r0, [pc, #332]	@ (800b6e4 <_vfiprintf_r+0x21c>)
 800b598:	f7f4 fe1a 	bl	80001d0 <memchr>
 800b59c:	9a04      	ldr	r2, [sp, #16]
 800b59e:	b9d8      	cbnz	r0, 800b5d8 <_vfiprintf_r+0x110>
 800b5a0:	06d1      	lsls	r1, r2, #27
 800b5a2:	bf44      	itt	mi
 800b5a4:	2320      	movmi	r3, #32
 800b5a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5aa:	0713      	lsls	r3, r2, #28
 800b5ac:	bf44      	itt	mi
 800b5ae:	232b      	movmi	r3, #43	@ 0x2b
 800b5b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5b4:	f89a 3000 	ldrb.w	r3, [sl]
 800b5b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5ba:	d015      	beq.n	800b5e8 <_vfiprintf_r+0x120>
 800b5bc:	9a07      	ldr	r2, [sp, #28]
 800b5be:	4654      	mov	r4, sl
 800b5c0:	2000      	movs	r0, #0
 800b5c2:	f04f 0c0a 	mov.w	ip, #10
 800b5c6:	4621      	mov	r1, r4
 800b5c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5cc:	3b30      	subs	r3, #48	@ 0x30
 800b5ce:	2b09      	cmp	r3, #9
 800b5d0:	d94b      	bls.n	800b66a <_vfiprintf_r+0x1a2>
 800b5d2:	b1b0      	cbz	r0, 800b602 <_vfiprintf_r+0x13a>
 800b5d4:	9207      	str	r2, [sp, #28]
 800b5d6:	e014      	b.n	800b602 <_vfiprintf_r+0x13a>
 800b5d8:	eba0 0308 	sub.w	r3, r0, r8
 800b5dc:	fa09 f303 	lsl.w	r3, r9, r3
 800b5e0:	4313      	orrs	r3, r2
 800b5e2:	9304      	str	r3, [sp, #16]
 800b5e4:	46a2      	mov	sl, r4
 800b5e6:	e7d2      	b.n	800b58e <_vfiprintf_r+0xc6>
 800b5e8:	9b03      	ldr	r3, [sp, #12]
 800b5ea:	1d19      	adds	r1, r3, #4
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	9103      	str	r1, [sp, #12]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	bfbb      	ittet	lt
 800b5f4:	425b      	neglt	r3, r3
 800b5f6:	f042 0202 	orrlt.w	r2, r2, #2
 800b5fa:	9307      	strge	r3, [sp, #28]
 800b5fc:	9307      	strlt	r3, [sp, #28]
 800b5fe:	bfb8      	it	lt
 800b600:	9204      	strlt	r2, [sp, #16]
 800b602:	7823      	ldrb	r3, [r4, #0]
 800b604:	2b2e      	cmp	r3, #46	@ 0x2e
 800b606:	d10a      	bne.n	800b61e <_vfiprintf_r+0x156>
 800b608:	7863      	ldrb	r3, [r4, #1]
 800b60a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b60c:	d132      	bne.n	800b674 <_vfiprintf_r+0x1ac>
 800b60e:	9b03      	ldr	r3, [sp, #12]
 800b610:	1d1a      	adds	r2, r3, #4
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	9203      	str	r2, [sp, #12]
 800b616:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b61a:	3402      	adds	r4, #2
 800b61c:	9305      	str	r3, [sp, #20]
 800b61e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b6f4 <_vfiprintf_r+0x22c>
 800b622:	7821      	ldrb	r1, [r4, #0]
 800b624:	2203      	movs	r2, #3
 800b626:	4650      	mov	r0, sl
 800b628:	f7f4 fdd2 	bl	80001d0 <memchr>
 800b62c:	b138      	cbz	r0, 800b63e <_vfiprintf_r+0x176>
 800b62e:	9b04      	ldr	r3, [sp, #16]
 800b630:	eba0 000a 	sub.w	r0, r0, sl
 800b634:	2240      	movs	r2, #64	@ 0x40
 800b636:	4082      	lsls	r2, r0
 800b638:	4313      	orrs	r3, r2
 800b63a:	3401      	adds	r4, #1
 800b63c:	9304      	str	r3, [sp, #16]
 800b63e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b642:	4829      	ldr	r0, [pc, #164]	@ (800b6e8 <_vfiprintf_r+0x220>)
 800b644:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b648:	2206      	movs	r2, #6
 800b64a:	f7f4 fdc1 	bl	80001d0 <memchr>
 800b64e:	2800      	cmp	r0, #0
 800b650:	d03f      	beq.n	800b6d2 <_vfiprintf_r+0x20a>
 800b652:	4b26      	ldr	r3, [pc, #152]	@ (800b6ec <_vfiprintf_r+0x224>)
 800b654:	bb1b      	cbnz	r3, 800b69e <_vfiprintf_r+0x1d6>
 800b656:	9b03      	ldr	r3, [sp, #12]
 800b658:	3307      	adds	r3, #7
 800b65a:	f023 0307 	bic.w	r3, r3, #7
 800b65e:	3308      	adds	r3, #8
 800b660:	9303      	str	r3, [sp, #12]
 800b662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b664:	443b      	add	r3, r7
 800b666:	9309      	str	r3, [sp, #36]	@ 0x24
 800b668:	e76a      	b.n	800b540 <_vfiprintf_r+0x78>
 800b66a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b66e:	460c      	mov	r4, r1
 800b670:	2001      	movs	r0, #1
 800b672:	e7a8      	b.n	800b5c6 <_vfiprintf_r+0xfe>
 800b674:	2300      	movs	r3, #0
 800b676:	3401      	adds	r4, #1
 800b678:	9305      	str	r3, [sp, #20]
 800b67a:	4619      	mov	r1, r3
 800b67c:	f04f 0c0a 	mov.w	ip, #10
 800b680:	4620      	mov	r0, r4
 800b682:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b686:	3a30      	subs	r2, #48	@ 0x30
 800b688:	2a09      	cmp	r2, #9
 800b68a:	d903      	bls.n	800b694 <_vfiprintf_r+0x1cc>
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d0c6      	beq.n	800b61e <_vfiprintf_r+0x156>
 800b690:	9105      	str	r1, [sp, #20]
 800b692:	e7c4      	b.n	800b61e <_vfiprintf_r+0x156>
 800b694:	fb0c 2101 	mla	r1, ip, r1, r2
 800b698:	4604      	mov	r4, r0
 800b69a:	2301      	movs	r3, #1
 800b69c:	e7f0      	b.n	800b680 <_vfiprintf_r+0x1b8>
 800b69e:	ab03      	add	r3, sp, #12
 800b6a0:	9300      	str	r3, [sp, #0]
 800b6a2:	462a      	mov	r2, r5
 800b6a4:	4b12      	ldr	r3, [pc, #72]	@ (800b6f0 <_vfiprintf_r+0x228>)
 800b6a6:	a904      	add	r1, sp, #16
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	f3af 8000 	nop.w
 800b6ae:	4607      	mov	r7, r0
 800b6b0:	1c78      	adds	r0, r7, #1
 800b6b2:	d1d6      	bne.n	800b662 <_vfiprintf_r+0x19a>
 800b6b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6b6:	07d9      	lsls	r1, r3, #31
 800b6b8:	d405      	bmi.n	800b6c6 <_vfiprintf_r+0x1fe>
 800b6ba:	89ab      	ldrh	r3, [r5, #12]
 800b6bc:	059a      	lsls	r2, r3, #22
 800b6be:	d402      	bmi.n	800b6c6 <_vfiprintf_r+0x1fe>
 800b6c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6c2:	f7ff fc77 	bl	800afb4 <__retarget_lock_release_recursive>
 800b6c6:	89ab      	ldrh	r3, [r5, #12]
 800b6c8:	065b      	lsls	r3, r3, #25
 800b6ca:	f53f af1f 	bmi.w	800b50c <_vfiprintf_r+0x44>
 800b6ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b6d0:	e71e      	b.n	800b510 <_vfiprintf_r+0x48>
 800b6d2:	ab03      	add	r3, sp, #12
 800b6d4:	9300      	str	r3, [sp, #0]
 800b6d6:	462a      	mov	r2, r5
 800b6d8:	4b05      	ldr	r3, [pc, #20]	@ (800b6f0 <_vfiprintf_r+0x228>)
 800b6da:	a904      	add	r1, sp, #16
 800b6dc:	4630      	mov	r0, r6
 800b6de:	f000 f879 	bl	800b7d4 <_printf_i>
 800b6e2:	e7e4      	b.n	800b6ae <_vfiprintf_r+0x1e6>
 800b6e4:	0800c079 	.word	0x0800c079
 800b6e8:	0800c083 	.word	0x0800c083
 800b6ec:	00000000 	.word	0x00000000
 800b6f0:	0800b4a3 	.word	0x0800b4a3
 800b6f4:	0800c07f 	.word	0x0800c07f

0800b6f8 <_printf_common>:
 800b6f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6fc:	4616      	mov	r6, r2
 800b6fe:	4698      	mov	r8, r3
 800b700:	688a      	ldr	r2, [r1, #8]
 800b702:	690b      	ldr	r3, [r1, #16]
 800b704:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b708:	4293      	cmp	r3, r2
 800b70a:	bfb8      	it	lt
 800b70c:	4613      	movlt	r3, r2
 800b70e:	6033      	str	r3, [r6, #0]
 800b710:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b714:	4607      	mov	r7, r0
 800b716:	460c      	mov	r4, r1
 800b718:	b10a      	cbz	r2, 800b71e <_printf_common+0x26>
 800b71a:	3301      	adds	r3, #1
 800b71c:	6033      	str	r3, [r6, #0]
 800b71e:	6823      	ldr	r3, [r4, #0]
 800b720:	0699      	lsls	r1, r3, #26
 800b722:	bf42      	ittt	mi
 800b724:	6833      	ldrmi	r3, [r6, #0]
 800b726:	3302      	addmi	r3, #2
 800b728:	6033      	strmi	r3, [r6, #0]
 800b72a:	6825      	ldr	r5, [r4, #0]
 800b72c:	f015 0506 	ands.w	r5, r5, #6
 800b730:	d106      	bne.n	800b740 <_printf_common+0x48>
 800b732:	f104 0a19 	add.w	sl, r4, #25
 800b736:	68e3      	ldr	r3, [r4, #12]
 800b738:	6832      	ldr	r2, [r6, #0]
 800b73a:	1a9b      	subs	r3, r3, r2
 800b73c:	42ab      	cmp	r3, r5
 800b73e:	dc26      	bgt.n	800b78e <_printf_common+0x96>
 800b740:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b744:	6822      	ldr	r2, [r4, #0]
 800b746:	3b00      	subs	r3, #0
 800b748:	bf18      	it	ne
 800b74a:	2301      	movne	r3, #1
 800b74c:	0692      	lsls	r2, r2, #26
 800b74e:	d42b      	bmi.n	800b7a8 <_printf_common+0xb0>
 800b750:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b754:	4641      	mov	r1, r8
 800b756:	4638      	mov	r0, r7
 800b758:	47c8      	blx	r9
 800b75a:	3001      	adds	r0, #1
 800b75c:	d01e      	beq.n	800b79c <_printf_common+0xa4>
 800b75e:	6823      	ldr	r3, [r4, #0]
 800b760:	6922      	ldr	r2, [r4, #16]
 800b762:	f003 0306 	and.w	r3, r3, #6
 800b766:	2b04      	cmp	r3, #4
 800b768:	bf02      	ittt	eq
 800b76a:	68e5      	ldreq	r5, [r4, #12]
 800b76c:	6833      	ldreq	r3, [r6, #0]
 800b76e:	1aed      	subeq	r5, r5, r3
 800b770:	68a3      	ldr	r3, [r4, #8]
 800b772:	bf0c      	ite	eq
 800b774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b778:	2500      	movne	r5, #0
 800b77a:	4293      	cmp	r3, r2
 800b77c:	bfc4      	itt	gt
 800b77e:	1a9b      	subgt	r3, r3, r2
 800b780:	18ed      	addgt	r5, r5, r3
 800b782:	2600      	movs	r6, #0
 800b784:	341a      	adds	r4, #26
 800b786:	42b5      	cmp	r5, r6
 800b788:	d11a      	bne.n	800b7c0 <_printf_common+0xc8>
 800b78a:	2000      	movs	r0, #0
 800b78c:	e008      	b.n	800b7a0 <_printf_common+0xa8>
 800b78e:	2301      	movs	r3, #1
 800b790:	4652      	mov	r2, sl
 800b792:	4641      	mov	r1, r8
 800b794:	4638      	mov	r0, r7
 800b796:	47c8      	blx	r9
 800b798:	3001      	adds	r0, #1
 800b79a:	d103      	bne.n	800b7a4 <_printf_common+0xac>
 800b79c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7a4:	3501      	adds	r5, #1
 800b7a6:	e7c6      	b.n	800b736 <_printf_common+0x3e>
 800b7a8:	18e1      	adds	r1, r4, r3
 800b7aa:	1c5a      	adds	r2, r3, #1
 800b7ac:	2030      	movs	r0, #48	@ 0x30
 800b7ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7b2:	4422      	add	r2, r4
 800b7b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7bc:	3302      	adds	r3, #2
 800b7be:	e7c7      	b.n	800b750 <_printf_common+0x58>
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	4622      	mov	r2, r4
 800b7c4:	4641      	mov	r1, r8
 800b7c6:	4638      	mov	r0, r7
 800b7c8:	47c8      	blx	r9
 800b7ca:	3001      	adds	r0, #1
 800b7cc:	d0e6      	beq.n	800b79c <_printf_common+0xa4>
 800b7ce:	3601      	adds	r6, #1
 800b7d0:	e7d9      	b.n	800b786 <_printf_common+0x8e>
	...

0800b7d4 <_printf_i>:
 800b7d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7d8:	7e0f      	ldrb	r7, [r1, #24]
 800b7da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7dc:	2f78      	cmp	r7, #120	@ 0x78
 800b7de:	4691      	mov	r9, r2
 800b7e0:	4680      	mov	r8, r0
 800b7e2:	460c      	mov	r4, r1
 800b7e4:	469a      	mov	sl, r3
 800b7e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7ea:	d807      	bhi.n	800b7fc <_printf_i+0x28>
 800b7ec:	2f62      	cmp	r7, #98	@ 0x62
 800b7ee:	d80a      	bhi.n	800b806 <_printf_i+0x32>
 800b7f0:	2f00      	cmp	r7, #0
 800b7f2:	f000 80d1 	beq.w	800b998 <_printf_i+0x1c4>
 800b7f6:	2f58      	cmp	r7, #88	@ 0x58
 800b7f8:	f000 80b8 	beq.w	800b96c <_printf_i+0x198>
 800b7fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b800:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b804:	e03a      	b.n	800b87c <_printf_i+0xa8>
 800b806:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b80a:	2b15      	cmp	r3, #21
 800b80c:	d8f6      	bhi.n	800b7fc <_printf_i+0x28>
 800b80e:	a101      	add	r1, pc, #4	@ (adr r1, 800b814 <_printf_i+0x40>)
 800b810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b814:	0800b86d 	.word	0x0800b86d
 800b818:	0800b881 	.word	0x0800b881
 800b81c:	0800b7fd 	.word	0x0800b7fd
 800b820:	0800b7fd 	.word	0x0800b7fd
 800b824:	0800b7fd 	.word	0x0800b7fd
 800b828:	0800b7fd 	.word	0x0800b7fd
 800b82c:	0800b881 	.word	0x0800b881
 800b830:	0800b7fd 	.word	0x0800b7fd
 800b834:	0800b7fd 	.word	0x0800b7fd
 800b838:	0800b7fd 	.word	0x0800b7fd
 800b83c:	0800b7fd 	.word	0x0800b7fd
 800b840:	0800b97f 	.word	0x0800b97f
 800b844:	0800b8ab 	.word	0x0800b8ab
 800b848:	0800b939 	.word	0x0800b939
 800b84c:	0800b7fd 	.word	0x0800b7fd
 800b850:	0800b7fd 	.word	0x0800b7fd
 800b854:	0800b9a1 	.word	0x0800b9a1
 800b858:	0800b7fd 	.word	0x0800b7fd
 800b85c:	0800b8ab 	.word	0x0800b8ab
 800b860:	0800b7fd 	.word	0x0800b7fd
 800b864:	0800b7fd 	.word	0x0800b7fd
 800b868:	0800b941 	.word	0x0800b941
 800b86c:	6833      	ldr	r3, [r6, #0]
 800b86e:	1d1a      	adds	r2, r3, #4
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	6032      	str	r2, [r6, #0]
 800b874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b878:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b87c:	2301      	movs	r3, #1
 800b87e:	e09c      	b.n	800b9ba <_printf_i+0x1e6>
 800b880:	6833      	ldr	r3, [r6, #0]
 800b882:	6820      	ldr	r0, [r4, #0]
 800b884:	1d19      	adds	r1, r3, #4
 800b886:	6031      	str	r1, [r6, #0]
 800b888:	0606      	lsls	r6, r0, #24
 800b88a:	d501      	bpl.n	800b890 <_printf_i+0xbc>
 800b88c:	681d      	ldr	r5, [r3, #0]
 800b88e:	e003      	b.n	800b898 <_printf_i+0xc4>
 800b890:	0645      	lsls	r5, r0, #25
 800b892:	d5fb      	bpl.n	800b88c <_printf_i+0xb8>
 800b894:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b898:	2d00      	cmp	r5, #0
 800b89a:	da03      	bge.n	800b8a4 <_printf_i+0xd0>
 800b89c:	232d      	movs	r3, #45	@ 0x2d
 800b89e:	426d      	negs	r5, r5
 800b8a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8a4:	4858      	ldr	r0, [pc, #352]	@ (800ba08 <_printf_i+0x234>)
 800b8a6:	230a      	movs	r3, #10
 800b8a8:	e011      	b.n	800b8ce <_printf_i+0xfa>
 800b8aa:	6821      	ldr	r1, [r4, #0]
 800b8ac:	6833      	ldr	r3, [r6, #0]
 800b8ae:	0608      	lsls	r0, r1, #24
 800b8b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8b4:	d402      	bmi.n	800b8bc <_printf_i+0xe8>
 800b8b6:	0649      	lsls	r1, r1, #25
 800b8b8:	bf48      	it	mi
 800b8ba:	b2ad      	uxthmi	r5, r5
 800b8bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8be:	4852      	ldr	r0, [pc, #328]	@ (800ba08 <_printf_i+0x234>)
 800b8c0:	6033      	str	r3, [r6, #0]
 800b8c2:	bf14      	ite	ne
 800b8c4:	230a      	movne	r3, #10
 800b8c6:	2308      	moveq	r3, #8
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8ce:	6866      	ldr	r6, [r4, #4]
 800b8d0:	60a6      	str	r6, [r4, #8]
 800b8d2:	2e00      	cmp	r6, #0
 800b8d4:	db05      	blt.n	800b8e2 <_printf_i+0x10e>
 800b8d6:	6821      	ldr	r1, [r4, #0]
 800b8d8:	432e      	orrs	r6, r5
 800b8da:	f021 0104 	bic.w	r1, r1, #4
 800b8de:	6021      	str	r1, [r4, #0]
 800b8e0:	d04b      	beq.n	800b97a <_printf_i+0x1a6>
 800b8e2:	4616      	mov	r6, r2
 800b8e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8e8:	fb03 5711 	mls	r7, r3, r1, r5
 800b8ec:	5dc7      	ldrb	r7, [r0, r7]
 800b8ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8f2:	462f      	mov	r7, r5
 800b8f4:	42bb      	cmp	r3, r7
 800b8f6:	460d      	mov	r5, r1
 800b8f8:	d9f4      	bls.n	800b8e4 <_printf_i+0x110>
 800b8fa:	2b08      	cmp	r3, #8
 800b8fc:	d10b      	bne.n	800b916 <_printf_i+0x142>
 800b8fe:	6823      	ldr	r3, [r4, #0]
 800b900:	07df      	lsls	r7, r3, #31
 800b902:	d508      	bpl.n	800b916 <_printf_i+0x142>
 800b904:	6923      	ldr	r3, [r4, #16]
 800b906:	6861      	ldr	r1, [r4, #4]
 800b908:	4299      	cmp	r1, r3
 800b90a:	bfde      	ittt	le
 800b90c:	2330      	movle	r3, #48	@ 0x30
 800b90e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b912:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b916:	1b92      	subs	r2, r2, r6
 800b918:	6122      	str	r2, [r4, #16]
 800b91a:	f8cd a000 	str.w	sl, [sp]
 800b91e:	464b      	mov	r3, r9
 800b920:	aa03      	add	r2, sp, #12
 800b922:	4621      	mov	r1, r4
 800b924:	4640      	mov	r0, r8
 800b926:	f7ff fee7 	bl	800b6f8 <_printf_common>
 800b92a:	3001      	adds	r0, #1
 800b92c:	d14a      	bne.n	800b9c4 <_printf_i+0x1f0>
 800b92e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b932:	b004      	add	sp, #16
 800b934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b938:	6823      	ldr	r3, [r4, #0]
 800b93a:	f043 0320 	orr.w	r3, r3, #32
 800b93e:	6023      	str	r3, [r4, #0]
 800b940:	4832      	ldr	r0, [pc, #200]	@ (800ba0c <_printf_i+0x238>)
 800b942:	2778      	movs	r7, #120	@ 0x78
 800b944:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b948:	6823      	ldr	r3, [r4, #0]
 800b94a:	6831      	ldr	r1, [r6, #0]
 800b94c:	061f      	lsls	r7, r3, #24
 800b94e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b952:	d402      	bmi.n	800b95a <_printf_i+0x186>
 800b954:	065f      	lsls	r7, r3, #25
 800b956:	bf48      	it	mi
 800b958:	b2ad      	uxthmi	r5, r5
 800b95a:	6031      	str	r1, [r6, #0]
 800b95c:	07d9      	lsls	r1, r3, #31
 800b95e:	bf44      	itt	mi
 800b960:	f043 0320 	orrmi.w	r3, r3, #32
 800b964:	6023      	strmi	r3, [r4, #0]
 800b966:	b11d      	cbz	r5, 800b970 <_printf_i+0x19c>
 800b968:	2310      	movs	r3, #16
 800b96a:	e7ad      	b.n	800b8c8 <_printf_i+0xf4>
 800b96c:	4826      	ldr	r0, [pc, #152]	@ (800ba08 <_printf_i+0x234>)
 800b96e:	e7e9      	b.n	800b944 <_printf_i+0x170>
 800b970:	6823      	ldr	r3, [r4, #0]
 800b972:	f023 0320 	bic.w	r3, r3, #32
 800b976:	6023      	str	r3, [r4, #0]
 800b978:	e7f6      	b.n	800b968 <_printf_i+0x194>
 800b97a:	4616      	mov	r6, r2
 800b97c:	e7bd      	b.n	800b8fa <_printf_i+0x126>
 800b97e:	6833      	ldr	r3, [r6, #0]
 800b980:	6825      	ldr	r5, [r4, #0]
 800b982:	6961      	ldr	r1, [r4, #20]
 800b984:	1d18      	adds	r0, r3, #4
 800b986:	6030      	str	r0, [r6, #0]
 800b988:	062e      	lsls	r6, r5, #24
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	d501      	bpl.n	800b992 <_printf_i+0x1be>
 800b98e:	6019      	str	r1, [r3, #0]
 800b990:	e002      	b.n	800b998 <_printf_i+0x1c4>
 800b992:	0668      	lsls	r0, r5, #25
 800b994:	d5fb      	bpl.n	800b98e <_printf_i+0x1ba>
 800b996:	8019      	strh	r1, [r3, #0]
 800b998:	2300      	movs	r3, #0
 800b99a:	6123      	str	r3, [r4, #16]
 800b99c:	4616      	mov	r6, r2
 800b99e:	e7bc      	b.n	800b91a <_printf_i+0x146>
 800b9a0:	6833      	ldr	r3, [r6, #0]
 800b9a2:	1d1a      	adds	r2, r3, #4
 800b9a4:	6032      	str	r2, [r6, #0]
 800b9a6:	681e      	ldr	r6, [r3, #0]
 800b9a8:	6862      	ldr	r2, [r4, #4]
 800b9aa:	2100      	movs	r1, #0
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	f7f4 fc0f 	bl	80001d0 <memchr>
 800b9b2:	b108      	cbz	r0, 800b9b8 <_printf_i+0x1e4>
 800b9b4:	1b80      	subs	r0, r0, r6
 800b9b6:	6060      	str	r0, [r4, #4]
 800b9b8:	6863      	ldr	r3, [r4, #4]
 800b9ba:	6123      	str	r3, [r4, #16]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9c2:	e7aa      	b.n	800b91a <_printf_i+0x146>
 800b9c4:	6923      	ldr	r3, [r4, #16]
 800b9c6:	4632      	mov	r2, r6
 800b9c8:	4649      	mov	r1, r9
 800b9ca:	4640      	mov	r0, r8
 800b9cc:	47d0      	blx	sl
 800b9ce:	3001      	adds	r0, #1
 800b9d0:	d0ad      	beq.n	800b92e <_printf_i+0x15a>
 800b9d2:	6823      	ldr	r3, [r4, #0]
 800b9d4:	079b      	lsls	r3, r3, #30
 800b9d6:	d413      	bmi.n	800ba00 <_printf_i+0x22c>
 800b9d8:	68e0      	ldr	r0, [r4, #12]
 800b9da:	9b03      	ldr	r3, [sp, #12]
 800b9dc:	4298      	cmp	r0, r3
 800b9de:	bfb8      	it	lt
 800b9e0:	4618      	movlt	r0, r3
 800b9e2:	e7a6      	b.n	800b932 <_printf_i+0x15e>
 800b9e4:	2301      	movs	r3, #1
 800b9e6:	4632      	mov	r2, r6
 800b9e8:	4649      	mov	r1, r9
 800b9ea:	4640      	mov	r0, r8
 800b9ec:	47d0      	blx	sl
 800b9ee:	3001      	adds	r0, #1
 800b9f0:	d09d      	beq.n	800b92e <_printf_i+0x15a>
 800b9f2:	3501      	adds	r5, #1
 800b9f4:	68e3      	ldr	r3, [r4, #12]
 800b9f6:	9903      	ldr	r1, [sp, #12]
 800b9f8:	1a5b      	subs	r3, r3, r1
 800b9fa:	42ab      	cmp	r3, r5
 800b9fc:	dcf2      	bgt.n	800b9e4 <_printf_i+0x210>
 800b9fe:	e7eb      	b.n	800b9d8 <_printf_i+0x204>
 800ba00:	2500      	movs	r5, #0
 800ba02:	f104 0619 	add.w	r6, r4, #25
 800ba06:	e7f5      	b.n	800b9f4 <_printf_i+0x220>
 800ba08:	0800c08a 	.word	0x0800c08a
 800ba0c:	0800c09b 	.word	0x0800c09b

0800ba10 <__sflush_r>:
 800ba10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba18:	0716      	lsls	r6, r2, #28
 800ba1a:	4605      	mov	r5, r0
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	d454      	bmi.n	800baca <__sflush_r+0xba>
 800ba20:	684b      	ldr	r3, [r1, #4]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	dc02      	bgt.n	800ba2c <__sflush_r+0x1c>
 800ba26:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	dd48      	ble.n	800babe <__sflush_r+0xae>
 800ba2c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba2e:	2e00      	cmp	r6, #0
 800ba30:	d045      	beq.n	800babe <__sflush_r+0xae>
 800ba32:	2300      	movs	r3, #0
 800ba34:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba38:	682f      	ldr	r7, [r5, #0]
 800ba3a:	6a21      	ldr	r1, [r4, #32]
 800ba3c:	602b      	str	r3, [r5, #0]
 800ba3e:	d030      	beq.n	800baa2 <__sflush_r+0x92>
 800ba40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ba42:	89a3      	ldrh	r3, [r4, #12]
 800ba44:	0759      	lsls	r1, r3, #29
 800ba46:	d505      	bpl.n	800ba54 <__sflush_r+0x44>
 800ba48:	6863      	ldr	r3, [r4, #4]
 800ba4a:	1ad2      	subs	r2, r2, r3
 800ba4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ba4e:	b10b      	cbz	r3, 800ba54 <__sflush_r+0x44>
 800ba50:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ba52:	1ad2      	subs	r2, r2, r3
 800ba54:	2300      	movs	r3, #0
 800ba56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba58:	6a21      	ldr	r1, [r4, #32]
 800ba5a:	4628      	mov	r0, r5
 800ba5c:	47b0      	blx	r6
 800ba5e:	1c43      	adds	r3, r0, #1
 800ba60:	89a3      	ldrh	r3, [r4, #12]
 800ba62:	d106      	bne.n	800ba72 <__sflush_r+0x62>
 800ba64:	6829      	ldr	r1, [r5, #0]
 800ba66:	291d      	cmp	r1, #29
 800ba68:	d82b      	bhi.n	800bac2 <__sflush_r+0xb2>
 800ba6a:	4a2a      	ldr	r2, [pc, #168]	@ (800bb14 <__sflush_r+0x104>)
 800ba6c:	40ca      	lsrs	r2, r1
 800ba6e:	07d6      	lsls	r6, r2, #31
 800ba70:	d527      	bpl.n	800bac2 <__sflush_r+0xb2>
 800ba72:	2200      	movs	r2, #0
 800ba74:	6062      	str	r2, [r4, #4]
 800ba76:	04d9      	lsls	r1, r3, #19
 800ba78:	6922      	ldr	r2, [r4, #16]
 800ba7a:	6022      	str	r2, [r4, #0]
 800ba7c:	d504      	bpl.n	800ba88 <__sflush_r+0x78>
 800ba7e:	1c42      	adds	r2, r0, #1
 800ba80:	d101      	bne.n	800ba86 <__sflush_r+0x76>
 800ba82:	682b      	ldr	r3, [r5, #0]
 800ba84:	b903      	cbnz	r3, 800ba88 <__sflush_r+0x78>
 800ba86:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba8a:	602f      	str	r7, [r5, #0]
 800ba8c:	b1b9      	cbz	r1, 800babe <__sflush_r+0xae>
 800ba8e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba92:	4299      	cmp	r1, r3
 800ba94:	d002      	beq.n	800ba9c <__sflush_r+0x8c>
 800ba96:	4628      	mov	r0, r5
 800ba98:	f7ff fa9c 	bl	800afd4 <_free_r>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	6363      	str	r3, [r4, #52]	@ 0x34
 800baa0:	e00d      	b.n	800babe <__sflush_r+0xae>
 800baa2:	2301      	movs	r3, #1
 800baa4:	4628      	mov	r0, r5
 800baa6:	47b0      	blx	r6
 800baa8:	4602      	mov	r2, r0
 800baaa:	1c50      	adds	r0, r2, #1
 800baac:	d1c9      	bne.n	800ba42 <__sflush_r+0x32>
 800baae:	682b      	ldr	r3, [r5, #0]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d0c6      	beq.n	800ba42 <__sflush_r+0x32>
 800bab4:	2b1d      	cmp	r3, #29
 800bab6:	d001      	beq.n	800babc <__sflush_r+0xac>
 800bab8:	2b16      	cmp	r3, #22
 800baba:	d11e      	bne.n	800bafa <__sflush_r+0xea>
 800babc:	602f      	str	r7, [r5, #0]
 800babe:	2000      	movs	r0, #0
 800bac0:	e022      	b.n	800bb08 <__sflush_r+0xf8>
 800bac2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bac6:	b21b      	sxth	r3, r3
 800bac8:	e01b      	b.n	800bb02 <__sflush_r+0xf2>
 800baca:	690f      	ldr	r7, [r1, #16]
 800bacc:	2f00      	cmp	r7, #0
 800bace:	d0f6      	beq.n	800babe <__sflush_r+0xae>
 800bad0:	0793      	lsls	r3, r2, #30
 800bad2:	680e      	ldr	r6, [r1, #0]
 800bad4:	bf08      	it	eq
 800bad6:	694b      	ldreq	r3, [r1, #20]
 800bad8:	600f      	str	r7, [r1, #0]
 800bada:	bf18      	it	ne
 800badc:	2300      	movne	r3, #0
 800bade:	eba6 0807 	sub.w	r8, r6, r7
 800bae2:	608b      	str	r3, [r1, #8]
 800bae4:	f1b8 0f00 	cmp.w	r8, #0
 800bae8:	dde9      	ble.n	800babe <__sflush_r+0xae>
 800baea:	6a21      	ldr	r1, [r4, #32]
 800baec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800baee:	4643      	mov	r3, r8
 800baf0:	463a      	mov	r2, r7
 800baf2:	4628      	mov	r0, r5
 800baf4:	47b0      	blx	r6
 800baf6:	2800      	cmp	r0, #0
 800baf8:	dc08      	bgt.n	800bb0c <__sflush_r+0xfc>
 800bafa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bafe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb02:	81a3      	strh	r3, [r4, #12]
 800bb04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb0c:	4407      	add	r7, r0
 800bb0e:	eba8 0800 	sub.w	r8, r8, r0
 800bb12:	e7e7      	b.n	800bae4 <__sflush_r+0xd4>
 800bb14:	20400001 	.word	0x20400001

0800bb18 <_fflush_r>:
 800bb18:	b538      	push	{r3, r4, r5, lr}
 800bb1a:	690b      	ldr	r3, [r1, #16]
 800bb1c:	4605      	mov	r5, r0
 800bb1e:	460c      	mov	r4, r1
 800bb20:	b913      	cbnz	r3, 800bb28 <_fflush_r+0x10>
 800bb22:	2500      	movs	r5, #0
 800bb24:	4628      	mov	r0, r5
 800bb26:	bd38      	pop	{r3, r4, r5, pc}
 800bb28:	b118      	cbz	r0, 800bb32 <_fflush_r+0x1a>
 800bb2a:	6a03      	ldr	r3, [r0, #32]
 800bb2c:	b90b      	cbnz	r3, 800bb32 <_fflush_r+0x1a>
 800bb2e:	f7fe ffb5 	bl	800aa9c <__sinit>
 800bb32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d0f3      	beq.n	800bb22 <_fflush_r+0xa>
 800bb3a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb3c:	07d0      	lsls	r0, r2, #31
 800bb3e:	d404      	bmi.n	800bb4a <_fflush_r+0x32>
 800bb40:	0599      	lsls	r1, r3, #22
 800bb42:	d402      	bmi.n	800bb4a <_fflush_r+0x32>
 800bb44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb46:	f7ff fa34 	bl	800afb2 <__retarget_lock_acquire_recursive>
 800bb4a:	4628      	mov	r0, r5
 800bb4c:	4621      	mov	r1, r4
 800bb4e:	f7ff ff5f 	bl	800ba10 <__sflush_r>
 800bb52:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb54:	07da      	lsls	r2, r3, #31
 800bb56:	4605      	mov	r5, r0
 800bb58:	d4e4      	bmi.n	800bb24 <_fflush_r+0xc>
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	059b      	lsls	r3, r3, #22
 800bb5e:	d4e1      	bmi.n	800bb24 <_fflush_r+0xc>
 800bb60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb62:	f7ff fa27 	bl	800afb4 <__retarget_lock_release_recursive>
 800bb66:	e7dd      	b.n	800bb24 <_fflush_r+0xc>

0800bb68 <__swhatbuf_r>:
 800bb68:	b570      	push	{r4, r5, r6, lr}
 800bb6a:	460c      	mov	r4, r1
 800bb6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb70:	2900      	cmp	r1, #0
 800bb72:	b096      	sub	sp, #88	@ 0x58
 800bb74:	4615      	mov	r5, r2
 800bb76:	461e      	mov	r6, r3
 800bb78:	da0d      	bge.n	800bb96 <__swhatbuf_r+0x2e>
 800bb7a:	89a3      	ldrh	r3, [r4, #12]
 800bb7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bb80:	f04f 0100 	mov.w	r1, #0
 800bb84:	bf14      	ite	ne
 800bb86:	2340      	movne	r3, #64	@ 0x40
 800bb88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bb8c:	2000      	movs	r0, #0
 800bb8e:	6031      	str	r1, [r6, #0]
 800bb90:	602b      	str	r3, [r5, #0]
 800bb92:	b016      	add	sp, #88	@ 0x58
 800bb94:	bd70      	pop	{r4, r5, r6, pc}
 800bb96:	466a      	mov	r2, sp
 800bb98:	f000 f862 	bl	800bc60 <_fstat_r>
 800bb9c:	2800      	cmp	r0, #0
 800bb9e:	dbec      	blt.n	800bb7a <__swhatbuf_r+0x12>
 800bba0:	9901      	ldr	r1, [sp, #4]
 800bba2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bba6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bbaa:	4259      	negs	r1, r3
 800bbac:	4159      	adcs	r1, r3
 800bbae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bbb2:	e7eb      	b.n	800bb8c <__swhatbuf_r+0x24>

0800bbb4 <__smakebuf_r>:
 800bbb4:	898b      	ldrh	r3, [r1, #12]
 800bbb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbb8:	079d      	lsls	r5, r3, #30
 800bbba:	4606      	mov	r6, r0
 800bbbc:	460c      	mov	r4, r1
 800bbbe:	d507      	bpl.n	800bbd0 <__smakebuf_r+0x1c>
 800bbc0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bbc4:	6023      	str	r3, [r4, #0]
 800bbc6:	6123      	str	r3, [r4, #16]
 800bbc8:	2301      	movs	r3, #1
 800bbca:	6163      	str	r3, [r4, #20]
 800bbcc:	b003      	add	sp, #12
 800bbce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbd0:	ab01      	add	r3, sp, #4
 800bbd2:	466a      	mov	r2, sp
 800bbd4:	f7ff ffc8 	bl	800bb68 <__swhatbuf_r>
 800bbd8:	9f00      	ldr	r7, [sp, #0]
 800bbda:	4605      	mov	r5, r0
 800bbdc:	4639      	mov	r1, r7
 800bbde:	4630      	mov	r0, r6
 800bbe0:	f7ff fa64 	bl	800b0ac <_malloc_r>
 800bbe4:	b948      	cbnz	r0, 800bbfa <__smakebuf_r+0x46>
 800bbe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbea:	059a      	lsls	r2, r3, #22
 800bbec:	d4ee      	bmi.n	800bbcc <__smakebuf_r+0x18>
 800bbee:	f023 0303 	bic.w	r3, r3, #3
 800bbf2:	f043 0302 	orr.w	r3, r3, #2
 800bbf6:	81a3      	strh	r3, [r4, #12]
 800bbf8:	e7e2      	b.n	800bbc0 <__smakebuf_r+0xc>
 800bbfa:	89a3      	ldrh	r3, [r4, #12]
 800bbfc:	6020      	str	r0, [r4, #0]
 800bbfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc02:	81a3      	strh	r3, [r4, #12]
 800bc04:	9b01      	ldr	r3, [sp, #4]
 800bc06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bc0a:	b15b      	cbz	r3, 800bc24 <__smakebuf_r+0x70>
 800bc0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc10:	4630      	mov	r0, r6
 800bc12:	f000 f837 	bl	800bc84 <_isatty_r>
 800bc16:	b128      	cbz	r0, 800bc24 <__smakebuf_r+0x70>
 800bc18:	89a3      	ldrh	r3, [r4, #12]
 800bc1a:	f023 0303 	bic.w	r3, r3, #3
 800bc1e:	f043 0301 	orr.w	r3, r3, #1
 800bc22:	81a3      	strh	r3, [r4, #12]
 800bc24:	89a3      	ldrh	r3, [r4, #12]
 800bc26:	431d      	orrs	r5, r3
 800bc28:	81a5      	strh	r5, [r4, #12]
 800bc2a:	e7cf      	b.n	800bbcc <__smakebuf_r+0x18>

0800bc2c <memmove>:
 800bc2c:	4288      	cmp	r0, r1
 800bc2e:	b510      	push	{r4, lr}
 800bc30:	eb01 0402 	add.w	r4, r1, r2
 800bc34:	d902      	bls.n	800bc3c <memmove+0x10>
 800bc36:	4284      	cmp	r4, r0
 800bc38:	4623      	mov	r3, r4
 800bc3a:	d807      	bhi.n	800bc4c <memmove+0x20>
 800bc3c:	1e43      	subs	r3, r0, #1
 800bc3e:	42a1      	cmp	r1, r4
 800bc40:	d008      	beq.n	800bc54 <memmove+0x28>
 800bc42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc4a:	e7f8      	b.n	800bc3e <memmove+0x12>
 800bc4c:	4402      	add	r2, r0
 800bc4e:	4601      	mov	r1, r0
 800bc50:	428a      	cmp	r2, r1
 800bc52:	d100      	bne.n	800bc56 <memmove+0x2a>
 800bc54:	bd10      	pop	{r4, pc}
 800bc56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc5e:	e7f7      	b.n	800bc50 <memmove+0x24>

0800bc60 <_fstat_r>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	4d07      	ldr	r5, [pc, #28]	@ (800bc80 <_fstat_r+0x20>)
 800bc64:	2300      	movs	r3, #0
 800bc66:	4604      	mov	r4, r0
 800bc68:	4608      	mov	r0, r1
 800bc6a:	4611      	mov	r1, r2
 800bc6c:	602b      	str	r3, [r5, #0]
 800bc6e:	f7f5 fc9a 	bl	80015a6 <_fstat>
 800bc72:	1c43      	adds	r3, r0, #1
 800bc74:	d102      	bne.n	800bc7c <_fstat_r+0x1c>
 800bc76:	682b      	ldr	r3, [r5, #0]
 800bc78:	b103      	cbz	r3, 800bc7c <_fstat_r+0x1c>
 800bc7a:	6023      	str	r3, [r4, #0]
 800bc7c:	bd38      	pop	{r3, r4, r5, pc}
 800bc7e:	bf00      	nop
 800bc80:	20007f88 	.word	0x20007f88

0800bc84 <_isatty_r>:
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	4d06      	ldr	r5, [pc, #24]	@ (800bca0 <_isatty_r+0x1c>)
 800bc88:	2300      	movs	r3, #0
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	4608      	mov	r0, r1
 800bc8e:	602b      	str	r3, [r5, #0]
 800bc90:	f7f5 fc99 	bl	80015c6 <_isatty>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_isatty_r+0x1a>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_isatty_r+0x1a>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	20007f88 	.word	0x20007f88

0800bca4 <_sbrk_r>:
 800bca4:	b538      	push	{r3, r4, r5, lr}
 800bca6:	4d06      	ldr	r5, [pc, #24]	@ (800bcc0 <_sbrk_r+0x1c>)
 800bca8:	2300      	movs	r3, #0
 800bcaa:	4604      	mov	r4, r0
 800bcac:	4608      	mov	r0, r1
 800bcae:	602b      	str	r3, [r5, #0]
 800bcb0:	f7f5 fca2 	bl	80015f8 <_sbrk>
 800bcb4:	1c43      	adds	r3, r0, #1
 800bcb6:	d102      	bne.n	800bcbe <_sbrk_r+0x1a>
 800bcb8:	682b      	ldr	r3, [r5, #0]
 800bcba:	b103      	cbz	r3, 800bcbe <_sbrk_r+0x1a>
 800bcbc:	6023      	str	r3, [r4, #0]
 800bcbe:	bd38      	pop	{r3, r4, r5, pc}
 800bcc0:	20007f88 	.word	0x20007f88

0800bcc4 <_realloc_r>:
 800bcc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcc8:	4607      	mov	r7, r0
 800bcca:	4614      	mov	r4, r2
 800bccc:	460d      	mov	r5, r1
 800bcce:	b921      	cbnz	r1, 800bcda <_realloc_r+0x16>
 800bcd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bcd4:	4611      	mov	r1, r2
 800bcd6:	f7ff b9e9 	b.w	800b0ac <_malloc_r>
 800bcda:	b92a      	cbnz	r2, 800bce8 <_realloc_r+0x24>
 800bcdc:	f7ff f97a 	bl	800afd4 <_free_r>
 800bce0:	4625      	mov	r5, r4
 800bce2:	4628      	mov	r0, r5
 800bce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bce8:	f000 f81a 	bl	800bd20 <_malloc_usable_size_r>
 800bcec:	4284      	cmp	r4, r0
 800bcee:	4606      	mov	r6, r0
 800bcf0:	d802      	bhi.n	800bcf8 <_realloc_r+0x34>
 800bcf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bcf6:	d8f4      	bhi.n	800bce2 <_realloc_r+0x1e>
 800bcf8:	4621      	mov	r1, r4
 800bcfa:	4638      	mov	r0, r7
 800bcfc:	f7ff f9d6 	bl	800b0ac <_malloc_r>
 800bd00:	4680      	mov	r8, r0
 800bd02:	b908      	cbnz	r0, 800bd08 <_realloc_r+0x44>
 800bd04:	4645      	mov	r5, r8
 800bd06:	e7ec      	b.n	800bce2 <_realloc_r+0x1e>
 800bd08:	42b4      	cmp	r4, r6
 800bd0a:	4622      	mov	r2, r4
 800bd0c:	4629      	mov	r1, r5
 800bd0e:	bf28      	it	cs
 800bd10:	4632      	movcs	r2, r6
 800bd12:	f7ff f950 	bl	800afb6 <memcpy>
 800bd16:	4629      	mov	r1, r5
 800bd18:	4638      	mov	r0, r7
 800bd1a:	f7ff f95b 	bl	800afd4 <_free_r>
 800bd1e:	e7f1      	b.n	800bd04 <_realloc_r+0x40>

0800bd20 <_malloc_usable_size_r>:
 800bd20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd24:	1f18      	subs	r0, r3, #4
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	bfbc      	itt	lt
 800bd2a:	580b      	ldrlt	r3, [r1, r0]
 800bd2c:	18c0      	addlt	r0, r0, r3
 800bd2e:	4770      	bx	lr

0800bd30 <_init>:
 800bd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd32:	bf00      	nop
 800bd34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd36:	bc08      	pop	{r3}
 800bd38:	469e      	mov	lr, r3
 800bd3a:	4770      	bx	lr

0800bd3c <_fini>:
 800bd3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd3e:	bf00      	nop
 800bd40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd42:	bc08      	pop	{r3}
 800bd44:	469e      	mov	lr, r3
 800bd46:	4770      	bx	lr
