$date
	Sun Oct 23 10:09:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#557122
b1000 &
b1000 %
1$
b1000 !
1"
#557123
0"
#557126
b100 &
b100 %
#557130
b10 &
b10 %
#557134
b1 &
1#
b1 %
#557138
b0 &
b0 %
0#
0$
#1542243
b1011 !
1"
#1542246
b1011 &
b1011 %
1$
#1542247
0"
#1542250
b100010 &
b100010 %
#1542254
b10001 &
b10001 %
#1542258
b110100 &
b110100 %
#1542262
b11010 &
b11010 %
#1542266
b1101 &
b1101 %
#1542270
b101000 &
b101000 %
#1542274
b10100 &
b10100 %
#1542278
b1010 &
b1010 %
#1542282
b101 &
b101 %
#1542286
b10000 &
b10000 %
#1542290
b1000 &
b1000 %
#1542294
b100 &
b100 %
#1542298
b10 &
b10 %
#1542302
b1 &
1#
b1 %
#1542306
b0 &
b0 %
0#
0$
#2523160
b10000 !
1"
#2523162
b10000 &
b10000 %
1$
#2523163
0"
#2523166
b1000 &
b1000 %
#2523170
b100 &
b100 %
#2523174
b10 &
b10 %
#2523178
b1 &
b1 %
1#
#2523182
b0 &
0#
b0 %
0$
#4500012
