\hypertarget{group___d_m_a___f_i_f_o__threshold__level}{}\doxysection{DMA FIFO threshold level}
\label{group___d_m_a___f_i_f_o__threshold__level}\index{DMA FIFO threshold level@{DMA FIFO threshold level}}


DMA FIFO level.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+1\+QUARTERFULL}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+HALFFULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+3\+QUARTERSFULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+FULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA FIFO level. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}\label{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_1QUARTERFULL@{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}
\index{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL@{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+1\+QUARTERFULL~0x00000000U}

FIFO threshold 1 quart full configuration ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}\label{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL@{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}
\index{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL@{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+3\+QUARTERSFULL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}}}

FIFO threshold 3 quarts full configuration 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00289}{289}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}\label{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_FULL@{DMA\_FIFO\_THRESHOLD\_FULL}}
\index{DMA\_FIFO\_THRESHOLD\_FULL@{DMA\_FIFO\_THRESHOLD\_FULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_FULL}{DMA\_FIFO\_THRESHOLD\_FULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+FULL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}}}

FIFO threshold full configuration ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00290}{290}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}\label{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_HALFFULL@{DMA\_FIFO\_THRESHOLD\_HALFFULL}}
\index{DMA\_FIFO\_THRESHOLD\_HALFFULL@{DMA\_FIFO\_THRESHOLD\_HALFFULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_HALFFULL}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FIFO\+\_\+\+THRESHOLD\+\_\+\+HALFFULL~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}}}

FIFO threshold half full configuration ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source_l00288}{288}} of file \mbox{\hyperlink{stm32f7xx__hal__dma_8h_source}{stm32f7xx\+\_\+hal\+\_\+dma.\+h}}.

