/*-----------------------------------------------------
 |
 |      bifrost_perfmon.h
 |
 |    Header containing macros and enums 
 |    for Bifrost perfmon library 
 |
 |------------------------------------------------------
 |
 |    Copyright (C) 2014  Microsoft Corporation
 |    All Rights Reserved
 |    Confidential and Proprietary
 |
 |------------------------------------------------------
 */

#ifndef __BIFROST_PERFMON_H__
#define __BIFROST_PERFMON_H__

//
// Macro definitions
//

#define MAX_PERF_COUNTERS     (8)
#define PERFMON_MUTEX_TIMEOUT (10000000) // 10 ms

//
// Enum / struct definitions
// 

typedef enum
{
    PERFGRP_LX5_CORE0,
    PERFGRP_LX5_CORE1,
    PERFGRP_NODE,
    PERFGRP_INTC,
    PERFGRP_JBL,
    PERFGRP_MIP0,
    PERFGRP_MIP1,
    PERFGRP_MIP2,
    PERFGRP_MIP3,
    PERFGRP_MIP4,
    PERFGRP_MIP5,
    PERFGRP_MIP6,
    PERFGRP_TIP,
    PERFGRP_MCU0,
    PERFGRP_MCU1,
    PERFGRP_IMP0,
    PERFGRP_IMP1,
    PERFGRP_LSR0_SLOW,
    PERFGRP_LSR1_SLOW,
    PERFGRP_LSR0_FAST,
    PERFGRP_LSR1_FAST,
    PERFGRP_DNNSRAM,
    PERFGRP_DNN_250,
    PERFGRP_DNN_500,
    PERFGRP_CLSRAM,
    PERFGRP_FM_MC0_Q0,
    PERFGRP_FM_MC0_Q1,
    PERFGRP_FM_MC0_Q2,
    PERFGRP_FM_MC0_Q3,
    PERFGRP_FM_MC0_Q4,
    PERFGRP_FM_MC0_Q5,
    PERFGRP_FM_MC0_Q6,
    PERFGRP_FM_MC0_Q7,
    PERFGRP_FM_MC0_Q8,
    PERFGRP_FM_MC0_Q9,
    PERFGRP_FM_MC0_Q10,
    PERFGRP_FM_MC0_Q11,
    PERFGRP_FM_MC1_Q0,
    PERFGRP_FM_MC1_Q1,
    PERFGRP_FM_MC1_Q2,
    PERFGRP_FM_MC1_Q3,
    PERFGRP_FM_MC1_Q4,
    PERFGRP_FM_MC1_Q5,
    PERFGRP_FM_MC1_Q6,
    PERFGRP_FM_MC1_Q7,
    PERFGRP_FM_MC1_Q8,
    PERFGRP_FM_MC1_Q9,
    PERFGRP_FM_MC1_Q10,
    PERFGRP_FM_MC1_Q11,
    PERFGRP_FM_BASRAM0,
    PERFGRP_FM_BASRAM1,
    PERFGRP_FM_BASRAM2,
    PERFGRP_FM_PCIE,
    NUM_PERFGRP
} PERF_GROUP;

typedef enum
{
    FEATURE_NONE,
    FEATURE_GLOBAL_SNAPSHOT    = 1 << 0,
    FEATURE_GLOBAL_STOP        = 1 << 1,
} PERF_FEATURE;

// Get unit base addresses
EXTERN_C UINT32 perfmon_isp_base_addr_for_grp(PERF_GROUP grp);
EXTERN_C UINT32 perfmon_pe_base_addr_for_grp(PERF_GROUP grp);

typedef struct 
{
    BOOL         valid;
    BOOL         in_use;
    UINT32       event_select;
    UINT32       event_mask;
    UINT32       feature_mask;
    HW_CORE      owner;
} perfmon_config;

//
// Tensilica performance counter related macros
//

#define SET_LX5_PERF_CTRL_REG(sel, mask) (((sel & 0x1F) << 8) | ((mask & 0xFFFF) << 16))

#define LX5_CORE0_REG_BASE         (0x4000)
#define LX5_CORE1_REG_BASE         (0x8000)

#define PERFMON_LX5_PMG_OFFSET     (0x1000)
#define PERFMON_LX5_PM0_OFFSET     (0x1080)
#define PERFMON_LX5_PM1_OFFSET     (0x1084)
#define PERFMON_LX5_PM2_OFFSET     (0x1088)
#define PERFMON_LX5_PM3_OFFSET     (0x108c)
#define PERFMON_LX5_PM4_OFFSET     (0x1090)
#define PERFMON_LX5_PM5_OFFSET     (0x1094)
#define PERFMON_LX5_PM6_OFFSET     (0x1098)
#define PERFMON_LX5_PM7_OFFSET     (0x109c)
#define PERFMON_LX5_PMCTRL0_OFFSET (0x1100)
#define PERFMON_LX5_PMCTRL1_OFFSET (0x1104)
#define PERFMON_LX5_PMCTRL2_OFFSET (0x1108)
#define PERFMON_LX5_PMCTRL3_OFFSET (0x110c)
#define PERFMON_LX5_PMCTRL4_OFFSET (0x1110)
#define PERFMON_LX5_PMCTRL5_OFFSET (0x1114)
#define PERFMON_LX5_PMCTRL6_OFFSET (0x1118)
#define PERFMON_LX5_PMCTRL7_OFFSET (0x111c)
#define PERFMON_LX5_PMSTAT0_OFFSET (0x1180)
#define PERFMON_LX5_PMSTAT1_OFFSET (0x1184)
#define PERFMON_LX5_PMSTAT2_OFFSET (0x1188)
#define PERFMON_LX5_PMSTAT3_OFFSET (0x118c)
#define PERFMON_LX5_PMSTAT4_OFFSET (0x1190)
#define PERFMON_LX5_PMSTAT5_OFFSET (0x1194)
#define PERFMON_LX5_PMSTAT6_OFFSET (0x1198)
#define PERFMON_LX5_PMSTAT7_OFFSET (0x119c)

//
// Node performance counter related macros
//

#define SET_NODE_EVENT_MUX_CTRL(data, counter, val) (                   \
        (counter == 0) ? ((data & ~HUP_CD_PERF_MCTRL0_EVENT0_FIELD_MASK) | HUP_CD_PERF_MCTRL0_EVENT0_SET(val)) : \
        (counter == 1) ? ((data & ~HUP_CD_PERF_MCTRL0_EVENT1_FIELD_MASK) | HUP_CD_PERF_MCTRL0_EVENT1_SET(val)) : \
        (counter == 2) ? ((data & ~HUP_CD_PERF_MCTRL0_EVENT2_FIELD_MASK) | HUP_CD_PERF_MCTRL0_EVENT2_SET(val)) : \
        (counter == 3) ? ((data & ~HUP_CD_PERF_MCTRL0_EVENT3_FIELD_MASK) | HUP_CD_PERF_MCTRL0_EVENT3_SET(val)) : \
        (counter == 4) ? ((data & ~HUP_CD_PERF_MCTRL1_EVENT4_FIELD_MASK) | HUP_CD_PERF_MCTRL1_EVENT4_SET(val)) : \
        (counter == 5) ? ((data & ~HUP_CD_PERF_MCTRL1_EVENT5_FIELD_MASK) | HUP_CD_PERF_MCTRL1_EVENT5_SET(val)) : \
        (counter == 6) ? ((data & ~HUP_CD_PERF_MCTRL1_EVENT6_FIELD_MASK) | HUP_CD_PERF_MCTRL1_EVENT6_SET(val)) : \
        ((data & ~HUP_CD_PERF_MCTRL1_EVENT7_FIELD_MASK) | HUP_CD_PERF_MCTRL1_EVENT7_SET(val)))

#define SET_NODE_SNAPSHOT_CTRL(data, counter, val) (                    \
        (counter == 0) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG0_SET(val)) : \
        (counter == 1) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG1_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG1_SET(val)) : \
        (counter == 2) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG2_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG2_SET(val)) : \
        (counter == 3) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG3_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG3_SET(val)) : \
        (counter == 4) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG4_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG4_SET(val)) : \
        (counter == 5) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG5_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG5_SET(val)) : \
        (counter == 6) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG6_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG6_SET(val)) : \
        ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG7_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_SNPG7_SET(val)))

#define SET_NODE_GLBLSTOP_CTRL(data, counter, val) (                     \
        (counter == 0) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR0_SET(val)) : \
        (counter == 1) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR1_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR1_SET(val)) : \
        (counter == 2) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR2_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR2_SET(val)) : \
        (counter == 3) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR3_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR3_SET(val)) : \
        (counter == 4) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR4_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR4_SET(val)) : \
        (counter == 5) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR5_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR5_SET(val)) : \
        (counter == 6) ? ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR6_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR6_SET(val)) : \
        ((data & ~HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR7_FIELD_MASK) | HUP_CN_MISC_PERF_PGCTRL_PERF_GLB_OVR7_SET(val)))

#define CLR_NODE_PERF_CNTR(counter) (                           \
        (counter == 0) ? HUP_CN_MISC_PERF_PSNPC_PERF_CLR0_SET(1) :  \
        (counter == 1) ? HUP_CN_MISC_PERF_PSNPC_PERF_CLR1_SET(1) :  \
        (counter == 2) ? HUP_CN_MISC_PERF_PSNPC_PERF_CLR2_SET(1) :  \
        (counter == 3) ? HUP_CN_MISC_PERF_PSNPC_PERF_CLR3_SET(1) :  \
        (counter == 4) ? HUP_CN_MISC_PERF_PSNPC_PERF_CLR4_SET(1) :  \
        (counter == 5) ? HUP_CN_MISC_PERF_PSNPC_PERF_CLR5_SET(1) :  \
        (counter == 6) ? HUP_CN_MISC_PERF_PSNPC_PERF_CLR6_SET(1) :  \
        (HUP_CN_MISC_PERF_PSNPC_PERF_CLR7_SET(1)))

#define SET_NODE_PERF_PCTRL_EN(data, counter, val) (                    \
        (counter == 0) ? ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN0_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN0_SET (val)) : \
        (counter == 1) ? ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN1_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN1_SET (val)) : \
        (counter == 2) ? ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN2_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN2_SET (val)) : \
        (counter == 3) ? ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN3_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN3_SET (val)) : \
        (counter == 4) ? ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN4_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN4_SET (val)) : \
        (counter == 5) ? ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN5_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN5_SET (val)) : \
        (counter == 6) ? ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN6_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN6_SET (val)) : \
        ((data & ~HUP_CN_MISC_PERF_PCTRL_PERF_EN7_FIELD_MASK)| HUP_CN_MISC_PERF_PCTRL_PERF_EN7_SET (val)))

//
// INTC performance counter related macros
//

#define SET_INTC_SNAPSHOT_CTRL(data, counter, val) (                    \
        (counter == 0) ? ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG0_SET(val)) : \
        (counter == 1) ? ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG1_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG1_SET(val)) : \
        (counter == 2) ? ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG2_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG2_SET(val)) : \
        ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG3_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_SNPG3_SET(val)))

#define SET_INTC_GLBLSTOP_CTRL(data, counter, val) (                     \
        (counter == 0) ? ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR0_SET(val)) : \
        (counter == 1) ? ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR1_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR1_SET(val)) : \
        (counter == 2) ? ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR2_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR2_SET(val)) : \
        ((data & ~HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR3_FIELD_MASK) | HUP_INTC_PERF_PGCTRL_PERF_GLB_OVR3_SET(val)))

//
// ISP performance counter related macros
//

#define SET_ISP_SNAPSHOT_CTRL(data, counter, val) (data & ~(HUP_ISP_MIP_MIP_PRV_BASE_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter) | ((val<<(HUP_ISP_MIP_MIP_PRV_BASE_PERF_PGCTRL_PERF_GLB_SNPG0_LSB+counter)) & (HUP_ISP_MIP_MIP_PRV_BASE_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter)))

#define SET_ISP_GLBLSTOP_CTRL(data, counter, val) (data & ~(HUP_ISP_MIP_MIP_PRV_BASE_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter) | ((val<<(HUP_ISP_MIP_MIP_PRV_BASE_PERF_PGCTRL_PERF_GLB_OVR0_LSB+counter)) & (HUP_ISP_MIP_MIP_PRV_BASE_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter)))

//
// JBL performance counter related macros
//
#define SET_JBL_PERF_SEL(data, counter, val) ((data & ~(HUP_JBL_PERF_SELECT0_PERF_EVENT0_FIELD_MASK << (counter*HUP_JBL_PERF_SELECT0_PERF_EVENT0_WIDTH))) | ((val & HUP_JBL_PERF_SELECT0_PERF_EVENT0_FIELD_MASK) << (counter*HUP_JBL_PERF_SELECT0_PERF_EVENT0_WIDTH)))

// DNN perf counter related macros
#define SET_DNN_SNAPSHOT_CTRL(data, counter, val) (data & ~(HUP_DNNSRAM_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter) | ((val<<(HUP_DNNSRAM_PERF_PGCTRL_PERF_GLB_SNPG0_LSB+counter)) & (HUP_DNNSRAM_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter)))

#define SET_DNN_GLBLSTOP_CTRL(data, counter, val) (data & ~(HUP_DNNSRAM_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter) | ((val<<(HUP_DNNSRAM_PERF_PGCTRL_PERF_GLB_OVR0_LSB+counter)) & (HUP_DNNSRAM_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter)))

// IMP perf counter related macros
#define SET_IMP_SNAPSHOT_CTRL(data, counter, val) (data & ~(HUP_LSR_IMP_IMP_PRV_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter) | ((val<<(HUP_LSR_IMP_IMP_PRV_PERF_PGCTRL_PERF_GLB_SNPG0_LSB+counter)) & (HUP_LSR_IMP_IMP_PRV_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter)))

#define SET_IMP_GLBLSTOP_CTRL(data, counter, val) (data & ~(HUP_LSR_IMP_IMP_PRV_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter) | ((val<<(HUP_LSR_IMP_IMP_PRV_PERF_PGCTRL_PERF_GLB_OVR0_LSB+counter)) & (HUP_LSR_IMP_IMP_PRV_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter)))

// LSR SLOW perf counter related macros
#define SET_LSR_SLOW_SNAPSHOT_CTRL(data, counter, val) (data & ~(HUP_LSR_SLOW_SLOW_PRV_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter) | ((val<<(HUP_LSR_SLOW_SLOW_PRV_PERF_PGCTRL_PERF_GLB_SNPG0_LSB+counter)) & (HUP_LSR_SLOW_SLOW_PRV_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter)))

#define SET_LSR_SLOW_GLBLSTOP_CTRL(data, counter, val) (data & ~(HUP_LSR_SLOW_SLOW_PRV_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter) | ((val<<(HUP_LSR_SLOW_SLOW_PRV_PERF_PGCTRL_PERF_GLB_OVR0_LSB+counter)) & (HUP_LSR_SLOW_SLOW_PRV_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter)))
//
// Fabric Monitor performance counter related macros
// 

#define SET_FM_PERF_SEL(data, counter, val) (                           \
    (counter == 0) ? HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_3_0_MUX_0_MODIFY(data,val) : \
    (counter == 1) ? HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_3_0_MUX_1_MODIFY(data,val) : \
    (counter == 2) ? HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_3_0_MUX_2_MODIFY(data,val) : \
    (counter == 3) ? HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_3_0_MUX_3_MODIFY(data,val) : \
    (counter == 4) ? HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_7_4_MUX_4_MODIFY(data,val) : \
    (counter == 5) ? HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_7_4_MUX_5_MODIFY(data,val) : \
    (counter == 6) ? HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_7_4_MUX_6_MODIFY(data,val) : \
    HUP_FM_AXI_MONITORED_EVENTS_MUX_CTRL_7_4_MUX_7_MODIFY(data,val))

#define SET_DNN_PERF_SEL(data, counter, val) (                           \
    (counter == 0) ? HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_0_SEL_MODIFY(data,val) : \
    (counter == 1) ? HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_1_SEL_MODIFY(data,val) : \
    (counter == 2) ? HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_2_SEL_MODIFY(data,val) : \
    (counter == 3) ? HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_3_SEL_MODIFY(data,val) : \
    (counter == 4) ? HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_4_SEL_MODIFY(data,val) : \
    (counter == 5) ? HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_5_SEL_MODIFY(data,val) : \
    (counter == 6) ? HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_6_SEL_MODIFY(data,val) : \
    HUP_DNN_DEBUG_PERFMON_250_SEL_PRF_7_SEL_MODIFY(data,val))

#define SET_FM_SNAPSHOT_CTRL(data, counter, val) (data & ~(HUP_FM_AXI_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter) | ((val<<(HUP_FM_AXI_PERF_PGCTRL_PERF_GLB_SNPG0_LSB+counter)) & (HUP_FM_AXI_PERF_PGCTRL_PERF_GLB_SNPG0_FIELD_MASK << counter)))

#define SET_FM_GLBLSTOP_CTRL(data, counter, val) (data & ~(HUP_FM_AXI_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter) | ((val<<(HUP_FM_AXI_PERF_PGCTRL_PERF_GLB_OVR0_LSB+counter)) & (HUP_FM_AXI_PERF_PGCTRL_PERF_GLB_OVR0_FIELD_MASK << counter)))

//
// Tensilica LX5 performance event selects
//

#define PERF_SELECT_LX5_CYCLES              (0)
#define PERF_SELECT_LX5_OVRFLOW_PRV         (1)
#define PERF_SELECT_LX5_RETIRED_INSTS       (2)
#define PERF_SELECT_LX5_DATA_STALL          (3)
#define PERF_SELECT_LX5_INST_STALL          (4)
#define PERF_SELECT_LX5_EXCEPTIONS          (5)
#define PERF_SELECT_LX5_PIPE_BUBBLES        (6)
#define PERF_SELECT_LX5_ITLB_ACCESS         (7)
#define PERF_SELECT_LX5_IMEM_ACCESS         (8)
#define PERF_SELECT_LX5_DTLB_ACCESS         (9)
#define PERF_SELECT_LX5_LSU0_LOAD           (10)
#define PERF_SELECT_LX5_LSU0_STORE          (11)
#define PERF_SELECT_LX5_LSU0_ACCESS         (12)
#define PERF_SELECT_LX5_LSU1_LOAD           (13)  // LSU1 does not exist
#define PERF_SELECT_LX5_LSU1_STORE          (14)  // LSU1 does not exist
#define PERF_SELECT_LX5_LSU1_ACCESS         (15)  // LSU1 does not exist
#define PERF_SELECT_LX5_LSU2_LOAD           (16)  // LSU2 does not exist
#define PERF_SELECT_LX5_LSU2_STORE          (17)  // LSU2 does not exist
#define PERF_SELECT_LX5_LSU2_ACCESS         (18)  // LSU2 does not exist
#define PERF_SELECT_LX5_MULTI_LDST          (22)
#define PERF_SELECT_LX5_OUTBOUND_PIF        (23)
#define PERF_SELECT_LX5_INBOUND_PIF         (24)
#define PERF_SELECT_LX5_PREFETCH            (26)

//
// Node performance event selects
// 

#define PERF_SELECT_NODE_CDMA_EVENT          (0)
#define PERF_SELECT_NODE_CLASSIFIER0_EVENT   (1)
#define PERF_SELECT_NODE_CLASSIFIER1_EVENT   (2)
#define PERF_SELECT_NODE_CLASSIFIER_EVENT(C) ((C%2)+1)
#define PERF_SELECT_NODE_XBAR_EVENT          (3)

//
// Node performance unit masks: cDMA
//

#define PERF_MASK_CDMA_ALWAYS_ZERO                    (0)
#define PERF_MASK_CDMA_ALWAYS_ONE                     (1)
#define PERF_MASK_CDMA_ALWAYS(V)                      (PERF_MASK_CDMA_ALWAYS_ZERO+(V))

#define PERF_MASK_CDMA_LOST_DESCRIPTOR_C0_EVENT       (2) 
#define PERF_MASK_CDMA_DMA_ENQUED_C0_EVENT            (3) 
#define PERF_MASK_CDMA_LOAD_DATA_BEAT_EVENT           (4) 
#define PERF_MASK_CDMA_STORE_DATA_BEAT_EVENT          (5) 
#define PERF_MASK_CDMA_LOAD_COMMAND_EVENT             (6) 
#define PERF_MASK_CDMA_STORE_COMMAND_EVENT            (7) 
#define PERF_MASK_CDMA_RD_RESP_VALID_EVENT            (8) 
#define PERF_MASK_CDMA_WR_RESP_VALID_EVENT            (9) 
#define PERF_MASK_CDMA_RD_RESP_ERR_EVENT              (10) 
#define PERF_MASK_CDMA_WR_RESP_ERR_EVENT              (11) 
#define PERF_MASK_CDMA_FSM_RESETTING_EVENT            (12) 
#define PERF_MASK_CDMA_FSM_SUSPENDED_EVENT            (13) 
#define PERF_MASK_CDMA_FSM_IDLE_EVENT                 (14) 
#define PERF_MASK_CDMA_FSM_ACTIVE_EVENT               (15)             
#define PERF_MASK_CDMA_FSM_LOAD_ACTIVE_EVENT          (16) 
#define PERF_MASK_CDMA_FSM_STORE_ACTIVE_EVENT         (17) 
#define PERF_MASK_CDMA_FSM_LOAD_IDLE_EVENT            (18) 
#define PERF_MASK_CDMA_FSM_STORE_IDLE_EVENT           (19) 
#define PERF_MASK_CDMA_LOAD_COMPRESSION_EVENT         (20) 
#define PERF_MASK_CDMA_STORE_COMPRESSION_EVENT        (21) 
#define PERF_MASK_CDMA_LOAD_CMD_FIFO_FULL_EVENT       (22) 
#define PERF_MASK_CDMA_LOAD_CMD_FIFO_EMPTY_EVENT      (23) 
#define PERF_MASK_CDMA_STORE_CMD_FIFO_FULL_EVENT      (24) 
#define PERF_MASK_CDMA_STORE_CMD_FIFO_EMPTY_EVENT     (25) 
#define PERF_MASK_CDMA_STORE_DAT_FIFO_FULL_EVENT      (26) 
#define PERF_MASK_CDMA_STORE_DAT_FIFO_EMPTY_EVENT     (27) 
#define PERF_MASK_CDMA_DMAQ_FIFO_FULL_EVENT           (28) 
#define PERF_MASK_CDMA_DMAQ_FIFO_EMPTY_EVENT          (29) 
#define PERF_MASK_CDMA_QUIESCED_HIGH_EVENT            (30) 
#define PERF_MASK_CDMA_QUIESCED_LOW_EVENT             (31) 
#define PERF_MASK_CDMA_WRRESP_DELAY_PERF_EVENT        (32) 
#define PERF_MASK_CDMA_RDRESP_DELAY_PERF_EVENT        (33) 
#define PERF_MASK_CDMA_LD_GAP_CTRL_THROTTLE_EVENT     (34) 
#define PERF_MASK_CDMA_LD_FABRIC_CTRL_THROTTLE_EVENT  (35) 
#define PERF_MASK_CDMA_ST_GAP_CTRL_THROTTLE_EVENT     (36) 
#define PERF_MASK_CDMA_ST_FABRIC_CTRL_THROTTLE_EVENT  (37) 
#define PERF_MASK_CDMA_LOST_DESCRIPTOR_C1_EVENT       (38) 
#define PERF_MASK_CDMA_DMA_ENQUED_C1_EVENT            (39) 
#define PERF_MASK_CDMA_ARBIT_C0_SELECTED_EVENT        (40) 
#define PERF_MASK_CDMA_ARBIT_C1_SELECTED_EVENT        (41) 
#define PERF_MASK_CDMA_ARBIT_C0_OVER_C1_EVENT         (42) 
#define PERF_MASK_CDMA_ARBIT_C1_OVER_C0_EVENT         (43) 
#define PERF_MASK_CDMA_FRAGMENT_C0_EVENT              (44) 
#define PERF_MASK_CDMA_FRAGMENT_C1_EVENT              (45) 
#define PERF_MASK_CDMA_LOW_WATER_MARK_C0_EVENT        (46) 
#define PERF_MASK_CDMA_LOW_WATER_MARK_C1_EVENT        (47) 
#define PERF_MASK_CDMA_COMPLETION_STORE_C0_EVENT      (48) 
#define PERF_MASK_CDMA_COMPLETION_STORE_C1_EVENT      (49) 
#define PERF_MASK_CDMA_CRC_COMPLETION_STORE_C0_EVENT  (50) 
#define PERF_MASK_CDMA_CRC_COMPLETION_STORE_C1_EVENT  (51) 

//
// Node performance unit masks: Classifier
//

#define PERF_MASK_CLASSIFIER_ALWAYS_ZERO         (0)
#define PERF_MASK_CLASSIFIER_ALWAYS_ONE          (1)
#define PERF_MASK_CLASSIFIER_ALWAYS(V)           (PERF_MASK_CLASSIFIER_ALWAYS_ZERO+(V))

#define PERF_MASK_CLASSIFIER_PERF_PIXELCNT       (2)
#define PERF_MASK_CLASSIFIER_PERF_NODECNT        (3)
#define PERF_MASK_CLASSIFIER_TRIG_BACKGROUND     (4)
#define PERF_MASK_CLASSIFIER_PERF_ANYSLOT_VLD    (6)
#define PERF_MASK_CLASSIFIER_PIPE_BUSY           (7)
#define PERF_MASK_CLASSIFIER_PERF_ANY_FIFO_FULL  (8)
#define PERF_MASK_CLASSIFIER_PERF_X0_IDLE        (9)
#define PERF_MASK_CLASSIFIER_PERF_X0_STALLED     (10)
#define PERF_MASK_CLASSIFIER_PERF_X0_BUSY        (11)
#define PERF_MASK_CLASSIFIER_PERF_X4_IDLE        (12)
#define PERF_MASK_CLASSIFIER_PERF_X4_STALLED     (13)
#define PERF_MASK_CLASSIFIER_PERF_X4_BUSY        (14)
#define PERF_MASK_CLASSIFIER_PERF_X10_IDLE       (15)
#define PERF_MASK_CLASSIFIER_PERF_X10_BUSY       (17)
#define PERF_MASK_CLASSIFIER_CHAN_BUSY           (18)
#define PERF_MASK_CLASSIFIER_DUAL_PIPE_ACTIVE    (19)

//
// Node performance unit masks: XBAR
//

#define PERF_MASK_XBAR_ALWAYS_ZERO               (0) // tied low
#define PERF_MASK_XBAR_ALWAYS_ONE                (1) // tied high
#define PERF_MASK_XBAR_ALWAYS(V)                 (PERF_MASK_XBAR_ALWAYS_ZERO+(V))

#define PERF_MASK_XBAR_PERFWAIT0                 (2) // Bank 0  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT1                 (3) // Bank 1  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT2                 (4) // Bank 2  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT3                 (5) // Bank 3  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT4                 (6) // Bank 4  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT5                 (7) // Bank 5  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT6                 (8) // Bank 6  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT7                 (9) // Bank 7  wait (busy)
#define PERF_MASK_XBAR_PERFWAIT(BANK)            (PERF_MASK_XBAR_PERFWAIT0 + (BANK))

#define PERF_MASK_XBAR_PERFGRANT0                (10) // Bank 0 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT1                (11) // Bank 1 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT2                (12) // Bank 2 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT3                (13) // Bank 3 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT4                (14) // Bank 4 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT5                (15) // Bank 5 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT6                (16) // Bank 6 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT7                (17) // Bank 7 granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANT(BANK)           (PERF_MASK_XBAR_PERFGRANT0 + (BANK))

#define PERF_MASK_XBAR_PERFGRANTP0               (18) // P0 operations granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANTP1               (19) // P1 operations granted (includes atomic window)
#define PERF_MASK_XBAR_PERFGRANTCL               (20) // CL operations granted (includes atomic window)
#define PERF_MASK_XBAR_PERFATOMP0                (21) // P0 Atomic operations (s32c1i) granted (high for every cycle that an atomic operation window is held)
#define PERF_MASK_XBAR_PERFATOMP1                (22) // P1 Atomic operations (s32c1i) granted (high for every cycle that an atomic operation window is held)
#define PERF_MASK_XBAR_PERFWAITP0                (23) // P0 cycles stalled
#define PERF_MASK_XBAR_PERFWAITP1                (24) // P1 cycles stalled
#define PERF_MASK_XBAR_PERFWAITCL                (25) // CL cycles stalled

//-------------------------------------------------------------------------
// CLSRAM Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_CLSRAM_CLASSIFIER0_EVENT   (1)
#define PERF_SELECT_CLSRAM_CLASSIFIER1_EVENT   (2)
#define PERF_SELECT_CLSRAM_CLASSIFIER_EVENT(C) ((C%2)+1)
#define PERF_SELECT_CLSRAM_XBAR_EVENT          (3)


//-------------------------------------------------------------------------
// INTC Performance Events
//-------------------------------------------------------------------------

// INTC Select
#define PERF_SELECT_INTC_EVENT        0

// INTC Events
#define PERF_MASK_INTC_ALWAYS_ZERO             (0) // tied low
#define PERF_MASK_INTC_ALWAYS_ONE              (1) // tied high
#define PERF_MASK_INTC_ALWAYS(V)               (PERF_MASK_INTC_ALWAYS_ZERO+(V))

#define PERF_MASK_INTC_DIRECT_INT_ANY          (0x02) // Any direct interrupt
#define PERF_MASK_INTC_WRINT                   (0x03) // Write to offset 0x0
#define PERF_MASK_INTC_ONESET                  (0x04) // Write to offset 0x4
#define PERF_MASK_INTC_ONECLR                  (0x05) // Write to offset 0x8
#define PERF_MASK_INTC_DIRECT_INT0             (0x06) // Direct interrupt on line 0
#define PERF_MASK_INTC_DIRECT_INT1             (0x07) // Direct interrupt on line 1
#define PERF_MASK_INTC_DIRECT_INT2             (0x08) // Direct interrupt on line 2
#define PERF_MASK_INTC_DIRECT_INT3             (0x09) // Direct interrupt on line 3
#define PERF_MASK_INTC_DIRECT_INT4             (0x0A) // Direct interrupt on line 4
#define PERF_MASK_INTC_DIRECT_INT5             (0x0B) // Direct interrupt on line 5
#define PERF_MASK_INTC_DIRECT_INT6             (0x0C) // Direct interrupt on line 6
#define PERF_MASK_INTC_DIRECT_INT7             (0x0D) // Direct interrupt on line 7
#define PERF_MASK_INTC_DIRECT_INT8             (0x0E) // Direct interrupt on line 8
#define PERF_MASK_INTC_DIRECT_INT9             (0x0F) // Direct interrupt on line 9
#define PERF_MASK_INTC_DIRECT_INT10            (0x10) // Direct interrupt on line 10
#define PERF_MASK_INTC_DIRECT_INT11            (0x11) // Direct interrupt on line 11
#define PERF_MASK_INTC_DIRECT_INT12            (0x12) // Direct interrupt on line 12
#define PERF_MASK_INTC_DIRECT_INT13            (0x13) // Direct interrupt on line 13
#define PERF_MASK_INTC_DIRECT_INT14            (0x14) // Direct interrupt on line 14
#define PERF_MASK_INTC_DIRECT_INT15            (0x15) // Direct interrupt on line 15
#define PERF_MASK_INTC_DIRECT_INT16            (0x16) // Direct interrupt on line 16
#define PERF_MASK_INTC_DIRECT_INT17            (0x17) // Direct interrupt on line 17
#define PERF_MASK_INTC_DIRECT_INT18            (0x18) // Direct interrupt on line 18
#define PERF_MASK_INTC_DIRECT_INT19            (0x19) // Direct interrupt on line 19
#define PERF_MASK_INTC_DIRECT_INT20            (0x1A) // Direct interrupt on line 20
#define PERF_MASK_INTC_DIRECT_INT21            (0x1B) // Direct interrupt on line 21
#define PERF_MASK_INTC_DIRECT_INT22            (0x1C) // Direct interrupt on line 22
#define PERF_MASK_INTC_DIRECT_INT23            (0x1D) // Direct interrupt on line 23
#define PERF_MASK_INTC_DIRECT_INT24            (0x1E) // Direct interrupt on line 24
#define PERF_MASK_INTC_DIRECT_INT25            (0x1F) // Direct interrupt on line 25
#define PERF_MASK_INTC_DIRECT_INT26            (0x20) // Direct interrupt on line 26
#define PERF_MASK_INTC_DIRECT_INT27            (0x21) // Direct interrupt on line 27
#define PERF_MASK_INTC_DIRECT_INT28            (0x22) // Direct interrupt on line 28
#define PERF_MASK_INTC_DIRECT_INT29            (0x23) // Direct interrupt on line 29
#define PERF_MASK_INTC_DIRECT_INT30            (0x24) // Direct interrupt on line 30
#define PERF_MASK_INTC_DIRECT_INT31            (0X25) // Direct interrupt on line 31
// Direct interrupt on line L
#define PERF_MASK_INTC_DIRECT_INT(L)           (PERF_MASK_INTC_DIRECT_INT0 + (L))
#define PERF_MASK_INTC_DIRECT_INT32            (0x46) // Direct interrupt on line 32
#define PERF_MASK_INTC_DIRECT_32_INT(L)        (PERF_MASK_INTC_DIRECT_INT32 + (L))    // Direct interrupt on line 32 + L

#define PERF_MASK_INTC_DIRECT_INT64            (0x86) // Direct interrupt on line 64
#define PERF_MASK_INTC_DIRECT_64_INT(L)        (PERF_MASK_INTC_DIRECT_INT64 + (L))    // Direct interrupt on line 64 + L

#define PERF_MASK_INTC_DIRECT_INT96            (0xC6) // Direct interrupt on line 96
#define PERF_MASK_INTC_DIRECT_96_INT(L)        (PERF_MASK_INTC_DIRECT_INT96 + (L))    // Direct interrupt on line 96 + L

//-------------------------------------------------------------------------
// MIP Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_MIP_DPP_EVENT                               (0)
#define PERF_SELECT_MIP_DDPC_EVENT                              (1)
#define PERF_SELECT_MIP_LSC_EVENT                               (2)
#define PERF_SELECT_MIP_GAM_EVENT                               (3)
#define PERF_SELECT_MIP_PE_EVENT                                (4)
#define PERF_SELECT_MIP_STATS_EVENT                             (5)
#define PERF_SELECT_MIP_MDMA_EVENT                              (6)
#define PERF_SELECT_MIP_PRV_EVENT                               (7)

#define PERF_MASK_MIP_ALWAYS_ZERO                               (0)
#define PERF_MASK_MIP_ALWAYS_ONE                                (1)

#define PERF_MASK_MIP_DPP_DCU_CSIDAVOUT_Q                       (2)
#define PERF_MASK_MIP_DPP_DCU_CSIPKTHDRVALID_Q                  (3)
#define PERF_MASK_MIP_DPP_DCU_CSISOPOUT_Q                       (4)
#define PERF_MASK_MIP_DPP_DCU_SOF_Q                             (5)
#define PERF_MASK_MIP_DPP_DCU_DEC_EOL                           (6)
#define PERF_MASK_MIP_DPP_DCU_DEC_REC_EOF                       (7)
#define PERF_MASK_MIP_DPP_DCU_DEC_SOF                           (8)
#define PERF_MASK_MIP_DPP_CRH_BYP_SOF_Q                         (10)
#define PERF_MASK_MIP_DPP_CRH_EOF_Q                             (11)
#define PERF_MASK_MIP_DPP_CRH_EARLY_SOF_Q                       (12)
#define PERF_MASK_MIP_DPP_CRH_SOF                               (13)
#define PERF_MASK_MIP_DPP_CRH_EOF                               (14)
#define PERF_MASK_MIP_DPP_CRH_EOL                               (15)
#define PERF_MASK_MIP_DPP_CRH_VALID                             (16)
#define PERF_MASK_MIP_DPP_TPG_EOF_O                             (18)
#define PERF_MASK_MIP_DPP_TPG_SOF_O                             (19)
#define PERF_MASK_MIP_DPP_TPG_EOL_O                             (20)
#define PERF_MASK_MIP_DPP_TPG_VALID_O                           (21)
#define PERF_MASK_MIP_DPP_MSR_CSIDAVOUT                         (26)
#define PERF_MASK_MIP_DPP_MSR_MDMA_VALID_I                      (27)
#define PERF_MASK_MIP_DPP_MSR_META_VALID_I                      (28)
#define PERF_MASK_MIP_DPP_MSR_DPP_VALID_I                       (29)
#define PERF_MASK_MIP_DPP_MSR_DPP_EOF_I                         (30)
#define PERF_MASK_MIP_DPP_MSR_DEC_EOF_I                         (31)
#define PERF_MASK_MIP_DPP_MSR_MSR_ERR_COMPARE_FAIL_O            (32)

#define PERF_MASK_MIP_DDPC_TOP_PIXIN_EOL_I                      (2)
#define PERF_MASK_MIP_DDPC_TOP_PIXIN_EOF_I                      (3)
#define PERF_MASK_MIP_DDPC_TOP_PIXIN_SOF_I                      (4)
#define PERF_MASK_MIP_DDPC_TOP_PIXIN_VALID_I                    (5)
#define PERF_MASK_MIP_DDPC_TOP_FUNCOUT_EOL                      (6)
#define PERF_MASK_MIP_DDPC_TOP_FUNCOUT_EOF                      (7)
#define PERF_MASK_MIP_DDPC_TOP_FUNCOUT_SOF                      (8)
#define PERF_MASK_MIP_DDPC_TOP_FUNCOUT_VALID                    (9)
#define PERF_MASK_MIP_DDPC_DBGV_DBGD_COM_VALID                  (10)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_DYNPROC1_VALID              (11)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_DYNPROC0_VALID              (12)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_GETMAXMIN1_VALID            (13)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_GETMAXMIN0_VALID            (14)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_GETSUBREGIONMEANMAD1_VALID  (15)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_GETSUBREGIONMEANMAD0_VALID  (16)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_GETBLOCKMEANMAD1_VALID      (17)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_GETBLOCKMEANMAD0_VALID      (18)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_SORTBYORIGCOORD1_VALID      (19)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_SORTBYORIGCOORD0_VALID      (20)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_SORTBYPIXELVALUE1_VALID     (21)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_SORTBYPIXELVALUE0_VALID     (22)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_PIXWIN1_VALID               (23)
#define PERF_MASK_MIP_DDPC_DBGV_DBG_PIXWIN0_VALID               (24)
#define PERF_MASK_MIP_DDPC_MSR_DBG_VALID_CAPTURE_B0             (25)
#define PERF_MASK_MIP_DDPC_MSR_DBG_VALID_PIXOUT_VALID_I         (26)
#define PERF_MASK_MIP_DDPC_MSR_DBG_VALID_MSR_ERR_COMPARE_FAIL_O (27)
#define PERF_MASK_MIP_DDPC_MSR_DBG_VALID_CLK_EN_PASS            (28)
// #define PERF_MASK_MIP_DDPC_MSR_DBG_VALID__UNUSED_0           (29)
// #define PERF_MASK_MIP_DDPC_MSR_DBG_VALID__UNUSED_1           (30)
// #define PERF_MASK_MIP_DDPC_MSR_DBG_VALID__UNUSED_2           (31)
// #define PERF_MASK_MIP_DDPC_MSR_DBG_VALID__UNUSED_3           (32)
#define PERF_MASK_MIP_DDPC_MSR_PRF_PIXOUT_EOF_I                 (33)
#define PERF_MASK_MIP_DDPC_MSR_PRF_MSR_ERR_COMPARE_FAIL_O       (34)

//#define PERF_MASK_MIP_LSC_PIXIN_P1_I                            (2)
//#define PERF_MASK_MIP_LSC_PIXIN_P0_I                            (3)
//#define PERF_MASK_MIP_LSC_PIXIN_CFGID_I                         (4)
//#define PERF_MASK_MIP_LSC_PIXIN_RWID_I                          (5)
//#define PERF_MASK_MIP_LSC_PIXIN_VALID_I                         (6)
//#define PERF_MASK_MIP_LSC_PIXIN_RWACTIVE_I                      (7)
//#define PERF_MASK_MIP_LSC_PIXIN_EOL_I                           (8)
//#define PERF_MASK_MIP_LSC_PIXIN_EOF_I                           (9)
//#define PERF_MASK_MIP_LSC_PIXIN_SOF_I                           (10)
//#define PERF_MASK_MIP_LSC_FUNC_P3_0                             (11)
//#define PERF_MASK_MIP_LSC_FUNC_P2_0                             (12)
//#define PERF_MASK_MIP_LSC_FUNC_P1_O                             (13)
//#define PERF_MASK_MIP_LSC_FUNC_P0_O                             (14)
//#define PERF_MASK_MIP_LSC_FUNC_RWID_O                           (15)
//#define PERF_MASK_MIP_LSC_FUNC_VALID_O                          (16)
//#define PERF_MASK_MIP_LSC_FUNC_RWACTIVE_O                       (17)
//#define PERF_MASK_MIP_LSC_FUNC_EOL_O                            (18)
//#define PERF_MASK_MIP_LSC_FUNC_EOF_O                            (19)
//#define PERF_MASK_MIP_LSC_FUNC_SOF_O                            (20)

#define PERF_MASK_MIP_LSC_PIXIN_EOL_I                           (2)
#define PERF_MASK_MIP_LSC_PIXIN_EOF_I                           (3)
#define PERF_MASK_MIP_LSC_PIXIN_SOF_I                           (4)
#define PERF_MASK_MIP_LSC_PIXOUT_EOL_O                          (5)
#define PERF_MASK_MIP_LSC_PIXOUT_EOF_O                          (6)
#define PERF_MASK_MIP_LSC_PIXOUT_SOF_O                          (7)

#define PERF_MASK_MIP_GAM_PIXIN_EOL_I                           (2)
#define PERF_MASK_MIP_GAM_PIXIN_EOF_I                           (3)
#define PERF_MASK_MIP_GAM_PIXIN_SOF_I                           (4)
#define PERF_MASK_MIP_GAM_PIXIN_VALID_I                         (5)
#define PERF_MASK_MIP_GAM_FUNCOUT_EOL                           (6)
#define PERF_MASK_MIP_GAM_FUNCOUT_EOF                           (7)
#define PERF_MASK_MIP_GAM_FUNCOUT_SOF                           (8)
#define PERF_MASK_MIP_GAM_FUNCOUT_VALID                         (9)
#define PERF_MASK_MIP_GAM_RG0_RG_CSR_MEM_READY_O                (10)
#define PERF_MASK_MIP_GAM_RG0_RG_CSR_MEM_ERROR_O                (11)
#define PERF_MASK_MIP_GAM_RG0_CSR_RG_MEM_WRITE_ACCESS_I         (12)
#define PERF_MASK_MIP_GAM_RG0_CSR_RG_MEM_READ_ACCESS_I          (13)
#define PERF_MASK_MIP_GAM_RG0_PIXIN_RWACTIVE_I                  (14)
#define PERF_MASK_MIP_GAM_RG0_PIXIN_EOF_I                       (15)
#define PERF_MASK_MIP_GAM_RG0_PIXIN_EOL_I                       (16)
#define PERF_MASK_MIP_GAM_RG0_PIXIN_SOF_I                       (17)
#define PERF_MASK_MIP_GAM_RG0_VALID_Q3                          (18)
#define PERF_MASK_MIP_GAM_RG0_VALID_Q2                          (19)
#define PERF_MASK_MIP_GAM_RG0_VALID_Q1                          (20)
#define PERF_MASK_MIP_GAM_RG0_PIXIN_VALID_I                     (21)
#define PERF_MASK_MIP_GAM_RG0_SUM_OVERFLOW                      (22)
#define PERF_MASK_MIP_GAM_RG1_RG_CSR_MEM_READY_O                (23)
#define PERF_MASK_MIP_GAM_RG1_RG_CSR_MEM_ERROR_O                (24)
#define PERF_MASK_MIP_GAM_RG1_CSR_RG_MEM_WRITE_ACCESS_I         (25)
#define PERF_MASK_MIP_GAM_RG1_CSR_RG_MEM_READ_ACCESS_I          (26)
#define PERF_MASK_MIP_GAM_RG1_PIXIN_RWACTIVE_I                  (27)
#define PERF_MASK_MIP_GAM_RG1_PIXIN_EOF_I                       (28)
#define PERF_MASK_MIP_GAM_RG1_PIXIN_EOL_I                       (29)
#define PERF_MASK_MIP_GAM_RG1_PIXIN_SOF_I                       (30)
#define PERF_MASK_MIP_GAM_RG1_VALID_Q3                          (31)
#define PERF_MASK_MIP_GAM_RG1_VALID_Q2                          (32)
#define PERF_MASK_MIP_GAM_RG1_VALID_Q1                          (33)
#define PERF_MASK_MIP_GAM_RG1_PIXIN_VALID_I                     (34)
#define PERF_MASK_MIP_GAM_RG1_SUM_OVERFLOW                      (35)
#define PERF_MASK_MIP_GAM_MSR_DBG_VALID_CAPTURE_B0              (36)
#define PERF_MASK_MIP_GAM_MSR_DBG_VALID_PIXOUT_VALID_I          (37)
#define PERF_MASK_MIP_GAM_MSR_DBG_VALID_MSR_ERR_COMPARE_FAIL_O  (38)
#define PERF_MASK_MIP_GAM_MSR_DBG_VALID_CLK_EN_PASS             (39)
#define PERF_MASK_MIP_GAM_MSR_PRF_PIXOUT_EOF_I                  (44)
#define PERF_MASK_MIP_GAM_MSR_PRF_MSR_ERR_COMPARE_FAIL_O        (45)

//#define PERF_MASK_MIP_PE_PIXIN_P1_I                             (2)
//#define PERF_MASK_MIP_PE_PIXIN_P0_I                             (3)
//#define PERF_MASK_MIP_PE_PIXIN_CFGID_I                          (4)
//#define PERF_MASK_MIP_PE_PIXIN_RWID_I                           (5)
//#define PERF_MASK_MIP_PE_PIXIN_VALID_I                          (6)
//#define PERF_MASK_MIP_PE_PIXIN_RWACTIVE_I                       (7)
//#define PERF_MASK_MIP_PE_PIXIN_EOL_I                            (8)
//#define PERF_MASK_MIP_PE_PIXIN_EOF_I                            (9)
//#define PERF_MASK_MIP_PE_PIXIN_SOF_I                            (10)
//#define PERF_MASK_MIP_PE_FUNC_P3_0                              (11)
//#define PERF_MASK_MIP_PE_FUNC_P2_0                              (12)
//#define PERF_MASK_MIP_PE_FUNC_P1_O                              (13)
//#define PERF_MASK_MIP_PE_FUNC_P0_O                              (14)
//#define PERF_MASK_MIP_PE_FUNC_RWID_O                            (15)
//#define PERF_MASK_MIP_PE_FUNC_VALID_O                           (16)
//#define PERF_MASK_MIP_PE_FUNC_RWACTIVE_O                        (17)
//#define PERF_MASK_MIP_PE_FUNC_EOL_O                             (18)
//#define PERF_MASK_MIP_PE_FUNC_EOF_O                             (19)
//#define PERF_MASK_MIP_PE_FUNC_SOF_O                             (20)

#define PERF_MASK_MIP_PE_TOP_PIXIN_EOL_I                        (2)
#define PERF_MASK_MIP_PE_TOP_PIXIN_EOF_I                        (3)
#define PERF_MASK_MIP_PE_TOP_PIXIN_SOF_I                        (4)
#define PERF_MASK_MIP_PE_TOP_PIXIN_VALID_I                      (5)
#define PERF_MASK_MIP_PE_TOP_FUNC_EOL_O                         (6)
#define PERF_MASK_MIP_PE_TOP_FUNC_EOF_O                         (7)
#define PERF_MASK_MIP_PE_TOP_FUNC_SOF_O                         (8)
#define PERF_MASK_MIP_PE_TOP_FUNC_VALID_O                       (9)
#define PERF_MASK_MIP_PE_MSR_DBG_CAPTURE_B0                     (10)
#define PERF_MASK_MIP_PE_MSR_DBG_PIXOUT_VALID_I                 (11)
#define PERF_MASK_MIP_PE_MSR_DBG_MSR_ERR_COMPARE_FAIL_O         (12)
#define PERF_MASK_MIP_PE_MSR_DBG_CLK_EN_PASS                    (13)
#define PERF_MASK_MIP_PE_MSR_PRF_PIXOUT_EOF_I                   (18)
#define PERF_MASK_MIP_PE_MSR_PRF_MSR_ERR_COMPARE_FAIL_O         (19)

#define PERF_MASK_MIP_STATS_DBGT_RAM1_WE                        (3)
#define PERF_MASK_MIP_STATS_DBGT_RAM0_WE                        (4)
#define PERF_MASK_MIP_STATS_MSR_PRF_DIN_EOF_I                   (163)

#define PERF_MASK_MIP_MDMA_DBUF_OVER_PERF_THR                   (2)
#define PERF_MASK_MIP_MDMA_DBUF_OVER_ERR_THR                    (3)
#define PERF_MASK_MIP_MDMA_MDMA_INT_ACK_O                       (4)
#define PERF_MASK_MIP_MDMA_INT_ACK_I                            (5)
#define PERF_MASK_MIP_MDMA_CFA0_VALID_I                         (6)
#define PERF_MASK_MIP_MDMA_CFA0_EOL_I                           (7)
#define PERF_MASK_MIP_MDMA_CFA0_EOF_I                           (8)
#define PERF_MASK_MIP_MDMA_CFA0_SOF_I                           (9)
#define PERF_MASK_MIP_MDMA_CFA1_VALID_I                         (10)
#define PERF_MASK_MIP_MDMA_CFA1_EOL_I                           (11)
#define PERF_MASK_MIP_MDMA_CFA1_EOF_I                           (12)
#define PERF_MASK_MIP_MDMA_CFA1_SOF_I                           (13)
#define PERF_MASK_MIP_MDMA_CFA2_VALID_I                         (14)
#define PERF_MASK_MIP_MDMA_CFA2_EOL_I                           (15)
#define PERF_MASK_MIP_MDMA_CFA2_EOF_I                           (16)
#define PERF_MASK_MIP_MDMA_CFA2_SOF_I                           (17)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I0                        (18)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I1                        (19)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I2                        (20)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I3                        (21)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I4                        (22)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I5                        (23)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I6                        (24)
#define PERF_MASK_MIP_MDMA_DATA_VALID_I7                        (25)
#define PERF_MASK_MIP_MDMA_DATA_EOL_I                           (26)
#define PERF_MASK_MIP_MDMA_DATA_EOF_I                           (27)
#define PERF_MASK_MIP_MDMA_DATA_SOF_I                           (28)
#define PERF_MASK_MIP_MDMA_MDMA_SCMDACCEPT_I                    (29)
#define PERF_MASK_MIP_MDMA_MDMA_SDATAACCEPT_I                   (30)
#define PERF_MASK_MIP_MDMA_MDMA_SRESP_I                         (31)
#define PERF_MASK_MIP_MDMA_MDMA_SRESP1_I                        (32)
#define PERF_MASK_MIP_MDMA_MSR_ERR_COMPARE_FAIL_O               (33)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS1                      (34)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS2                      (35)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS3                      (36)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS4                      (37)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS5                      (38)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS6                      (39)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS7                      (40)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS8                      (41)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS9                      (42)
#define PERF_MASK_MIP_MDMA_MSR_PRF_EVENTS10                     (43)
//#define PERF_MASK_MIP_MDMA_RSVD                               (44)
//#define PERF_MASK_MIP_MDMA_RSVD                               (45)
//#define PERF_MASK_MIP_MDMA_RSVD                               (46)
//#define PERF_MASK_MIP_MDMA_RSVD                               (47)
//#define PERF_MASK_MIP_MDMA_RSVD                               (48)
//#define PERF_MASK_MIP_MDMA_RSVD                               (49)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT0                  (50)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT1                  (51)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT2                  (52)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT3                  (53)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT4                  (54)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT5                  (55)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT6                  (56)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT7                  (57)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT8                  (58)
#define PERF_MASK_MIP_MDMA_PRF_INT_PERF_EVENT9                  (59)

#define PERF_MASK_MIP_PRV_FIR_FATAL_ERR                         (2)
#define PERF_MASK_MIP_PRV_FIR_NON_FATAL_ERR                     (3)
#define PERF_MASK_MIP_PRV_DPP_ERR0                              (4)
#define PERF_MASK_MIP_PRV_DPP_ERR1                              (5)
#define PERF_MASK_MIP_PRV_MDMA_ERR0                             (6)
#define PERF_MASK_MIP_PRV_MDMA_ERR1                             (7)
#define PERF_MASK_MIP_PRV_PERF_ERR                              (8)
#define PERF_MASK_MIP_PRV_LSC_ERR0                              (9)
#define PERF_MASK_MIP_PRV_LSC_ERR1                              (10)

//-------------------------------------------------------------------------
// TIP Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_TIP_DPP_EVENT                        (0)
#define PERF_SELECT_TIP_TFP_EVENT                        (1)
#define PERF_SELECT_TIP_MDMA_EVENT                       (2)
#define PERF_SELECT_TIP_PRV_EVENT                        (3)

#define PERF_MASK_TIP_DPP_DCU_CSIDAVOUT_Q                (2)
#define PERF_MASK_TIP_DPP_DCU_CSIPKTHDRVALID_Q           (3)
#define PERF_MASK_TIP_DPP_DCU_CSISOPOUT_Q                (4)
#define PERF_MASK_TIP_DPP_DCU_SOF_Q                      (5)
#define PERF_MASK_TIP_DPP_DCU_DEC_EOL                    (6)
#define PERF_MASK_TIP_DPP_DCU_DEC_REC_EOF                (7)
#define PERF_MASK_TIP_DPP_DCU_DEC_SOF                    (8)
#define PERF_MASK_TIP_DPP_CRH_BYP_SOF_Q                  (10)
#define PERF_MASK_TIP_DPP_CRH_EOF_Q                      (11)
#define PERF_MASK_TIP_DPP_CRH_EARLY_SOF_Q                (12)
#define PERF_MASK_TIP_DPP_CRH_SOF                        (13)
#define PERF_MASK_TIP_DPP_CRH_EOF                        (14)
#define PERF_MASK_TIP_DPP_CRH_EOL                        (15)
#define PERF_MASK_TIP_DPP_CRH_VALID                      (16)
#define PERF_MASK_TIP_DPP_TPG_EOF_O                      (18)
#define PERF_MASK_TIP_DPP_TPG_SOF_O                      (19)
#define PERF_MASK_TIP_DPP_TPG_EOL_O                      (20)
#define PERF_MASK_TIP_DPP_TPG_VALID_O                    (21)
#define PERF_MASK_TIP_DPP_MSR_MDMA_VALID_I               (26)
#define PERF_MASK_TIP_DPP_MSR_META_VALID_I               (27)
#define PERF_MASK_TIP_DPP_MSR_DPP_VALID_I                (28)
#define PERF_MASK_TIP_DPP_MSR_DPP_EOF_I                  (29)
#define PERF_MASK_TIP_DPP_MSR_DEC_EOF_I                  (30)
#define PERF_MASK_TIP_DPP_MSR_MSR_ERR_COMPARE_FAIL_O     (31)

#define PERF_MASK_TIP_TFP_TOP_PIXIN_EOL_I                (2)
#define PERF_MASK_TIP_TFP_TOP_PIXIN_EOF_I                (3)
#define PERF_MASK_TIP_TFP_TOP_PIXIN_SOF_I                (4)
#define PERF_MASK_TIP_TFP_TOP_CONV_PIXOUT_EOL            (5)
#define PERF_MASK_TIP_TFP_TOP_CONV_PIXOUT_EOF            (6)
#define PERF_MASK_TIP_TFP_TOP_CONV_PIXOUT_SOF            (7)
#define PERF_MASK_TIP_TFP_MSR_PRF_PIXOUT_EOF_I           (8)
#define PERF_MASK_TIP_TFP_MSR_PRF_MSR_ERR_COMPARE_FAIL_O (9)


#define PERF_MASK_TIP_MDMA_DBUF_OVER_PERF_THR            (2)
#define PERF_MASK_TIP_MDMA_DBUF_OVER_ERR_THR             (3)
#define PERF_MASK_TIP_MDMA_MDMA_INT_ACK_O                (4)
#define PERF_MASK_TIP_MDMA_INT_ACK_I                     (5)
#define PERF_MASK_TIP_MDMA_CFA0_VALID_I                  (6)
#define PERF_MASK_TIP_MDMA_CFA0_EOL_I                    (7)
#define PERF_MASK_TIP_MDMA_CFA0_EOF_I                    (8)
#define PERF_MASK_TIP_MDMA_CFA0_SOF_I                    (9)
#define PERF_MASK_TIP_MDMA_CFA1_VALID_I                  (10)
#define PERF_MASK_TIP_MDMA_CFA1_EOL_I                    (11)
#define PERF_MASK_TIP_MDMA_CFA1_EOF_I                    (12)
#define PERF_MASK_TIP_MDMA_CFA1_SOF_I                    (13)
#define PERF_MASK_TIP_MDMA_CFA2_VALID_I                  (14)
#define PERF_MASK_TIP_MDMA_CFA2_EOL_I                    (15)
#define PERF_MASK_TIP_MDMA_CFA2_EOF_I                    (16)
#define PERF_MASK_TIP_MDMA_CFA2_SOF_I                    (17)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I0                 (18)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I1                 (19)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I2                 (20)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I3                 (21)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I4                 (22)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I5                 (23)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I6                 (24)
#define PERF_MASK_TIP_MDMA_DATA_VALID_I7                 (25)
#define PERF_MASK_TIP_MDMA_DATA_EOL_I                    (26)
#define PERF_MASK_TIP_MDMA_DATA_EOF_I                    (27)
#define PERF_MASK_TIP_MDMA_DATA_SOF_I                    (28)
#define PERF_MASK_TIP_MDMA_MDMA_SCMDACCEPT_I             (29)
#define PERF_MASK_TIP_MDMA_MDMA_SDATAACCEPT_I            (30)
#define PERF_MASK_TIP_MDMA_MDMA_SRESP_I                  (31)
#define PERF_MASK_TIP_MDMA_MDMA_SRESP1_I                 (32)
#define PERF_MASK_TIP_MDMA_MSR_ERR_COMPARE_FAIL_O        (33)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS1               (34)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS2               (35)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS3               (36)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS4               (37)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS5               (38)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS6               (39)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS7               (40)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS8               (41)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS9               (42)
#define PERF_MASK_TIP_MDMA_MSR_PRF_EVENTS10              (43)
//#define PERF_MASK_TIP_MDMA_RSVD                        (44)
//#define PERF_MASK_TIP_MDMA_RSVD                        (45)
//#define PERF_MASK_TIP_MDMA_RSVD                        (46)
//#define PERF_MASK_TIP_MDMA_RSVD                        (47)
//#define PERF_MASK_TIP_MDMA_RSVD                        (48)
//#define PERF_MASK_TIP_MDMA_RSVD                        (49)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT0           (50)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT1           (51)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT2           (52)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT3           (53)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT4           (54)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT5           (55)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT6           (56)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT7           (57)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT8           (58)
#define PERF_MASK_TIP_MDMA_PRF_INT_PERF_EVENT9           (59)

#define PERF_MASK_TIP_PRV_FIR_FATAL_ERR                  (2)
#define PERF_MASK_TIP_PRV_FIR_NON_FATAL_ERR              (3)
#define PERF_MASK_TIP_PRV_DPP_ERR0                       (4)
#define PERF_MASK_TIP_PRV_DPP_ERR1                       (5)
#define PERF_MASK_TIP_PRV_MDMA_ERR0                      (6)
#define PERF_MASK_TIP_PRV_MDMA_ERR1                      (7)
#define PERF_MASK_TIP_PRV_PERF_ERR                       (8)
#define PERF_MASK_TIP_PRV_TFP_ERR0                       (9)
#define PERF_MASK_TIP_PRV_TFP_ERR1                       (10)


//-------------------------------------------------------------------------
// JBL Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_JBL_EVENT                                       (0)

#define PERF_MASK_JBL_ALWAYS_ZERO                                   (0) // tied low
#define PERF_MASK_JBL_ALWAYS_ONE                                    (1) // tied high
#define PERF_MASK_JBL_ALWAYS                                        (V) (PERF_MASK_JBL_ALWAYS_ZERO+ (V))
#define PERF_MASK_JBL_LD_GAP_THROTTLE                               (2)
#define PERF_MASK_JBL_LD_FABRIC_THROTTLE                            (3)
#define PERF_MASK_JBL_LD_CMD_FIFO_FULL                              (4)
#define PERF_MASK_JBL_LD_CMD_FIFO_EMPTY                             (5)
#define PERF_MASK_JBL_LD_DMA_START_DMA                              (6)  
#define PERF_MASK_JBL_LD_DMA_COMPRESSION                            (7)  
#define PERF_MASK_JBL_LD_DMA_TRIGGER_ACTIVE                         (8)  
#define PERF_MASK_JBL_FABRIC_LD_DATA_BEAT_EVENT_Q                   (10) 
#define PERF_MASK_JBL_FABRIC_LD_CMD_BEAT_EVENT_Q                    (11) 
#define PERF_MASK_JBL_FABRIC_ST_CMD_BEAT_EVENT_Q                    (12) 
#define PERF_MASK_JBL_FABRIC_ST_DATA_BEAT_EVENT_Q                   (13) 
#define PERF_MASK_JBL_ST_CMD_FIFO_FULL                              (14) 
#define PERF_MASK_JBL_ST_CMD_FIFO_EMPTY                             (15) 
#define PERF_MASK_JBL_ST_DATA_FIFO_FULL                             (16) 
#define PERF_MASK_JBL_ST_DATA_FIFO_EMPTY                            (17) 
#define PERF_MASK_JBL_ST_GAP_THROTTLE                               (18) 
#define PERF_MASK_JBL_ST_FABRIC_THROTTLE                            (19) 
#define PERF_MASK_JBL_ST_COMPLETION_STORE                           (20) 
#define PERF_MASK_JBL_ST_START_DMA                                  (21) 
#define PERF_MASK_JBL_ST_COMPRESSION                                (22) 
#define PERF_MASK_JBL_ST_DMA_TRIGGER_ACTIVE                         (23)
#define PERF_MASK_JBL_CHANNEL_EXECUTE_5X50                          (24) 
#define PERF_MASK_JBL_CHANNEL_EXECUTE_5X51                          (25) 
#define PERF_MASK_JBL_CHANNEL_EXECUTE_5X52                          (26) 
#define PERF_MASK_JBL_CHANNEL_EXECUTE_5X53                          (27) 
#define PERF_MASK_JBL_CHANNEL_EXECUTE_3X30                          (28) 
#define PERF_MASK_JBL_CHANNEL_EXECUTE_3X31                          (29) 
#define PERF_MASK_JBL_CHANNEL_EXECUTE_3X32                          (30) 
#define PERF_MASK_JBL_CHANNEL_EXECUTE_3X33                          (31) 
#define PERF_MASK_JBL_FILTER_5X5_TYPE                               (32)
#define PERF_MASK_JBL_FILTER_5X5_LOAD_STALLED                       (33) 
#define PERF_MASK_JBL_FILTER_5X5_STORE_STALLED                      (34) 
#define PERF_MASK_JBL_FILTER_3X3_TYPE                               (35)
#define PERF_MASK_JBL_FILTER_3X3_LOAD_STALLED                       (36) 
#define PERF_MASK_JBL_FILTER_3X3_STORE_STALLED                      (37) 
#define PERF_MASK_JBL_CACHE_FETCHED_LINE                            (38) 
#define PERF_MASK_JBL_STORE_GATHER_GOT_LINE                         (39) 
#define PERF_MASK_JBL_FABRIC_ANY_LOAD_CMD                           (40)
#define PERF_MASK_JBL_FABRIC_LOAD_CMD_2                             (41)
#define PERF_MASK_JBL_FABRIC_LOAD_CMD_5                             (42)
#define PERF_MASK_JBL_FABRIC_LOAD_RESP_1                            (43)
#define PERF_MASK_JBL_FABRIC_ANY_STORE_CMD                          (44)
#define PERF_MASK_JBL_FABRIC_STORE_CMD_2                            (45)
#define PERF_MASK_JBL_FABRIC_STORE_CMD_5                            (46)
#define PERF_MASK_JBL_FABRIC_STORE_RESP_1                           (47)
#define PERF_MASK_JBL_FABRIC_ANY_FIR                                (48)

//-------------------------------------------------------------------------
// Fabric Monitor Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_FM_EVENT_ALWAYS_ZERO                        (0)
#define PERF_SELECT_FM_EVENT_ALWAYS_ONE                         (1)
#define PERF_SELECT_FM_EVENT_FILTER0_READ_REQUEST               (2)
#define PERF_SELECT_FM_EVENT_FILTER0_WRITE_REQUEST              (3)
#define PERF_SELECT_FM_EVENT_FILTER0_READ_DATA_BYTES            (4)
#define PERF_SELECT_FM_EVENT_FILTER0_WRITE_DATA_BYTES           (5)
#define PERF_SELECT_FM_EVENT_FILTER1_READ_REQUEST               (6)
#define PERF_SELECT_FM_EVENT_FILTER1_WRITE_REQUEST              (7)
#define PERF_SELECT_FM_EVENT_FILTER1_READ_DATA_BYTES            (8)
#define PERF_SELECT_FM_EVENT_FILTER1_WRITE_DATA_BYTES           (9)
#define PERF_SELECT_FM_EVENT_UNFILTERED_READ_REQUEST            (10)
#define PERF_SELECT_FM_EVENT_UNFILTERED_WRITE_REQUEST           (11)
#define PERF_SELECT_FM_EVENT_UNFILTERED_READ_DATA_BYTES         (12)
#define PERF_SELECT_FM_EVENT_UNFILTERED_WRITE_DATA_BYTES        (13)
#define PERF_SELECT_FM_EVENT_TRACKER0_REQUEST_SAMPLED           (14)
#define PERF_SELECT_FM_EVENT_TRACKER0_SAMPLING_OVERFLOW         (15)
#define PERF_SELECT_FM_EVENT_TRACKER0_SAMPLED_SUM_OF_LATENCIES  (16)
#define PERF_SELECT_FM_EVENT_TRACKER0_SAMPLED_MAXIMUM_LATENCIES (17)
#define PERF_SELECT_FM_EVENT_TRACKER1_REQUEST_SAMPLED           (18)
#define PERF_SELECT_FM_EVENT_TRACKER1_SAMPLING_OVERFLOW         (19)
#define PERF_SELECT_FM_EVENT_TRACKER1_SAMPLED_SUM_OF_LATENCIES  (20)
#define PERF_SELECT_FM_EVENT_TRACKER1_SAMPLED_MAXIMUM_LATENCIES (21)
#define PERF_SELECT_FM_EVENT_UNFILTERED_READ_SUM_OF_LATENCIES   (22)
#define PERF_SELECT_FM_EVENT_UNFILTERED_WRITE_SUM_OF_LATENCIES  (23)

// No special masks needed for now
#define PERF_MASK_FM_NONE                                       (0)

//-------------------------------------------------------------------------
// DNN Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_DNNSRAM_XBAR_EVENT                          (0)

#define PERF_SELECT_DNN_250_TSM_EVENT                           (0)
#define PERF_SELECT_DNN_250_DSA_EVENT                           (1)
#define PERF_SELECT_DNN_250_TOP_EVENT                           (2)
#define PERF_SELECT_DNN_250_SC_EVENT                            (3)
#define PERF_SELECT_DNN_250_DMA_EVENT                           (4)
#define PERF_SELECT_DNN_250_DLC_EVENT                           (5)

#define PERF_SELECT_DNN_500_OC_EVENT                            (0)
#define PERF_SELECT_DNN_500_XBS_EVENT                           (1)
#define PERF_SELECT_DNN_500_LC_EVENT                            (2)
#define PERF_SELECT_DNN_500_SC_EVENT                            (3)
#define PERF_SELECT_DNN_500_TOP_EVENT                           (4)

#define PERF_MASK_DNNSRAM_XBAR_ALWAYS_ZERO                      (0)
#define PERF_MASK_DNNSRAM_XBAR_ALWAYS_ONE                       (1)
#define PERF_MASK_DNNSRAM_XBAR_ALWAYS(V)                        (PERF_MASK_DNNSRAM_XBAR_ALWAYS_ZERO+(V))
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT0                        (2)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT1                        (3)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT2                        (4)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT3                        (5)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT4                        (6)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT5                        (7)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT6                        (8)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT7                        (9)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAIT(BANK)                   (PERF_MASK_DNNSRAM_XBAR_PERFWAIT0 + (BANK))
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT0                       (10)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT1                       (11)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT2                       (12)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT3                       (13)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT4                       (14)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT5                       (15)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT6                       (16)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT7                       (17)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANT(BANK)                  (PERF_MASK_DNNSRAM_XBAR_PERFGRANT0 + (BANK))
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANTP0                      (18)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANTP1                      (19)
#define PERF_MASK_DNNSRAM_XBAR_PERFGRANTP2                      (20)
#define PERF_MASK_DNNSRAM_XBAR_PERFATOMP0                       (21)
#define PERF_MASK_DNNSRAM_XBAR_PERFATOMP1                       (22)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAITP0                       (23)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAITP1                       (24)
#define PERF_MASK_DNNSRAM_XBAR_PERFWAITP2                       (25)

#define PERF_MASK_DNN_250_TSM_ALWAYS_ZERO                       (0)
#define PERF_MASK_DNN_250_TSM_ALWAYS_ONE                        (1)
#define PERF_MASK_DNN_250_TSM_IDLE                              (2)
#define PERF_MASK_DNN_250_TSM_ERROR                             (3)
#define PERF_MASK_DNN_250_TSM_PAUSE                             (4)
#define PERF_MASK_DNN_250_TSM_PREPAUSE                          (5)
#define PERF_MASK_DNN_250_TSM_EXEC                              (6)
#define PERF_MASK_DNN_250_TSM_PAUSEOC                           (7)
#define PERF_MASK_DNN_250_TSM_STOP                              (8)
#define PERF_MASK_DNN_250_TSM_CHANGETO_IDLE                     (9)
#define PERF_MASK_DNN_250_TSM_CHANGETO_ERROR                    (10)
#define PERF_MASK_DNN_250_TSM_CHANGETO_PAUSE                    (11)
#define PERF_MASK_DNN_250_TSM_CHANGETO_PREPAUSE                 (12)
#define PERF_MASK_DNN_250_TSM_CHANGETO_EXEC                     (13)
#define PERF_MASK_DNN_250_TSM_CHANGETO_PAUSEOC                  (14)
#define PERF_MASK_DNN_250_TSM_CHANGETO_STOP                     (15)

#define PERF_MASK_DNN_250_DSA_ALWAYS_ZERO                       (0)
#define PERF_MASK_DNN_250_DSA_ALWAYS_ONE                        (1)
#define PERF_MASK_DNN_250_DSA_SC_TO_DSA_DESC_XFER               (2)
#define PERF_MASK_DNN_250_DSA_SC_TO_DSA_DATA_XFER               (3)
#define PERF_MASK_DNN_250_DSA_OCP_CMD_BACKPRESSURE              (4)
#define PERF_MASK_DNN_250_DSA_OCP_CMD_ACCEPT                    (5)
#define PERF_MASK_DNN_250_DSA_DSA_PAUSED                        (6)
#define PERF_MASK_DNN_250_DSA_DSA_ERROR                         (7)
#define PERF_MASK_DNN_250_DSA_DSA_COMPLETION_STORE              (8)
#define PERF_MASK_DNN_250_DSA_SC_FIFO_TO_G0_GATE_XFER           (9)
#define PERF_MASK_DNN_250_DSA_CA_TO_SC_FIFO_XFER                (10)
#define PERF_MASK_DNN_250_DSA_SC_FIFO_FULL                      (11)
#define PERF_MASK_DNN_250_DSA_SC_FIFO_EMPTY                     (12)
#define PERF_MASK_DNN_250_DSA_SD_FIFO_FULL                      (13)
#define PERF_MASK_DNN_250_DSA_SD_FIFO_EMPTY                     (14)
#define PERF_MASK_DNN_250_DSA_SD_FIFO_TO_G1_GATE_XFER           (15)
#define PERF_MASK_DNN_250_DSA_SP_TO_BL_XFER                     (16)
#define PERF_MASK_DNN_250_DSA_SP_TO_SC_XFER                     (17)
//#define PERF_MASK_DNN_250_DSA_SP_TO_SC_XFER                     (18)
#define PERF_MASK_DNN_250_DSA_SQ_TO_SM_XFER                     (19)
#define PERF_MASK_DNN_250_DSA_CD_TO_SD_XFER                     (20)
#define PERF_MASK_DNN_250_DSA_T2_TO_SQ_XFER                     (21)
#define PERF_MASK_DNN_250_DSA_T2_TO_CD_XFER                     (22)
#define PERF_MASK_DNN_250_DSA_T2_TO_CA_XFER                     (23)
#define PERF_MASK_DNN_250_DSA_STORE_GATHER_                     (24)
#define PERF_MASK_DNN_250_DSA_STORE_FABRIC_THROTTLE             (25)
#define PERF_MASK_DNN_250_DSA_STORE_GAP_THROTTLE                (26)
#define PERF_MASK_DNN_250_DSA_COMPLETION_STORE_C0               (27)
#define PERF_MASK_DNN_250_DSA_COMPLETION_STORE_C1               (28)
#define PERF_MASK_DNN_250_DSA_STORE_DATA_SENT_TO_OCP            (29)
#define PERF_MASK_DNN_250_DSA_STORE_CMD_SENT_TO_OCP             (30)
#define PERF_MASK_DNN_250_DSA_STORE_FSM_ACTIVE                  (31)
#define PERF_MASK_DNN_250_DSA_STORE_FSM_IDLE                    (32)
#define PERF_MASK_DNN_250_DSA_SC_DSA_DESC_BACKPRESSURE          (33)
#define PERF_MASK_DNN_250_DSA_SC_DSA_DATA_BACKPRESSURE          (34)

#define PERF_MASK_DNN_250_TOP_ALWAYS_ZERO                       (0)
#define PERF_MASK_DNN_250_TOP_ALWAYS_ONE                        (1)
#define PERF_MASK_DNN_250_TOP_DNN_MBX_DESC_ADDR_STALL           (2)
#define PERF_MASK_DNN_250_TOP_MBX_DNN_DESC_DATA_STALL           (3)
#define PERF_MASK_DNN_250_TOP_DLC_DMA_CH0_STALL                 (4)
#define PERF_MASK_DNN_250_TOP_DLC_DMA_CH1_STALL                 (5)
#define PERF_MASK_DNN_250_TOP_MMIO_ITER_IN_STALL                (6)
#define PERF_MASK_DNN_250_TOP_MMIO_ITER_OUT_STALL               (7)
#define PERF_MASK_DNN_250_TOP_SC_DLC_STALL                      (8)
#define PERF_MASK_DNN_250_TOP_SC_DSA_DES_STALL                  (9)
#define PERF_MASK_DNN_250_TOP_SC_DSA_DATA_STALL                 (10)
#define PERF_MASK_DNN_250_TOP_BWS_STREAM_MCMD_STALL             (11)
#define PERF_MASK_DNN_250_TOP_BWS_SC_MCMD_STALL                 (12)
#define PERF_MASK_DNN_250_TOP_BWS_LC_MCMD_STALL                 (13)
#define PERF_MASK_DNN_250_TOP_BWS_STREAM_MDATA_STALL            (14)
#define PERF_MASK_DNN_250_TOP_BWS_SC_MDATA_STALL                (15)

/*
  wire [7:0] sc_prf_250_bus_o = 0;
 */

#define PERF_MASK_DNN_250_SC_ALWAYS_ZERO                        (0)
#define PERF_MASK_DNN_250_SC_ALWAYS_ONE                         (1)

/*
  Same as CDMA plus this:
  ((perfcontrol[idx][8-1:0]==8'd52 ) & sdfdf0_srdy & df0sdf_drdy ) |         // Channel 0 dequeue   Descriptor start channel 0
  ((perfcontrol[idx][8-1:0]==8'd53 ) & sdfdf1_srdy & df1sdf_drdy ) |         // Channel 1 dequeue   Descriptor start channel 1   
 */

#define PERF_MASK_DNN_250_DMA_ALWAYS_ZERO                       (0)
#define PERF_MASK_DNN_250_DMA_ALWAYS_ONE                        (1)
#define PERF_MASK_DNN_250_DMA_LOST_DESCRIPTOR_C0                (2) 
#define PERF_MASK_DNN_250_DMA_DMA_ENQUED_C0                     (3) 
#define PERF_MASK_DNN_250_DMA_LOAD_DATA_BEAT                    (4) 
#define PERF_MASK_DNN_250_DMA_STORE_DATA_BEAT                   (5) 
#define PERF_MASK_DNN_250_DMA_LOAD_COMMAND                      (6) 
#define PERF_MASK_DNN_250_DMA_STORE_COMMAND                     (7) 
#define PERF_MASK_DNN_250_DMA_RD_RESP_VALID                     (8) 
#define PERF_MASK_DNN_250_DMA_WR_RESP_VALID                     (9) 
#define PERF_MASK_DNN_250_DMA_RD_RESP_ERR                       (10) 
#define PERF_MASK_DNN_250_DMA_WR_RESP_ERR                       (11) 
#define PERF_MASK_DNN_250_DMA_FSM_RESETTING                     (12) 
#define PERF_MASK_DNN_250_DMA_FSM_SUSPENDED                     (13) 
#define PERF_MASK_DNN_250_DMA_FSM_IDLE                          (14) 
#define PERF_MASK_DNN_250_DMA_FSM_ACTIVE                        (15)             
#define PERF_MASK_DNN_250_DMA_FSM_LOAD_ACTIVE                   (16) 
#define PERF_MASK_DNN_250_DMA_FSM_STORE_ACTIVE                  (17) 
#define PERF_MASK_DNN_250_DMA_FSM_LOAD_IDLE                     (18) 
#define PERF_MASK_DNN_250_DMA_FSM_STORE_IDLE                    (19) 
#define PERF_MASK_DNN_250_DMA_LOAD_COMPRESSION                  (20) 
#define PERF_MASK_DNN_250_DMA_STORE_COMPRESSION                 (21) 
#define PERF_MASK_DNN_250_DMA_LOAD_CMD_FIFO_FULL                (22) 
#define PERF_MASK_DNN_250_DMA_LOAD_CMD_FIFO_EMPTY               (23) 
#define PERF_MASK_DNN_250_DMA_STORE_CMD_FIFO_FULL               (24) 
#define PERF_MASK_DNN_250_DMA_STORE_CMD_FIFO_EMPTY              (25) 
#define PERF_MASK_DNN_250_DMA_STORE_DAT_FIFO_FULL               (26) 
#define PERF_MASK_DNN_250_DMA_STORE_DAT_FIFO_EMPTY              (27) 
#define PERF_MASK_DNN_250_DMA_DMAQ_FIFO_FULL                    (28) 
#define PERF_MASK_DNN_250_DMA_DMAQ_FIFO_EMPTY                   (29) 
#define PERF_MASK_DNN_250_DMA_QUIESCED_HIGH                     (30) 
#define PERF_MASK_DNN_250_DMA_QUIESCED_LOW                      (31) 
#define PERF_MASK_DNN_250_DMA_WRRESP_DELAY_PERF                 (32) 
#define PERF_MASK_DNN_250_DMA_RDRESP_DELAY_PERF                 (33) 
#define PERF_MASK_DNN_250_DMA_LD_GAP_CTRL_THROTTLE              (34) 
#define PERF_MASK_DNN_250_DMA_LD_FABRIC_CTRL_THROTTLE           (35) 
#define PERF_MASK_DNN_250_DMA_ST_GAP_CTRL_THROTTLE              (36) 
#define PERF_MASK_DNN_250_DMA_ST_FABRIC_CTRL_THROTTLE           (37) 
#define PERF_MASK_DNN_250_DMA_LOST_DESCRIPTOR_C1                (38) 
#define PERF_MASK_DNN_250_DMA_DMA_ENQUED_C1                     (39) 
#define PERF_MASK_DNN_250_DMA_ARBIT_C0_SELECTED                 (40) 
#define PERF_MASK_DNN_250_DMA_ARBIT_C1_SELECTED                 (41) 
#define PERF_MASK_DNN_250_DMA_ARBIT_C0_OVER_C1                  (42) 
#define PERF_MASK_DNN_250_DMA_ARBIT_C1_OVER_C0                  (43) 
#define PERF_MASK_DNN_250_DMA_FRAGMENT_C0                       (44) 
#define PERF_MASK_DNN_250_DMA_FRAGMENT_C1                       (45) 
#define PERF_MASK_DNN_250_DMA_LOW_WATER_MARK_C0                 (46) 
#define PERF_MASK_DNN_250_DMA_LOW_WATER_MARK_C1                 (47) 
#define PERF_MASK_DNN_250_DMA_COMPLETION_STORE_C0               (48) 
#define PERF_MASK_DNN_250_DMA_COMPLETION_STORE_C1               (49) 
#define PERF_MASK_DNN_250_DMA_CRC_COMPLETION_STORE_C0           (50) 
#define PERF_MASK_DNN_250_DMA_CRC_COMPLETION_STORE_C1           (51) 
#define PERF_MASK_DNN_250_DMA_C0_DEQUEUE                        (52) 
#define PERF_MASK_DNN_250_DMA_C1_DEQUEUE                        (53) 

#define PERF_MASK_DNN_250_DLC_ALWAYS_ZERO                       (0)
#define PERF_MASK_DNN_250_DLC_ALWAYS_ONE                        (1)
#define PERF_MASK_DNN_250_DLC_M2M_DONE                          (2)
#define PERF_MASK_DNN_250_DLC_M2M_OR_OC_DONE                    (3)
#define PERF_MASK_DNN_250_DLC_START_PROC_PULSE                  (4)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_GE_1              (5)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_GE_2              (6)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_GE_3              (7)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_GE_4              (8)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_GE_5              (9)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_GE_6              (10)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_GE_7              (11)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_M2M_EQ_0              (12)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_GE_1               (13)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_GE_2               (14)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_GE_3               (15)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_GE_4               (16)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_GE_5               (17)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_GE_6               (18)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_GE_7               (19)
#define PERF_MASK_DNN_250_DLC_OUTSTANDING_OC_EQ_0               (20)
#define PERF_MASK_DNN_250_DLC_OC_WAIT_BLOCKED_BY_DEP            (21)
#define PERF_MASK_DNN_250_DLC_M2M_WAIT_BLOCKED_BY_DEP           (22)
#define PERF_MASK_DNN_250_DLC_OC_WAIT_UNBLOCKED_BY_DEP          (23)
#define PERF_MASK_DNN_250_DLC_M2M_WAIT_UNBLOCKED_BY_DEP         (24)
#define PERF_MASK_DNN_250_DLC_DESC_BLOCKED_BY_FENCE             (25)
#define PERF_MASK_DNN_250_DLC_DFETCH0_DONE                      (26)
#define PERF_MASK_DNN_250_DLC_DFETCH1_DONE                      (27)
#define PERF_MASK_DNN_250_DLC_DFETCH2_DONE                      (28)
#define PERF_MASK_DNN_250_DLC_DFETCH3_DONE                      (29)
//#define PERF_MASK_DNN_250_DLC_M2M_DONE                          (30)
#define PERF_MASK_DNN_250_DLC_OC_DONE                           (31)
#define PERF_MASK_DNN_250_DLC_OC_TRANSFER                       (32)
#define PERF_MASK_DNN_250_DLC_CHANNEL0_TRANSFER                 (33)
#define PERF_MASK_DNN_250_DLC_CHANNEL1_TRANSFER                 (34)
#define PERF_MASK_DNN_250_DLC_OC_BACKPRESSURE                   (35)
#define PERF_MASK_DNN_250_DLC_CHANNEL0_BACKPRESSURE             (36)
#define PERF_MASK_DNN_250_DLC_CHANNEL1_BACKPRESSURE             (37)

#define PERF_MASK_DNN_500_OC_ALWAYS_ZERO                                (0)
#define PERF_MASK_DNN_500_OC_ALWAYS_ONE                                 (1)
#define PERF_MASK_DNN_500_OC_MUX0_SC_META_XFER                          (2)
#define PERF_MASK_DNN_500_OC_MUX0_LC_META_XFER                          (3)
#define PERF_MASK_DNN_500_OC_MUX0_OIT_META_XFER                         (4)
#define PERF_MASK_DNN_500_OC_MUX0_MIT_META_XFER                         (5)
#define PERF_MASK_DNN_500_OC_MUX0_KIT_META_XFER                         (6)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_META_XFER                         (7)
#define PERF_MASK_DNN_500_OC_MUX0_OIT_DESC_XFER                         (8)
#define PERF_MASK_DNN_500_OC_MUX0_MIT_DESC_XFER                         (9)
#define PERF_MASK_DNN_500_OC_MUX0_KIT_DESC_XFER                         (10)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_DESC_XFER                         (11)
#define PERF_MASK_DNN_500_OC_MUX0_SC_META_STALL                         (12)
#define PERF_MASK_DNN_500_OC_MUX0_LC_META_STALL                         (13)
#define PERF_MASK_DNN_500_OC_MUX0_OIT_META_STALL                        (14)
#define PERF_MASK_DNN_500_OC_MUX0_MIT_META_STALL                        (15)
#define PERF_MASK_DNN_500_OC_MUX0_KIT_META_STALL                        (16)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_META_STALL                        (17)
#define PERF_MASK_DNN_500_OC_MUX0_OIT_DESC_STALL                        (18)
#define PERF_MASK_DNN_500_OC_MUX0_MIT_DESC_STALL                        (19)
#define PERF_MASK_DNN_500_OC_MUX0_KIT_DESC_STALL                        (20)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_DESC_STALL                        (21)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_RESET                       (22)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_SAVE_SINGLE_BLOB            (23)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT8 (24)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT7 (25)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT6 (26)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT5 (27)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT4 (28)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_SINGLE_BLOB            (29)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT3 (30)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT2 (31)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS_SINGLE_BLIT1 (32)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_REINIT_BLOB                 (33)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_RESTORESTATE                (34)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_SAVESTATE                   (35)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_SAVE_BLOB2                  (36)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_CHECK_END                   (37)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_BLOB_LINE_FILL              (38)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_REST_BLOB_LINE              (39)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_FILL_NEXT                   (40)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_GETLINEBUFFERCOUNT          (41)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_SAVE_BLOB                   (42)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_BLOB                   (43)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_CURRENT_LINE                (44)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_ASSIGN_NEURONS              (45)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INIT_ITERATORS              (46)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_INITIALIZE                  (47)
#define PERF_MASK_DNN_500_OC_MUX0_BIT_STATE_IDLE                        (48)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_ADDLASTITCOM               (49)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_GETBUFFERENTRY             (50)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_RESTORESTATE_F             (51)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_RESTORESTATE               (52)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_SAVESTATE_F                (53)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_SAVESTATE                  (54)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_MOVENEXT                   (55)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_FILLNEXT                   (56)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_INITIALIZE                 (57)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_STATE_IDLE                       (58)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_GETBUFFERENTRY_2_IDLE      (59)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_RESTORESTATEF_2_IDLE       (60)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_RESTORESTATE_2_IDLE        (61)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_SAVESTATEF_2_IDLE          (62)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_SAVESTATE_2_IDLE           (63)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_MOVENEXT_2_IDLE            (64)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_ADDLASTITCOM_2_IDLE        (65)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_FILLNEXT_2_ADDLASTITCOM    (66)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_FILLNEXT_2_IDLE            (67)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_INITIALIZE_2_IDLE          (68)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_ADDLASTITCOM        (69)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_GETBUFERENTRY       (70)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_RESTORESTATEF       (71)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_RESTORESTATE        (72)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_SAVESTATEF          (73)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_SAVESTATE           (74)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_MOVENEXT            (75)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_FILLNEXT            (76)
#define PERF_MASK_DNN_500_OC_MUX0_BLIT_TRANS_IDLE_2_INITIALIZE          (77)
#define PERF_MASK_DNN_500_OC_MUX0_OC_START                              (78)
#define PERF_MASK_DNN_500_OC_MUX0_OC_DONE                               (79)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_STSTATE_PSN_DBG_Q                 (2)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_STSTATE_OIT_DBG_Q                 (3)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_STSTATE_INIT_DBG_Q                (4)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_STSTATE_IDLE_DBG_Q                (5)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_SAVE_B1_RESTORE_B0_DBG_Q  (6)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_SAVE_B0_RESTORE_B1_DBG_Q  (7)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_PRELD_B_1_DBG_Q           (8)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_PRELD_B_0_DBG_Q           (9)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_LD_B_1_DBG_Q              (10)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_RESTORE_B_1_DBG_Q         (11)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_LD_B_0_DBG_Q              (12)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_RESTORE_B_0_DBG_Q         (13)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_SAVE_B_1_DBG_Q            (14)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_GET_B_CFG_1_DBG_Q         (15)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_INIT_B_1_DBG_Q            (16)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_SAVE_B_0_DBG_Q            (17)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_GET_B_CFG_0_DBG_Q         (18)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_INIT_B_0_DBG_Q            (19)
#define PERF_MASK_DNN_500_OC_MUX1_SUM_LDSTATE_IDLE_DBG_Q                (20)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_IDLE                      (21)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_INIT_B                    (22)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_GET_B_CFG                 (23)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_INIT_KIT                  (24)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_KIT_FILLNEXT              (25)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_LD_KIT                    (26)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_LD_BIAS                   (27)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LDSTATE_LD_B                      (28)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_STRANS_OIT_IDLE                   (29)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_STRANS_OIT_PSN                    (30)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_STRANS_PSN_OIT                    (31)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_STRANS_INIT_PSN                   (32)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_STRANS_IDLE_INIT                  (33)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_LDBIT_IDLE                 (34)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_LDBIT_INITBIT              (35)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_LDBIT_LDBIAS               (36)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_LDBIAS_LDBIT               (37)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_LDKIT_LDBIAS               (38)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_KITFILLNEXT_LDKIT          (39)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_INITKIT_KITFILLNEXT        (40)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_GETBITCFG_INITKIT          (41)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_INIT_GETBITCFG             (42)
#define PERF_MASK_DNN_500_OC_MUX1_SMA_LTRANS_IDLE_INITBIT               (43)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LDSTATE_IDLE                       (44)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LDSTATE_INIT_B                     (45)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LDSTATE_GET_B_CFG                  (46)
#define PERF_MASK_DNN_500_OC_MUX1_MP_RESERVED0                          (47)
#define PERF_MASK_DNN_500_OC_MUX1_MP_RESERVED1                          (48)
#define PERF_MASK_DNN_500_OC_MUX1_MP_RESERVED2                          (49)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LDSTATE_LD_BIAS                    (50)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LDSTATE_LD_B                       (51)
#define PERF_MASK_DNN_500_OC_MUX1_MP_STRANS_OIT_IDLE                    (52)
#define PERF_MASK_DNN_500_OC_MUX1_MP_STRANS_OIT_PSN                     (53)
#define PERF_MASK_DNN_500_OC_MUX1_MP_STRANS_PSN_OIT                     (54)
#define PERF_MASK_DNN_500_OC_MUX1_MP_STRANS_INIT_PSN                    (55)
#define PERF_MASK_DNN_500_OC_MUX1_MP_STRANS_IDLE_INIT                   (56)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LTRANS_LDBIT_IDLE                  (57)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LTRANS_LDBIT_INITBIT               (58)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LTRANS_LDBIT_LDBIAS                (59)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LTRANS_LDBIAS_LDBIT                (60)
#define PERF_MASK_DNN_500_OC_MUX1_MP_RESERVED3                          (61)
#define PERF_MASK_DNN_500_OC_MUX1_MP_RESERVED4                          (62)
#define PERF_MASK_DNN_500_OC_MUX1_MP_RESERVED5                          (63)
#define PERF_MASK_DNN_500_OC_MUX1_MP_RESERVED6                          (64)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LTRANS_INIT_GETBITCFG              (65)
#define PERF_MASK_DNN_500_OC_MUX1_MP_LTRANS_IDLE_INITBIT                (66)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LDSTATE_LD_BIT                     (67)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LDSTATE_LD_KIT                     (68)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LDSTATE_LD_MIT                     (69)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LDSTATE_FILLNEXT                   (70)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LDSTATE_INIT                       (71)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LDSTATE_IDLE                       (72)
//#define PERF_MASK_DNN_500_OC_MUX1_FC_LDSTATE_LD_BIT                     (73)
#define PERF_MASK_DNN_500_OC_MUX1_FC_STRANS_OIT_IDLE                    (74)
#define PERF_MASK_DNN_500_OC_MUX1_FC_STRANS_OIT_PSN                     (75)
#define PERF_MASK_DNN_500_OC_MUX1_FC_STRANS_PSN_OIT                     (76)
#define PERF_MASK_DNN_500_OC_MUX1_FC_STRANS_INIT_PSN                    (77)
#define PERF_MASK_DNN_500_OC_MUX1_FC_STRANS_IDLE_INIT                   (78)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_LDMIT_IDLE                  (79)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_LDMIT_INIT                  (80)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_LDMIT_LDKIT                 (81)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_LDKIT_LDMIT                 (82)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_LDBIT_LDKIT                 (83)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_FILLNEXT_LDKIT              (84)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_FILLNEXT_LDBIT              (85)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_INIT_FILLNEXT               (86)
#define PERF_MASK_DNN_500_OC_MUX1_FC_LTRANS_IDLE_INIT                   (87)
#define PERF_MASK_DNN_500_OC_MUX1_DC_RESERVED0                          (88)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STSTATE_SEND_SMETA                 (89)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STSTATE_OIT_PSN                    (90)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STSTATE_OIT_INIT                   (91)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STSTATE_OIT_INIT_ST                (92)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STSTATE_CMD_WT                     (93)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STSTATE_IDLE                       (94)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LDSTATE_ITER_BLOB2                 (95)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LDSTATE_ITER_BLOB1                 (96)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LDSTATE_ITER_BIAS                  (97)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LDSTATE_RST_LBS                    (98)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LDSTATE_IDLE                       (99)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_SEND_SMETA_2_IDLE           (100)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_SEND_SMETA_2_CMD_WT         (101)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_OIT_PSN_2_IDLE              (102)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_OIT_PSN_2_SEND_SMETA        (103)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_OIT_INIT_2_CMD_WT           (104)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_OIT_INIT_ST_2_OIT_INIT      (105)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_CMD_WT_2_OIT_PSN            (106)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_CMD_WT_2_OIT_INIT_ST        (107)
#define PERF_MASK_DNN_500_OC_MUX1_DC_STRANS_IDLE_2_CMD_WT               (108)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_BLOB2_2_RST_LBS             (109)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_BLOB2_2_IDLE                (110)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_BLOB1_2_BLOB2               (111)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_BIAS_2_BLOB2                (112)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_BIAS_2_BLOB1                (113)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_RST_LBS_2_BLOB2             (114)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_RST_LBS_2_BLOB1             (115)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_RST_LBS_2_BIAS              (116)
#define PERF_MASK_DNN_500_OC_MUX1_DC_LTRANS_IDLE_2_RST_LBS              (117)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STSTATE_DISABLE                  (118)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STSTATE_ENABLE                   (119)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STSTATE_INIT                     (120)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STSTATE_IDLE                     (121)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEWAIT                      (122)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEADDSIDEBAND               (123)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEKITRESET                  (124)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEKITLILB                   (125)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATERESTKIT                   (126)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEKITSENDFILL               (127)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEKITFILLNEXT               (128)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEBITLILB                   (129)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEBITFILLNEXT               (130)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEBRESETSAVE                (131)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATESENDRESET                 (132)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATERESETBITRES               (133)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATERESETBIT                  (134)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATERESTBIT                   (135)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEPAD                       (136)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATERESETLB                   (137)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEADDBIAS                   (138)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEPARTINK                   (139)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATESAVEKIT                   (140)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEINITKIT                   (141)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATESAVEBIT                   (142)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEGETBITCFG                 (143)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEINITBIT                   (144)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LDSTATEIDLE                      (145)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STRANS_ENABLE_2_DISABLE          (146)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STRANS_ENABLE_2_IDLE             (147)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STRANS_DISABLE_2_INIT            (148)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STRANS_DISABLE_2_ENABLE          (149)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STRANS_INIT_2_DISABLE            (150)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_STRANS_IDLE_2_INIT               (151)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_BRSTSAVE_2_RSTBITRES      (152)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_BRSTSAVE_2_INITKIT        (153)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SENDRST_2_BRSTSAVE        (154)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_RSTBITRES_2_SENDRST       (155)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_RSTBIT_2_RSTBITRES        (156)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_WAIT4LAST_2_IDLE          (157)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDSIDEBAND_2_RESTBIT0    (158)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDSIDEBAND_2_RSTBIT      (159)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDSIDEBAND_2_WAIT4LAST   (160)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDSIDEBAND_2_RESTKIT     (161)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDSIDEBAND_2_PAD         (162)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_WAIT4LAST   (163)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_RSTBIT      (164)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_ADDBIAS     (165)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_ADDSIDEBAND (166)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_RESTBIT0    (167)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_RSTLB       (168)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_RESTKIT     (169)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKITLKLB_2_PAD         (170)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_KITRST_2_SAVEKITLKLB      (171)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_WAITSTORE_2_SAVEKITLKLB   (172)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_WAITSTORE_2_KITRST        (173)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_KITFILLNEXT_2_WAITSTORE   (174)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_KITSENDFILL_2_KITFILLNEXT (175)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_RESTKIT_2_KITSENDFILL     (176)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_PAD_2_RESTKIT             (177)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEBITLILB_2_RESTBIT     (178)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEBITLILB_2_RESTKIT     (179)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEBITLILB_2_PAD         (180)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_BITFILLNEXT_2_SAVEBITLILB (181)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_RESTBIT_2_BITFILLNEXT     (182)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_RESTBIT_2_SAVEBITLILB     (183)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_RESTBIT0_2_RESTBIT        (184)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_RSTLB_2_RESTBIT0          (185)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDBIAS_2_RESTBIT0        (186)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDBIAS_2_RSTLB           (187)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_ADDBIAS_2_PARTINK         (188)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_PARTINK_2_ADDBIAS         (189)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKIT_2_INITKIT         (190)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKIT_2_ADDBIAS         (191)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEKIT_2_PARTINK         (192)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_INITKIT_2_SAVEKIT         (193)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEBIT_2_INITBIT         (194)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_SAVEBIT_2_INITKIT         (195)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_GETBITCFG_2_SAVEBIT       (196)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_INITBIT_2_SAVEBIT         (197)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_INITBIT_2_GETBITCFG       (198)
#define PERF_MASK_DNN_500_OC_MUX1_CONV_LTRANS_IDLE_2_INITBIT            (199)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_STATE_WRITENEXT_TRIG              (200)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_STATE_COMPUTEADDRESS_TRIG         (201)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_STATE_IDLE_TRIG                   (202)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_OPC_IDLE_TRIG                     (203)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_OPC_INITSTORE_PREPSTORENRNS_TRIG  (204)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_OPC_PREPSTORENRNS_WRITENEXT_TRIG  (205)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_OPC_WRITENEXT_TRIG                (206)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_OPC_PREPSTORENRNS_TRIG            (207)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_OPC_INITSTORE_TRIG                (208)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_SEND_NEW_METADATA                 (209)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_DRDY_I                            (210)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_SRDY_O                            (211)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_HANDSHAKE_IN                      (212)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_DRDY_O                            (213)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_SRDY_I                            (214)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_ISENDOFBLOB                       (215)
#define PERF_MASK_DNN_500_OC_MUX1_OIT_ISNRNBATCHCOMPLETE                (216)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_STATE_IDLE                        (217)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_OP_INIT                           (218)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_OP_FILLNEXT                       (219)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_OP_IDLE                           (220)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_OC_MIT_SRDY_I                     (221)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_OC_MIT_DRDY_I                     (222)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_MIT_OC_DRDY_O                     (223)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_MIT_OC_SRDY_O                     (224)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_ISLASTITERATORFORVOLUME_Q         (225)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_ISENDOFBLOB                       (226)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_ISENDOFVOLUME                     (227)
#define PERF_MASK_DNN_500_OC_MUX1_MIT_ISENDOFPATCH                      (228)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_RESERVED0                         (229)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_STATE_RESTORE_RESP_TRIG           (230)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_STATE_RESTORE_TRIG                (231)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_STATE_SAVE_TRIG                   (232)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_STATE_MOVE_NEXT_TRIG              (233)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_STATE_FILL_NEXT_TRIG              (234)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_STATE_RESET_TRIG                  (235)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_STATE_IDLE_TRIG                   (236)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_OPC_RESET_TRIG                    (237)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_OPC_RESTORE_TRIG                  (238)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_OPC_SAVE_TRIG                     (239)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_OPC_MOVE_NEXT_TRIG                (240)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_OPC_FILL_NEXT_TRIG                (241)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_OPC_INIT_TRIG                     (242)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_SEND_NEW_METADATA                 (243)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_DRDY_I                            (244)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_SRDY_O                            (245)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_HANDSHAKE_IN                      (246)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_DRDY_O                            (247)
#define PERF_MASK_DNN_500_OC_MUX1_KIT_SRDY_I                            (248)

#define PERF_MASK_DNN_500_XBS_ALWAYS_ZERO                               (0)
#define PERF_MASK_DNN_500_XBS_ALWAYS_ONE                                (1)
#define PERF_MASK_DNN_500_XBS_SHC_B0_PREV_DRDY                          (2)
#define PERF_MASK_DNN_500_XBS_SHC_B0_CMD_DRDY_O                         (3)
#define PERF_MASK_DNN_500_XBS_SHC_B0_CUR_DRDY                           (4)
#define PERF_MASK_DNN_500_XBS_SHC_B0_NEW_DATA                           (5)
#define PERF_MASK_DNN_500_XBS_SHC_B1_PREV_DRDY                          (6)
#define PERF_MASK_DNN_500_XBS_SHC_B1_CMD_DRDY_O                         (7)
#define PERF_MASK_DNN_500_XBS_SHC_B1_CUR_DRDY                           (8)
#define PERF_MASK_DNN_500_XBS_SHC_B1_NEW_DATA                           (9)
#define PERF_MASK_DNN_500_XBS_SHC_B2_PREV_DRDY                          (10)
#define PERF_MASK_DNN_500_XBS_SHC_B2_CMD_DRDY_O                         (11)
#define PERF_MASK_DNN_500_XBS_SHC_B2_CUR_DRDY                           (12)
#define PERF_MASK_DNN_500_XBS_SHC_B2_NEW_DATA                           (13)
#define PERF_MASK_DNN_500_XBS_SHC_B3_PREV_DRDY                          (14)
#define PERF_MASK_DNN_500_XBS_SHC_B3_CMD_DRDY_O                         (15)
#define PERF_MASK_DNN_500_XBS_SHC_B3_CUR_DRDY                           (16)
#define PERF_MASK_DNN_500_XBS_SHC_B3_NEW_DATA                           (17)
#define PERF_MASK_DNN_500_XBS_SHC_B4_PREV_DRDY                          (18)
#define PERF_MASK_DNN_500_XBS_SHC_B4_CMD_DRDY_O                         (19)
#define PERF_MASK_DNN_500_XBS_SHC_B4_CUR_DRDY                           (20)
#define PERF_MASK_DNN_500_XBS_SHC_B4_NEW_DATA                           (21)
#define PERF_MASK_DNN_500_XBS_SHC_B5_PREV_DRDY                          (22)
#define PERF_MASK_DNN_500_XBS_SHC_B5_CMD_DRDY_O                         (23)
#define PERF_MASK_DNN_500_XBS_SHC_B5_CUR_DRDY                           (24)
#define PERF_MASK_DNN_500_XBS_SHC_B5_NEW_DATA                           (25)
#define PERF_MASK_DNN_500_XBS_SHC_B6_PREV_DRDY                          (26)
#define PERF_MASK_DNN_500_XBS_SHC_B6_CMD_DRDY_O                         (27)
#define PERF_MASK_DNN_500_XBS_SHC_B6_CUR_DRDY                           (28)
#define PERF_MASK_DNN_500_XBS_SHC_B6_NEW_DATA                           (29)
#define PERF_MASK_DNN_500_XBS_SHC_B7_PREV_DRDY                          (30)
#define PERF_MASK_DNN_500_XBS_SHC_B7_CMD_DRDY_O                         (31)
#define PERF_MASK_DNN_500_XBS_SHC_B7_CUR_DRDY                           (32)
#define PERF_MASK_DNN_500_XBS_SHC_B7_NEW_DATA                           (33)
#define PERF_MASK_DNN_500_XBS_SHCR_PREV_DRDY                            (34)
#define PERF_MASK_DNN_500_XBS_SHCR_CMD_DRDY_O                           (35)
#define PERF_MASK_DNN_500_XBS_SHCR_CUR_DRDY                             (36)
#define PERF_MASK_DNN_500_XBS_SHCR_NEW_DATA                             (37)
#define PERF_MASK_DNN_500_XBS_LHC_B0_EN_O                               (38)
#define PERF_MASK_DNN_500_XBS_LHC_B0_DATA_SRDY_O                        (39)
#define PERF_MASK_DNN_500_XBS_LHC_B0_CMD_DRDY_O                         (40)
#define PERF_MASK_DNN_500_XBS_LHC_B0_SRDY_SHIFT_REG_IN                  (41)
#define PERF_MASK_DNN_500_XBS_LHC_B0_NEW_DATA                           (42)
#define PERF_MASK_DNN_500_XBS_LHC_B0_SKID_EN                            (43)
#define PERF_MASK_DNN_500_XBS_LHC_B1_EN_O                               (44)
#define PERF_MASK_DNN_500_XBS_LHC_B1_DATA_SRDY_O                        (45)
#define PERF_MASK_DNN_500_XBS_LHC_B1_CMD_DRDY_O                         (46)
#define PERF_MASK_DNN_500_XBS_LHC_B1_SRDY_SHIFT_REG_IN                  (47)
#define PERF_MASK_DNN_500_XBS_LHC_B1_NEW_DATA                           (48)
#define PERF_MASK_DNN_500_XBS_LHC_B1_SKID_EN                            (49)
#define PERF_MASK_DNN_500_XBS_LHC_B2_EN_O                               (50)
#define PERF_MASK_DNN_500_XBS_LHC_B2_DATA_SRDY_O                        (51)
#define PERF_MASK_DNN_500_XBS_LHC_B2_CMD_DRDY_O                         (52)
#define PERF_MASK_DNN_500_XBS_LHC_B2_SRDY_SHIFT_REG_IN                  (53)
#define PERF_MASK_DNN_500_XBS_LHC_B2_NEW_DATA                           (54)
#define PERF_MASK_DNN_500_XBS_LHC_B2_SKID_EN                            (55)
#define PERF_MASK_DNN_500_XBS_LHC_B3_EN_O                               (56)
#define PERF_MASK_DNN_500_XBS_LHC_B3_DATA_SRDY_O                        (57)
#define PERF_MASK_DNN_500_XBS_LHC_B3_CMD_DRDY_O                         (58)
#define PERF_MASK_DNN_500_XBS_LHC_B3_SRDY_SHIFT_REG_IN                  (59)
#define PERF_MASK_DNN_500_XBS_LHC_B3_NEW_DATA                           (60)
#define PERF_MASK_DNN_500_XBS_LHC_B3_SKID_EN                            (61)
#define PERF_MASK_DNN_500_XBS_LHC_B4_EN_O                               (62)
#define PERF_MASK_DNN_500_XBS_LHC_B4_DATA_SRDY_O                        (63)
#define PERF_MASK_DNN_500_XBS_LHC_B4_CMD_DRDY_O                         (64)
#define PERF_MASK_DNN_500_XBS_LHC_B4_SRDY_SHIFT_REG_IN                  (65)
#define PERF_MASK_DNN_500_XBS_LHC_B4_NEW_DATA                           (66)
#define PERF_MASK_DNN_500_XBS_LHC_B4_SKID_EN                            (67)
#define PERF_MASK_DNN_500_XBS_LHC_B5_EN_O                               (68)
#define PERF_MASK_DNN_500_XBS_LHC_B5_DATA_SRDY_O                        (69)
#define PERF_MASK_DNN_500_XBS_LHC_B5_CMD_DRDY_O                         (70)
#define PERF_MASK_DNN_500_XBS_LHC_B5_SRDY_SHIFT_REG_IN                  (71)
#define PERF_MASK_DNN_500_XBS_LHC_B5_NEW_DATA                           (72)
#define PERF_MASK_DNN_500_XBS_LHC_B5_SKID_EN                            (73)
#define PERF_MASK_DNN_500_XBS_LHC_B6_EN_O                               (74)
#define PERF_MASK_DNN_500_XBS_LHC_B6_DATA_SRDY_O                        (75)
#define PERF_MASK_DNN_500_XBS_LHC_B6_CMD_DRDY_O                         (76)
#define PERF_MASK_DNN_500_XBS_LHC_B6_SRDY_SHIFT_REG_IN                  (77)
#define PERF_MASK_DNN_500_XBS_LHC_B6_NEW_DATA                           (78)
#define PERF_MASK_DNN_500_XBS_LHC_B6_SKID_EN                            (79)
#define PERF_MASK_DNN_500_XBS_LHC_B7_EN_O                               (80)
#define PERF_MASK_DNN_500_XBS_LHC_B7_DATA_SRDY_O                        (81)
#define PERF_MASK_DNN_500_XBS_LHC_B7_CMD_DRDY_O                         (82)
#define PERF_MASK_DNN_500_XBS_LHC_B7_SRDY_SHIFT_REG_IN                  (83)
#define PERF_MASK_DNN_500_XBS_LHC_B7_NEW_DATA                           (84)
#define PERF_MASK_DNN_500_XBS_LHC_B7_SKID_EN                            (85)
#define PERF_MASK_DNN_500_XBS_LHCR_PREV_DRDY                            (86)
#define PERF_MASK_DNN_500_XBS_LHCR_DATA_SRDY_O                          (87)
#define PERF_MASK_DNN_500_XBS_LHCR_CMD_DRDY_O                           (88)
#define PERF_MASK_DNN_500_XBS_LHCR_SRDY_Q                               (89)
#define PERF_MASK_DNN_500_XBS_LHCR_NEW_DATA                             (90)

#define PERF_MASK_DNN_500_LC_ALWAYS_ZERO                                (0)
#define PERF_MASK_DNN_500_LC_ALWAYS_ONE                                 (1)
#define PERF_MASK_DNN_500_LC_META_FIFO_IB_SRDY                          (2)
#define PERF_MASK_DNN_500_LC_META_FIFO_IB_DRDY                          (3)
#define PERF_MASK_DNN_500_LC_META_FIFO_IB_STALL                         (4)
#define PERF_MASK_DNN_500_LC_META_FIFO_IB_XFER                          (5)
#define PERF_MASK_DNN_500_LC_META_FIFO_FULL                             (6)
#define PERF_MASK_DNN_500_LC_META_FIFO_OB_STALL                         (7)
#define PERF_MASK_DNN_500_LC_META_FIFO_OB_XFER                          (8)
#define PERF_MASK_DNN_500_LC_REQ_FIFO_FULL                              (9)
#define PERF_MASK_DNN_500_LC_REQ_FIFO_OB_STALL                          (10)
#define PERF_MASK_DNN_500_LC_REQ_FIFO_OB_XFER                           (11)
#define PERF_MASK_DNN_500_LC_RSP_FIFO_FULL                              (12)
#define PERF_MASK_DNN_500_LC_RSP_FIFO_IB_STALL                          (13)
#define PERF_MASK_DNN_500_LC_RSP_FIFO_IB_XFER                           (14)
#define PERF_MASK_DNN_500_LC_RSP_FIFO_OB_STALL                          (15)
#define PERF_MASK_DNN_500_LC_RSP_FIFO_OB_XFER                           (16)
#define PERF_MASK_DNN_500_LC_LC_XBS_REQ_GATE_ON                         (17)
#define PERF_MASK_DNN_500_LC_LC_XBS_LD_CMD_0_STALL                      (18)
#define PERF_MASK_DNN_500_LC_LC_XBS_LD_CMD_0_XFER                       (19)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_STALL0                         (20)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_STALL1                         (21)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_STALL2                         (22)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_STALL3                         (23)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_XFER0                          (24)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_XFER1                          (25)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_XFER2                          (26)
#define PERF_MASK_DNN_500_LC_LC_MXB_ADDR_XFER3                          (27)
#define PERF_MASK_DNN_500_LC_NIM_CMD_FIFO_FULL                          (28)
#define PERF_MASK_DNN_500_LC_NIM_CMD_FIFO_OB_STALL                      (29)
#define PERF_MASK_DNN_500_LC_NIM_CMD_FIFO_OB_XFER                       (30)
#define PERF_MASK_DNN_500_LC_NP_CMD_FIFO_FULL                           (31)
#define PERF_MASK_DNN_500_LC_NP_CMD_FIFO_OB_STALL                       (32)
#define PERF_MASK_DNN_500_LC_NP_CMD_FIFO_OB_XFER                        (33)
#define PERF_MASK_DNN_500_LC_NIM_NP_SRDY0                               (34)
#define PERF_MASK_DNN_500_LC_NIM_NP_SRDY1                               (35)
#define PERF_MASK_DNN_500_LC_NP_NIM_DRDY0                               (36)
#define PERF_MASK_DNN_500_LC_NP_NIM_DRDY1                               (37)
#define PERF_MASK_DNN_500_LC_NIM_NP_STALL                               (38)
#define PERF_MASK_DNN_500_LC_NIM_NP_XFER                                (39)
#define PERF_MASK_DNN_500_LC_NIM_NP_STALL0                              (40)
#define PERF_MASK_DNN_500_LC_NIM_NP_STALL1                              (41)
#define PERF_MASK_DNN_500_LC_NIM_NP_XFER0                               (42)
#define PERF_MASK_DNN_500_LC_NIM_NP_XFER1                               (43)
#define PERF_MASK_DNN_500_LC_SC_LC_STALL                                (44)
#define PERF_MASK_DNN_500_LC_SC_LC_XFER                                 (45)
#define PERF_MASK_DNN_500_LC_LC_TP_QUIESCED                             (46)
#define PERF_MASK_DNN_500_LC_MD_UPDATE                                  (47)
#define PERF_MASK_DNN_500_LC_MD_MATCH                                   (48)
#define PERF_MASK_DNN_500_LC_MD_CLEAR                                   (49)
#define PERF_MASK_DNN_500_LC_MD_LAST_ADDR_VALID                         (50)
#define PERF_MASK_DNN_500_LC_MD_COPY_CMD_XFER                           (51)
#define PERF_MASK_DNN_500_LC_MD_WRENA_CMD_XFER                          (52)
#define PERF_MASK_DNN_500_LC_MD_WRITE_CMD_XFER                          (53)
#define PERF_MASK_DNN_500_LC_MD_RESET_CMD_XFER                          (54)
#define PERF_MASK_DNN_500_LC_LC_FIR_EVENTS_O                            (55)
#define PERF_MASK_DNN_500_LC_LC_TP_ERROR_O                              (56)
#define PERF_MASK_DNN_500_LC_NIM_PRE_VALID_Q0                           (57)
#define PERF_MASK_DNN_500_LC_NIM_PRE_VALID_Q1                           (58)
#define PERF_MASK_DNN_500_LC_NIM_OUT_VALID_Q0                           (59)
#define PERF_MASK_DNN_500_LC_NIM_OUT_VALID_Q1                           (60)
#define PERF_MASK_DNN_500_LC_NIM_LB_SW_RESET_Q0                         (61)
#define PERF_MASK_DNN_500_LC_NIM_LB_SW_RESET_Q1                         (62)
#define PERF_MASK_DNN_500_LC_NIM_SBREG_SW_RESET                         (63)
#define PERF_MASK_DNN_500_LC_NIM_LB_WRITE_ENABLE_Q0                     (64)
#define PERF_MASK_DNN_500_LC_NIM_LB_WRITE_ENABLE_Q1                     (65)
#define PERF_MASK_DNN_500_LC_NIM_SBREG_WRITE_ENABLE                     (66)
#define PERF_MASK_DNN_500_LC_NIM_RELEASE_M2M_DEP                        (67)
#define PERF_MASK_DNN_500_LC_NIM_UPDATE                                 (68)
#define PERF_MASK_DNN_500_LC_NIM_MATCH                                  (69)
#define PERF_MASK_DNN_500_LC_NIM_CLEAR                                  (70)
#define PERF_MASK_DNN_500_LC_NIM_DATA_FIFO_OB_XFER                      (71)
#define PERF_MASK_DNN_500_LC_NIM_DATA_FIFO_IB_XFER                      (72)
//#define PERF_MASK_DNN_500_LC_NIM_CMD_FIFO_OB_XFER                       (73) /* Duplicate? */
#define PERF_MASK_DNN_500_LC_NIM_CMD_FIFO_IB_XFER                       (74)
//#define PERF_MASK_DNN_500_LC_NIM_CMD_FIFO_FULL                          (75) /* Duplicate? */
#define PERF_MASK_DNN_500_LC_NIM_VDQ_COPY_CMD_TAKEN                     (76)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_WRITE_CMD_TAKEN                    (77)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_RESET_CMD_TAKEN                    (78)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_COPY_CMD_DONE                      (79)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_WRITE_CMD_DONE                     (80)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_RESET_CMD_DONE                     (81)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_INVALID_ADDRESSES_Q0               (82)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_INVALID_ADDRESSES_Q1               (83)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_INVALID_ADDRESSES_Q2               (84)
#define PERF_MASK_DNN_500_LC_NIM_VDQ_INVALID_ADDRESSES_Q3               (85)
#define PERF_MASK_DNN_500_LC_NP_NEURON_BUSY                             (86)
#define PERF_MASK_DNN_500_LC_NP_CMD_XFER                                (87)
#define PERF_MASK_DNN_500_LC_NP_SUM_CMD_XFER                            (88)
#define PERF_MASK_DNN_500_LC_NP_C2S_CMD_XFER                            (89)
#define PERF_MASK_DNN_500_LC_NP_RST_ACCUM_CMD_XFER                      (90)
#define PERF_MASK_DNN_500_LC_NP_WR_EN_COPIES_Q0                         (91)
#define PERF_MASK_DNN_500_LC_NP_WR_EN_COPIES_Q1                         (92)
#define PERF_MASK_DNN_500_LC_NP_NEURON_OPS_XFER                         (93)
#define PERF_MASK_DNN_500_LC_NP_NEURON_S0_XFER                          (94)
#define PERF_MASK_DNN_500_LC_NP_NEURON_S1_XFER                          (95)
#define PERF_MASK_DNN_500_LC_NP_NEURON_S2_XFER                          (96)
#define PERF_MASK_DNN_500_LC_NP_LC_SC_DATA_XFER                         (97)
#define PERF_MASK_DNN_500_LC_NP_ANY_ACCUM_OVUNFLOW_R                    (98)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q0                     (99)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q1                     (100)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q2                     (101)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q3                     (102)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q4                     (103)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q5                     (104)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q6                     (105)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q7                     (106)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q8                     (107)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q9                     (108)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q10                    (109)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q11                    (110)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q12                    (111)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q13                    (112)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q14                    (113)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q15                    (114)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q16                    (115)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q17                    (116)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q18                    (117)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q19                    (118)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q20                    (119)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q21                    (120)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q22                    (121)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q23                    (122)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q24                    (123)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q25                    (124)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q26                    (125)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q27                    (126)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q28                    (127)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q29                    (128)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q30                    (129)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q31                    (130)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q32                    (131)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q33                    (132)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q34                    (133)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q35                    (134)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q36                    (135)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q37                    (136)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q38                    (137)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q39                    (138)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q40                    (139)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q41                    (140)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q42                    (141)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q43                    (142)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q44                    (143)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q45                    (144)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q46                    (145)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q47                    (146)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q48                    (147)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q49                    (148)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q50                    (149)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q51                    (150)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q52                    (151)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q53                    (152)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q54                    (153)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q55                    (154)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q56                    (155)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q57                    (156)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q58                    (157)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q59                    (158)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q60                    (159)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q61                    (160)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q62                    (161)
#define PERF_MASK_DNN_500_LC_NP_ACCUM_OVUNFLOW_R_Q63                    (162)
#define PERF_MASK_DNN_500_LC_NP_NEURON_ENABLEMENT_COUNT_OVERFLOW        (163)

#define PERF_MASK_DNN_500_SC_ALWAYS_ZERO                        (0)
#define PERF_MASK_DNN_500_SC_ALWAYS_ONE                         (1)
#define PERF_MASK_DNN_500_SC_OC_META                            (2)
#define PERF_MASK_DNN_500_SC_XBS_CMD                            (3)
#define PERF_MASK_DNN_500_SC_XBS_DATA                           (4)
#define PERF_MASK_DNN_500_SC_XBS_WRCMP                          (5)
#define PERF_MASK_DNN_500_SC_DSA_DES                            (6)
#define PERF_MASK_DNN_500_SC_DSA_DATA                           (7)
#define PERF_MASK_DNN_500_SC_LC_DATA                            (8)
#define PERF_MASK_DNN_500_SC_DLC_DES                            (9)
#define PERF_MASK_DNN_500_SC_RLUT_ADDR                          (10)
#define PERF_MASK_DNN_500_SC_RLUT_DATA                          (11)
#define PERF_MASK_DNN_500_SC_FLUT_ADDR                          (12)
#define PERF_MASK_DNN_500_SC_FLUT_DATA                          (13)
#define PERF_MASK_DNN_500_SC_NEURON_OVF                         (14)
#define PERF_MASK_DNN_500_SC_SATMAX                             (15)
#define PERF_MASK_DNN_500_SC_SATMIN                             (16)
#define PERF_MASK_DNN_500_SC_AGFEN_LERP_BUSY                    (17)
#define PERF_MASK_DNN_500_SC_AGFEN_BUSY_O                       (18)
#define PERF_MASK_DNN_500_SC_AGFEN_AFGEN_OUT_XFER               (19)
#define PERF_MASK_DNN_500_SC_AGFEN_AFGEN_OUT_STALL              (20)
#define PERF_MASK_DNN_500_SC_AGFEN_OUT_FIFO_FULL                (21)
#define PERF_MASK_DNN_500_SC_AGFEN_LERP_OUT_XFER                (22)
#define PERF_MASK_DNN_500_SC_AGFEN_LERP_OUT_STALL               (23)
#define PERF_MASK_DNN_500_SC_AGFEN_LERP_IN_XFER                 (24)
#define PERF_MASK_DNN_500_SC_AGFEN_LERP_IN_STALL                (25)
#define PERF_MASK_DNN_500_SC_AGFEN_FLUT_DATA_XFER               (26)
#define PERF_MASK_DNN_500_SC_AGFEN_FLUT_DATA_STALL              (27)
#define PERF_MASK_DNN_500_SC_AGFEN_FLUT_ADDR_XFER               (28)
#define PERF_MASK_DNN_500_SC_AGFEN_FLUT_ADDR_STALL              (29)
#define PERF_MASK_DNN_500_SC_AGFEN_RLUT_DATA_XFER               (30)
#define PERF_MASK_DNN_500_SC_AGFEN_RLUT_DATA_STALL              (31)
#define PERF_MASK_DNN_500_SC_AGFEN_RLUT_ADDR_XFER               (32)
#define PERF_MASK_DNN_500_SC_AGFEN_RLUT_ADDR_STALL              (33)
#define PERF_MASK_DNN_500_SC_AGFEN_MID_FIFO_XFER                (34)
#define PERF_MASK_DNN_500_SC_AGFEN_MID_FIFO_STALL               (35)
#define PERF_MASK_DNN_500_SC_AGFEN_MID_FIFO_FULL                (36)
#define PERF_MASK_DNN_500_SC_AGFEN_IB_FIFO_XFER                 (37)
#define PERF_MASK_DNN_500_SC_AGFEN_IB_FIFO_STALL                (38)
#define PERF_MASK_DNN_500_SC_AGFEN_IN_FIFO_FULL                 (39)

#define PERF_MASK_DNN_500_TOP_ALWAYS_ZERO                       (0)
#define PERF_MASK_DNN_500_TOP_ALWAYS_ONE                        (1)
#define PERF_MASK_DNN_500_TOP_DLC_OC_STALL                      (2)
#define PERF_MASK_DNN_500_TOP_OC_SC_STALL                       (3)
#define PERF_MASK_DNN_500_TOP_OC_LC_STALL                       (4)
#define PERF_MASK_DNN_500_TOP_LC_SC_STALL                       (5)
#define PERF_MASK_DNN_500_TOP_LC_MXB_0_ADDR_STALL               (6)
#define PERF_MASK_DNN_500_TOP_LC_MXB_1_ADDR_STALL               (7)
#define PERF_MASK_DNN_500_TOP_LC_MXB_2_ADDR_STALL               (8)
#define PERF_MASK_DNN_500_TOP_LC_MXB_3_ADDR_STALL               (9)
#define PERF_MASK_DNN_500_TOP_MXB_LC_0_DATA_STALL               (10)
#define PERF_MASK_DNN_500_TOP_MXB_LC_1_DATA_STALL               (11)
#define PERF_MASK_DNN_500_TOP_MXB_LC_2_DATA_STALL               (12)
#define PERF_MASK_DNN_500_TOP_MXB_LC_3_DATA_STALL               (13)
#define PERF_MASK_DNN_500_TOP_SC_MBX_RLUT_ADDR_STALL            (14)
#define PERF_MASK_DNN_500_TOP_MBX_SC_RLUT_STALL                 (15)
#define PERF_MASK_DNN_500_TOP_SC_MBX_FLUT_ADDR_STALL            (16)
#define PERF_MASK_DNN_500_TOP_MBX_SC_FLUT_DATA_STALL            (17)
#define PERF_MASK_DNN_500_TOP_LC_XBS_CMD_STALL                  (18)
#define PERF_MASK_DNN_500_TOP_XBS_LC_DATA0_STALL                (19)
#define PERF_MASK_DNN_500_TOP_SC_XBS_CMD_STALL                  (20)
#define PERF_MASK_DNN_500_TOP_SC_XBS_DATA_STALL                 (21)

//-------------------------------------------------------------------------
// IMP Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_IMP_TOP_EVENT                               (0)
#define PERF_SELECT_IMP_MDMA_EVENT                              (1)

#define PERF_MASK_IMP_TOP_ALWAYS_ZERO                           (0)
#define PERF_MASK_IMP_TOP_ALWAYS_ONE                            (1)
#define PERF_MASK_IMP_TOP_DSI_VSYNC_RECEIVED                    (2)
#define PERF_MASK_IMP_TOP_DSI_HSYNC_RECEIVED                    (3)
#define PERF_MASK_IMP_TOP_DSI_RGB_RECEIVED                      (4)
#define PERF_MASK_IMP_TOP_METADATA_COMPLETE                     (5)
#define PERF_MASK_IMP_TOP_DSI_VSYNC_ERROR                       (6)
#define PERF_MASK_IMP_TOP_DSI_HSYNC_ERROR                       (7)
#define PERF_MASK_IMP_TOP_METADATA_INVALID                      (8)
#define PERF_MASK_IMP_TOP_DSIRX_1BIT_ECC_ERROR                  (9)
#define PERF_MASK_IMP_TOP_DSIRX_2BIT_ECC_ERROR                  (10)
#define PERF_MASK_IMP_TOP_DSIRX_CRC_ERROR                       (11)
#define PERF_MASK_IMP_TOP_PIXEL_PROCESSED                       (12)
#define PERF_MASK_IMP_TOP_RUNWAY_VALID_DEPTH_RW0                (13)
#define PERF_MASK_IMP_TOP_RUNWAY_VALID_DEPTH_RW1                (14)
#define PERF_MASK_IMP_TOP_RUNWAY_VALID_COLOR_RW0                (15)
#define PERF_MASK_IMP_TOP_RUNWAY_VALID_COLOR_RW1                (16)
#define PERF_MASK_IMP_TOP_RUNWAY_SOF_DEPTH_RW0                  (17)
#define PERF_MASK_IMP_TOP_RUNWAY_SOF_DEPTH_RW1                  (18)
#define PERF_MASK_IMP_TOP_RUNWAY_SOF_COLOR_RW0                  (19)
#define PERF_MASK_IMP_TOP_RUNWAY_SOF_COLOR_RW1                  (20)
#define PERF_MASK_IMP_TOP_RUNWAY_EOL_DEPTH_RW0                  (21)
#define PERF_MASK_IMP_TOP_RUNWAY_EOL_DEPTH_RW1                  (22)
#define PERF_MASK_IMP_TOP_RUNWAY_EOL_COLOR_RW0                  (23)
#define PERF_MASK_IMP_TOP_RUNWAY_EOL_COLOR_RW1                  (24)
#define PERF_MASK_IMP_TOP_TPG_ACTIVE_CYCLE                      (25)
#define PERF_MASK_IMP_TOP_TPG_HSYNC_SENT                        (26)
#define PERF_MASK_IMP_TOP_TPG_VSYNC_SENT                        (27)
#define PERF_MASK_IMP_TOP_TPG_PIXEL_SENT                        (28)
#define PERF_MASK_IMP_TOP_LAYER0_DEPTH_LINES                    (29)
#define PERF_MASK_IMP_TOP_LAYER1_DEPTH_LINES                    (30)
#define PERF_MASK_IMP_TOP_LAYER1_ALPHA_TILES                    (31)
#define PERF_MASK_IMP_TOP_LAYER0_COLOR_TILES                    (32)
#define PERF_MASK_IMP_TOP_LAYER1_COLOR_TILES                    (33)
#define PERF_MASK_IMP_TOP_SDMA_CNTR0                            (34)
#define PERF_MASK_IMP_TOP_SDMA_CNTR1                            (35)
#define PERF_MASK_IMP_TOP_SDMA_CNTR2                            (36)
#define PERF_MASK_IMP_TOP_SDMA_CNTR3                            (37)    // 38-42 ARE RESERVED
#define PERF_MASK_IMP_TOP_GM_CSR_READ_ERROR                     (43)
#define PERF_MASK_IMP_TOP_GM_CSR_WRITE_ERROR                    (44)
#define PERF_MASK_IMP_TOP_HI_RED_BIN_OVERFLOW                   (45)
#define PERF_MASK_IMP_TOP_HI_GRN_BIN_OVERFLOW                   (46)
#define PERF_MASK_IMP_TOP_HI_BLUE_BIN_OVERFLOW                  (47)
#define PERF_MASK_IMP_TOP_CSR_WRITTEN_WHILE_ACTIVE0             (48)
#define PERF_MASK_IMP_TOP_CSR_WRITTEN_WHILE_ACTIVE1             (49)
#define PERF_MASK_IMP_TOP_VSYNC_TIMEOUT_ERROR                   (50)
#define PERF_MASK_IMP_TOP_HSYNC_TIMEOUT_ERROR                   (51)
#define PERF_MASK_IMP_TOP_DSIRX_ECC_ERROR                       (52)

#define PERF_MASK_IMP_MDMA_ALWAYS_ZERO                   (0)
#define PERF_MASK_IMP_MDMA_ALWAYS_ONE                    (1)
#define PERF_MASK_IMP_MDMA_DBUF_OVER_PERF_THR            (2)
#define PERF_MASK_IMP_MDMA_DBUF_OVER_ERR_THR             (3)
#define PERF_MASK_IMP_MDMA_MDMA_INT_ACK_O                (4)
#define PERF_MASK_IMP_MDMA_INT_ACK_I                     (5)
#define PERF_MASK_IMP_MDMA_CFA0_VALID_I                  (6)
#define PERF_MASK_IMP_MDMA_CFA0_EOL_I                    (7)
#define PERF_MASK_IMP_MDMA_CFA0_EOF_I                    (8)
#define PERF_MASK_IMP_MDMA_CFA0_SOF_I                    (9)
#define PERF_MASK_IMP_MDMA_CFA1_VALID_I                  (10)
#define PERF_MASK_IMP_MDMA_CFA1_EOL_I                    (11)
#define PERF_MASK_IMP_MDMA_CFA1_EOF_I                    (12)
#define PERF_MASK_IMP_MDMA_CFA1_SOF_I                    (13)
#define PERF_MASK_IMP_MDMA_CFA2_VALID_I                  (14)
#define PERF_MASK_IMP_MDMA_CFA2_EOL_I                    (15)
#define PERF_MASK_IMP_MDMA_CFA2_EOF_I                    (16)
#define PERF_MASK_IMP_MDMA_CFA2_SOF_I                    (17)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I0                 (18)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I1                 (19)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I2                 (20)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I3                 (21)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I4                 (22)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I5                 (23)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I6                 (24)
#define PERF_MASK_IMP_MDMA_DATA_VALID_I7                 (25)
#define PERF_MASK_IMP_MDMA_DATA_EOL_I                    (26)
#define PERF_MASK_IMP_MDMA_DATA_EOF_I                    (27)
#define PERF_MASK_IMP_MDMA_DATA_SOF_I                    (28)
#define PERF_MASK_IMP_MDMA_MDMA_SCMDACCEPT_I             (29)
#define PERF_MASK_IMP_MDMA_MDMA_SDATAACCEPT_I            (30)
#define PERF_MASK_IMP_MDMA_MDMA_SRESP_I                  (31)
#define PERF_MASK_IMP_MDMA_MSR_ERR_COMPARE_FAIL_O        (32)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS1               (33)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS2               (34)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS3               (35)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS4               (36)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS5               (37)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS6               (38)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS7               (39)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS8               (40)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS9               (41)
#define PERF_MASK_IMP_MDMA_MSR_PRF_EVENTS10              (42)
//#define PERF_MASK_IMP_MDMA_RSVD                        (43)
//#define PERF_MASK_IMP_MDMA_RSVD                        (44)
//#define PERF_MASK_IMP_MDMA_RSVD                        (45)
//#define PERF_MASK_IMP_MDMA_RSVD                        (46)
//#define PERF_MASK_IMP_MDMA_RSVD                        (47)
//#define PERF_MASK_IMP_MDMA_RSVD                        (48)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT0           (49)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT1           (50)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT2           (51)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT3           (52)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT4           (53)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT5           (54)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT6           (55)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT7           (56)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT8           (57)
#define PERF_MASK_IMP_MDMA_PRF_INT_PERF_EVENT9           (58)

//-------------------------------------------------------------------------
// LSR SLOW Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_LSR_SLOW_EVENT                       (0)

#define PERF_MASK_LSR_SLOW_ALWAYS_ZERO                   (0)
#define PERF_MASK_LSR_SLOW_ALWAYS_ONE                    (1)
#define PERF_MASK_LSR_SLOW_TF_256B_BURST                 (2)
#define PERF_MASK_LSR_SLOW_TF_512B_BURST                 (3)
#define PERF_MASK_LSR_SLOW_TF_LAYER0_CG0                 (4)
#define PERF_MASK_LSR_SLOW_TF_LAYER0_CG1                 (5)
#define PERF_MASK_LSR_SLOW_TF_LAYER0_CG2                 (6)
#define PERF_MASK_LSR_SLOW_TF_LAYER1_CG0                 (7)
#define PERF_MASK_LSR_SLOW_TF_LAYER1_CG1                 (8)
#define PERF_MASK_LSR_SLOW_TF_LAYER1_CG2                 (9)
#define PERF_MASK_LSR_SLOW_TF_LAYER0                     (10)
#define PERF_MASK_LSR_SLOW_TF_LAYER1                     (11)
#define PERF_MASK_LSR_SLOW_TF_ANY_TILE                   (12)
#define PERF_MASK_LSR_SLOW_TF_ALPHA_TILE                 (13)
#define PERF_MASK_LSR_SLOW_TF_DEPTH_LAYER0               (14)
#define PERF_MASK_LSR_SLOW_TF_DEPTH_LAYER1               (15)
#define PERF_MASK_LSR_SLOW_TF_PIXEL_LAYER0_REQ           (16)
#define PERF_MASK_LSR_SLOW_TF_PIXEL_LAYER1_REQ           (17)
#define PERF_MASK_LSR_SLOW_TF_ALPHA_REQ                  (18)
#define PERF_MASK_LSR_SLOW_TF_FABRIC_RESP_THROTTLED      (19)
#define PERF_MASK_LSR_SLOW_TF_PIXEL_UNDERFLOW            (20)
#define PERF_MASK_LSR_SLOW_TF_ALPHA_UNDERFLOW            (21)
#define PERF_MASK_LSR_SLOW_TF_NEW_OP_SUPERFRAME          (22)
#define PERF_MASK_LSR_SLOW_L3A_2TILE_READ                (23)
#define PERF_MASK_LSR_SLOW_L3A_WRITE_BEAT                (24)
#define PERF_MASK_LSR_SLOW_L3A_READ_BEAT                 (25)
#define PERF_MASK_LSR_SLOW_L3A_TILE_UFOF_SET             (26)
#define PERF_MASK_LSR_SLOW_L3A_2WRITES_ASYNC_FIFO        (27)
#define PERF_MASK_LSR_SLOW_L3A_1WRITE_ASYNC_FIFO         (28)
#define PERF_MASK_LSR_SLOW_L3A_RS_STALL                  (29)
#define PERF_MASK_LSR_SLOW_L3A_ANY_TABLE_ENTRY_VALID     (30)
#define PERF_MASK_LSR_SLOW_L3C_2TILE_READ                (31)
#define PERF_MASK_LSR_SLOW_L3C_WRITE_BEAT                (32)
#define PERF_MASK_LSR_SLOW_L3C_READ_BEAT                 (33)
#define PERF_MASK_LSR_SLOW_L3C_TILE_UFOF_SET             (34)
#define PERF_MASK_LSR_SLOW_L3C_2WRITES_ASYNC_FIFO        (35)
#define PERF_MASK_LSR_SLOW_L3C_1WRITE_ASYNC_FIFO         (36)
#define PERF_MASK_LSR_SLOW_L3C_RS_STALL                  (37)
#define PERF_MASK_LSR_SLOW_L3C_ANY_TABLE_ENTRY_VALID     (38)

//-------------------------------------------------------------------------
// LSR FAST Performance Events
//-------------------------------------------------------------------------

#define PERF_SELECT_LSR_FAST_L3C_EVENT                        (0)
#define PERF_SELECT_LSR_FAST_L3A_EVENT                        (1)
#define PERF_SELECT_LSR_FAST_OP_EVENT                         (2)
#define PERF_SELECT_LSR_FAST_TC_EVENT                         (3)
#define PERF_SELECT_LSR_FAST_PP0_EVENT                        (4)
#define PERF_SELECT_LSR_FAST_PP1_EVENT                        (5)
#define PERF_SELECT_LSR_FAST_PP2_EVENT                        (6)
#define PERF_SELECT_LSR_FAST_CG0_TOP_EVENT                    (7)
#define PERF_SELECT_LSR_FAST_CG1_TOP_EVENT                    (8)
#define PERF_SELECT_LSR_FAST_CG2_TOP_EVENT                    (9)
#define PERF_SELECT_LSR_FAST_CG0_SLB0_PSC_EVENT               (10)
#define PERF_SELECT_LSR_FAST_CG1_SLB0_PSC_EVENT               (11)
#define PERF_SELECT_LSR_FAST_CG2_SLB0_PSC_EVENT               (12)
#define PERF_SELECT_LSR_FAST_CG0_SLB1_PSC_EVENT               (13)
#define PERF_SELECT_LSR_FAST_CG1_SLB1_PSC_EVENT               (14)
#define PERF_SELECT_LSR_FAST_CG2_SLB1_PSC_EVENT               (15)
#define PERF_SELECT_LSR_FAST_CG0_SLB1_PSA_EVENT               (16)
#define PERF_SELECT_LSR_FAST_CG1_SLB1_PSA_EVENT               (17)
#define PERF_SELECT_LSR_FAST_CG2_SLB1_PSA_EVENT               (18)

#define PERF_MASK_LSR_FAST_L3_ALWAYS_ZERO                     (0)
#define PERF_MASK_LSR_FAST_L3_ALWAYS_ONE                      (1)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG0_FLUSH           (2)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG0_STALL           (3)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG0_NOT_FLUSHED     (4)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG0_HIT             (5)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG0_MISS            (6)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG0_TILE_MISS       (7)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG0_MISS_GATHERED   (8)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG1_FLUSH           (9)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG1_STALL           (10)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG1_NOT_FLUSHED     (11)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG1_HIT             (12)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG1_MISS            (13)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG1_TILE_MISS       (14)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG1_MISS_GATHERED   (15)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG2_FLUSH           (16)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG2_STALL           (17)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG2_NOT_FLUSHED     (18)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG2_HIT             (19)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB0_CG2_MISS            (20)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG2_TILE_MISS       (21)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB0_CG2_MISS_GATHERED   (22)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG0_FLUSH           (23)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG0_STALL           (24)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG0_NOT_FLUSHED     (25)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG0_HIT             (26)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG0_MISS            (27)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG0_TILE_MISS       (28)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG0_MISS_GATHERED   (29)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG1_FLUSH           (30)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG1_STALL           (31)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG1_NOT_FLUSHED     (32)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG1_HIT             (33)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG1_MISS            (34)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG1_TILE_MISS       (35)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG1_MISS_GATHERED   (36)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG2_FLUSH           (37)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG2_STALL           (38)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG2_NOT_FLUSHED     (39)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG2_HIT             (40)
#define PERF_MASK_LSR_FAST_L3_L3TOPT_SLB1_CG2_MISS            (41)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG2_TILE_MISS       (42)
#define PERF_MASK_LSR_FAST_L3_PTTOL3_SLB1_CG2_MISS_GATHERED   (43)
#define PERF_MASK_LSR_FAST_L3_DECODER_RESEND                  (44)
#define PERF_MASK_LSR_FAST_L3_DECODER_DECODE                  (45)
#define PERF_MASK_LSR_FAST_L3_2TILE_DECODE                    (46)
#define PERF_MASK_LSR_FAST_L3_DECODE_RESEND_STALL             (47)
#define PERF_MASK_LSR_FAST_L3_WATERMARK                       (48)

#define PERF_MASK_LSR_FAST_OP_ALWAYS_ZERO                     (0)
#define PERF_MASK_LSR_FAST_OP_ALWAYS_ONE                      (1)
#define PERF_MASK_LSR_FAST_OP_VSYNC_TIMEOUT                   (2)
#define PERF_MASK_LSR_FAST_OP_HSYNC_ACTIVE                    (3)
#define PERF_MASK_LSR_FAST_OP_VSYNC_ACTIVE                    (4)
#define PERF_MASK_LSR_FAST_OP_HALT                            (5)
#define PERF_MASK_LSR_FAST_OP_DATA_VALID                      (6)
#define PERF_MASK_LSR_FAST_OP_HSA_ONE_SHOT                    (7)
#define PERF_MASK_LSR_FAST_OP_VSA_ONE_SHOT                    (8)
#define PERF_MASK_LSR_FAST_OP_MSR_EOF                         (9)
#define PERF_MASK_LSR_FAST_OP_MSR_COMPARE_ERR                 (10)

#define PERF_MASK_LSR_FAST_TC_ALWAYS_ZERO                     (0)
#define PERF_MASK_LSR_FAST_TC_ALWAYS_ONE                      (1)
#define PERF_MASK_LSR_FAST_TC_METALATE_ERR                    (2)
#define PERF_MASK_LSR_FAST_TC_MULTIFRAME_ERR                  (3)
#define PERF_MASK_LSR_FAST_TC_MULTIDEPTH_ERR                  (4)
#define PERF_MASK_LSR_FAST_TC_PP0_ENABLED                     (5)
#define PERF_MASK_LSR_FAST_TC_PP1_ENABLED                     (6)
#define PERF_MASK_LSR_FAST_TC_PP2_ENABLED                     (7)
#define PERF_MASK_LSR_FAST_TC_NEW_OUT_FRAME                   (8)
#define PERF_MASK_LSR_FAST_TC_OUTPUT_FRAME_SYNC               (9)
#define PERF_MASK_LSR_FAST_TC_DEPTH_SYNC_L0                   (10)
#define PERF_MASK_LSR_FAST_TC_DEPTH_SYNC_L1                   (11)

#define PERF_MASK_LSR_FAST_PP_ALWAYS_ZERO                     (0)
#define PERF_MASK_LSR_FAST_PP_ALWAYS_ONE                      (1)
#define PERF_MASK_LSR_FAST_PP_LAYER1_COLOR_WRITE              (2)
#define PERF_MASK_LSR_FAST_PP_LAYER1_COLOR_READ               (3)
#define PERF_MASK_LSR_FAST_PP_LAYER1_COLOR_UNDERFULL          (4)
#define PERF_MASK_LSR_FAST_PP_LAYER1_COLOR_FULL               (5)
#define PERF_MASK_LSR_FAST_PP_LAYER1_COLOR_EMPTY              (6)
#define PERF_MASK_LSR_FAST_PP_LAYER1_COLOR_WATERMARK          (7)
#define PERF_MASK_LSR_FAST_PP_LAYER1_ALPHA_WRITE              (8)
#define PERF_MASK_LSR_FAST_PP_LAYER1_ALPHA_READ               (9)
#define PERF_MASK_LSR_FAST_PP_LAYER1_ALPHA_UNDERFULL          (10)
#define PERF_MASK_LSR_FAST_PP_LAYER1_ALPHA_FULL               (11)
#define PERF_MASK_LSR_FAST_PP_LAYER1_ALPHA_EMPTY              (12)
#define PERF_MASK_LSR_FAST_PP_LAYER1_ALPHA_WATERMARK          (13)
#define PERF_MASK_LSR_FAST_PP_LAYER0_COLOR_WRITE              (14)
#define PERF_MASK_LSR_FAST_PP_LAYER0_COLOR_READ               (15)
#define PERF_MASK_LSR_FAST_PP_LAYER0_COLOR_UNDERFULL          (16)
#define PERF_MASK_LSR_FAST_PP_LAYER0_COLOR_FULL               (17)
#define PERF_MASK_LSR_FAST_PP_LAYER0_COLOR_EMPTY              (18)
#define PERF_MASK_LSR_FAST_PP_LAYER0_COLOR_WATERMARK          (19)
#define PERF_MASK_LSR_FAST_PP_POP_READ_FIFOS                  (20)
#define PERF_MASK_LSR_FAST_PP_POP_READ_FIFOS_S1_Q             (21)
#define PERF_MASK_LSR_FAST_PP_NEW_FRAME_SIGNAL                (22)
#define PERF_MASK_LSR_FAST_PP_PIXEL_VALID_S1                  (23)
#define PERF_MASK_LSR_FAST_PP_PIXEL_VALID_S2                  (24)
#define PERF_MASK_LSR_FAST_PP_PIXEL_VALID_S3                  (25)
#define PERF_MASK_LSR_FAST_PP_PIXEL_VALID_S4                  (26)
#define PERF_MASK_LSR_FAST_PP_PIXEL_VALID_S5                  (27)
#define PERF_MASK_LSR_FAST_PP_PIXEL_VALID_S6                  (28)
#define PERF_MASK_LSR_FAST_PP_OUTPUT_FIFO_READ                (29)
#define PERF_MASK_LSR_FAST_PP_OUTPUT_FIFO_UNDERFULL           (30)
#define PERF_MASK_LSR_FAST_PP_OUTPUT_FIFO_FULL                (31)
#define PERF_MASK_LSR_FAST_PP_OUTPUT_FIFO_EMPTY               (32)
#define PERF_MASK_LSR_FAST_PP_OUTPUT_FIFO_WATERMARK           (33)
#define PERF_MASK_LSR_FAST_PP_CSR_UPDATE_PM_SRAM0             (34)
#define PERF_MASK_LSR_FAST_PP_CSR_UPDATE_PM_SRAM1             (35)
#define PERF_MASK_LSR_FAST_PP_IP_PM_SRAM0_ACCESS              (36)
#define PERF_MASK_LSR_FAST_PP_IP_PM_SRAM1_ACCESS              (37)
#define PERF_MASK_LSR_FAST_PP_CSR_UPDATE_VC_SRAM0             (38)
#define PERF_MASK_LSR_FAST_PP_IP_VC_SRAM0_ACCESS              (39)
#define PERF_MASK_LSR_FAST_PP_HO_BIN_OVERFLOW                 (42)
#define PERF_MASK_LSR_FAST_PP_A_PIXEL_CLAMP                   (43)
#define PERF_MASK_LSR_FAST_PP_B_PIXEL_CLAMP                   (44)
#define PERF_MASK_LSR_FAST_PP_LUT0_ACCESS                     (45)
#define PERF_MASK_LSR_FAST_PP_LUT1_ACCESS                     (46)
#define PERF_MASK_LSR_FAST_PP_LUT2_ACCESS                     (47)
#define PERF_MASK_LSR_FAST_PP_LUT3_ACCESS                     (48)
#define PERF_MASK_LSR_FAST_PP_CAPPED_OUTPUT                   (49)
#define PERF_MASK_LSR_FAST_PP_MATRIX0_ACCESS                  (50)
#define PERF_MASK_LSR_FAST_PP_MATRIX1_ACCESS                  (51)
#define PERF_MASK_LSR_FAST_PP_MATRIX2_ACCESS                  (52)
#define PERF_MASK_LSR_FAST_PP_ILLEGAL_ST_MATRIX               (53)
#define PERF_MASK_LSR_FAST_PP_LFSR_RESET                      (54)
#define PERF_MASK_LSR_FAST_PP_MASKED_PIXEL_B                  (55)
#define PERF_MASK_LSR_FAST_PP_MASKED_PIXEL_A                  (56)
#define PERF_MASK_LSR_FAST_PP_PERF_TAGB                       (57)
#define PERF_MASK_LSR_FAST_PP_PERF_TAGA                       (58)
#define PERF_MASK_LSR_FAST_PP_PREADY                          (59)
#define PERF_MASK_LSR_FAST_PP_MISR_COMPARE_FAIL               (60)
#define PERF_MASK_LSR_FAST_PP_HCPM_VALID                      (61)
#define PERF_MASK_LSR_FAST_PP_PMVC_VALID                      (62)
#define PERF_MASK_LSR_FAST_PP_VCBC_VALID                      (63)
#define PERF_MASK_LSR_FAST_PP_BCRG_VALID                      (64)
#define PERF_MASK_LSR_FAST_PP_RGDI_VALID                      (65)
#define PERF_MASK_LSR_FAST_PP_DIMPP_VALID                     (66)
#define PERF_MASK_LSR_FAST_PP_MPPOP_VALID                     (67)
#define PERF_MASK_LSR_FAST_PP_LAST_PIXEL_SIGNAL               (68)

#define PERF_MASK_LSR_FAST_CG_TOP_ALWAYS_ZERO                 (0)
#define PERF_MASK_LSR_FAST_CG_TOP_ALWAYS_ONE                  (1)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L3PF_STALL          (2)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L2PF_STALL          (3)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_PXSMPLR_STALL       (4)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_MINITC_STALL        (5)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L3C_MISS            (6)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L3C_MISS_OR_HIT     (7)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L3A_MISS            (8)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L3A_MISS_OR_HIT     (9)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L2C_PF_STALL        (10)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L2A_PF_STALL        (11)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L2I_PF_STALL        (12)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L2_VERTEX_VLD       (13)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L3_VERTEX_VLD       (14)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PC_DIV_ISSATURATEDNEG  (15)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PC_DIV_ISSATURATEDPOS  (16)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PC_PCM_CTRL_WRITTEN    (17)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PC_PCM_UPDT_WH_ACTIVE  (18)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PC_NO_PCMID_MATCH      (19)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PC_USED_PCMBUF0        (20)
//#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_RESERVED0            (21)
//#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_RESERVED1            (22)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L3PF_STALL          (23)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L2PF_STALL          (24)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_PXSMPLR_STALL       (25)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_MINITC_STALL        (26)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L3C_MISS            (27)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L3C_MISS_OR_HIT     (28)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L3A_MISS            (29)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L3A_MISS_OR_HIT     (30)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L2C_PF_STALL        (31)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L2A_PF_STALL        (32)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L2I_PF_STALL        (33)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L2_VERTEX_VLD       (34)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L3_VERTEX_VLD       (35)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PC_DIV_ISSATURATEDNEG  (36)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PC_DIV_ISSATURATEDPOS  (37)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PC_PCM_CTRL_WRITTEN    (38)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PC_PCM_UPDT_WH_ACTIVE  (39)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PC_NO_PCMID_MATCH      (40)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PC_USED_PCMBUF0        (41)
//#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_RESERVED0            (42)
//#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_RESERVED1            (43)
#define PERF_MASK_LSR_FAST_CG_TOP_OC_CSR_EN_START             (44)
#define PERF_MASK_LSR_FAST_CG_TOP_OC_IP_EN_Q                  (45)
//#define PERF_MASK_LSR_FAST_CG_TOP_OC_RESERVED0              (46)
//#define PERF_MASK_LSR_FAST_CG_TOP_OC_RESERVED1              (47)
#define PERF_MASK_LSR_FAST_CG_TOP_TC_FSM_STALL                (48)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L3_SWATH_DONE       (49)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_L2_SWATH_DONE       (50)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB0_PT_SMPLR_SWATH_DONE    (51)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L3_SWATH_DONE       (52)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_L2_SWATH_DONE       (53)
#define PERF_MASK_LSR_FAST_CG_TOP_SLB1_PT_SMPLR_SWATH_DONE    (54)

/* Common defines for PSC/PSA */
#define PERF_MASK_LSR_FAST_CG_PS_ALWAYS_ZERO                  (0)
#define PERF_MASK_LSR_FAST_CG_PS_ALWAYS_ONE                   (1)
#define PERF_MASK_LSR_FAST_CG_PS_PT_L2_CHECK                  (2)
#define PERF_MASK_LSR_FAST_CG_PS_PT_L2_MISS                   (3)
#define PERF_MASK_LSR_FAST_CG_PS_PT_L2_HIT                    (4)
#define PERF_MASK_LSR_FAST_CG_PS_PT_SLB_ISSUE_STALL           (5)
#define PERF_MASK_LSR_FAST_CG_PS_PT_SLAB_L2_CHECK_STALL       (6)
#define PERF_MASK_LSR_FAST_CG_PS_PT_SLAB_L2_CHECK_FLUSH       (7)
#define PERF_MASK_LSR_FAST_CG_PS_PT_FLUSH_TMQ_FULL            (8)
#define PERF_MASK_LSR_FAST_CG_PS_PT_FLUSH_DIR_INVALIDATE      (9)
#define PERF_MASK_LSR_FAST_CG_PS_PT_FLUSH_LRU_HIT_IN_TMQ      (10)
#define PERF_MASK_LSR_FAST_CG_PS_L2_MISS                      (11)
#define PERF_MASK_LSR_FAST_CG_PS_L2_HIT_WITH_OVERFLOW_SET     (12)
#define PERF_MASK_LSR_FAST_CG_PS_L2_HIT_WITH_UNDERFLOW_SET    (13)
#define PERF_MASK_LSR_FAST_CG_PS_L3_REQUESTS                  (14)
#define PERF_MASK_LSR_FAST_CG_PS_L3_RESPS                     (15)
#define PERF_MASK_LSR_FAST_CG_PS_L3_RESP_DATA_VALID           (16)
#define PERF_MASK_LSR_FAST_CG_PS_L3_RESP_COLLISION            (17)
#define PERF_MASK_LSR_FAST_CG_PS_L3_RESP_OVERFLOW             (18)
#define PERF_MASK_LSR_FAST_CG_PS_L3_RESP_UNDERFLOW            (19)
#define PERF_MASK_LSR_FAST_CG_PS_PRF_OVER_UNDER               (20)
#define PERF_MASK_LSR_FAST_CG_PS_PRF_CVALID                   (21)
#define PERF_MASK_LSR_FAST_CG_PS_PRF_MIN_MAX_U_V              (22)
#define PERF_MASK_LSR_FAST_CG_PS_S2_VLD_Q                     (23)
#define PERF_MASK_LSR_FAST_CG_PS_S9_BTAG_Q_B0                 (24)
#define PERF_MASK_LSR_FAST_CG_PS_S9_ATAG_Q_B0                 (25)
#define PERF_MASK_LSR_FAST_CG_PS_S9_BTAG_Q_B1                 (26)
#define PERF_MASK_LSR_FAST_CG_PS_S9_ATAG_Q_B1                 (27)
#define PERF_MASK_LSR_FAST_CG_PS_S9_BTAG_Q_B3                 (28)
#define PERF_MASK_LSR_FAST_CG_PS_S9_ATAG_Q_B3                 (29)
#define PERF_MASK_LSR_FAST_CG_PS_S9_BTAG_Q_B2                 (30)
#define PERF_MASK_LSR_FAST_CG_PS_S9_ATAG_Q_B2                 (31)
#define PERF_MASK_LSR_FAST_CG_PS_S5B_B_VLD                    (32)
#define PERF_MASK_LSR_FAST_CG_PS_S5B_B1357_VLD                (33)
#define PERF_MASK_LSR_FAST_CG_PS_S5B_B0246_VLD                (34)
#define PERF_MASK_LSR_FAST_CG_PS_S5B_B0145_VLD                (35)
#define PERF_MASK_LSR_FAST_CG_PS_S5B_B2367_VLD                (36)
#define PERF_MASK_LSR_FAST_CG_PS_S5B_B0123_VLD                (37)
#define PERF_MASK_LSR_FAST_CG_PS_S5B_B4567_VLD                (38)
#define PERF_MASK_LSR_FAST_CG_PS_S2_B_LBUF_QOVER_V            (39)
#define PERF_MASK_LSR_FAST_CG_PS_DEGAM_SLVERR                 (40)
#define PERF_MASK_LSR_FAST_CG_PS_DEGAM_INIT_ERR               (41)
#define PERF_MASK_LSR_FAST_CG_PS_BSATURATEPOS_Q               (42)
#define PERF_MASK_LSR_FAST_CG_PS_ASATURATEPOS_Q               (43)
#define PERF_MASK_LSR_FAST_CG_PS_BNEGATIVE_Q                  (44)
#define PERF_MASK_LSR_FAST_CG_PS_ANEGATIVE_Q                  (45)
#define PERF_MASK_LSR_FAST_CG_PS_IP_MEM_EN_B_Q                (46)
#define PERF_MASK_LSR_FAST_CG_PS_IP_MEM_EN_A_Q                (47)
#define PERF_MASK_LSR_FAST_CG_PS_MASKEDPIXELB                 (48)
#define PERF_MASK_LSR_FAST_CG_PS_MASKEDPIXELA                 (49)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGB_B0                 (50)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGB_B1                 (51)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGB_B2                 (52)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGB_B3                 (53)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGB_B4                 (54)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGA_B0                 (55)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGA_B1                 (56)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGA_B2                 (57)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGA_B3                 (58)
#define PERF_MASK_LSR_FAST_CG_PS_PERF_TAGA_B4                 (59)

//-------------------------------------------------------------------------
// MCU Performance Events
//-------------------------------------------------------------------------
#define PERF_SELECT_MCU_MCP_EVENT                          (0)
#define PERF_SELECT_MCU_SCH_EVENT                          (1)
#define PERF_SELECT_MCU_PMG_EVENT                          (2)
#define PERF_SELECT_MCU_DDC_EVENT                          (3)

#define PERF_MASK_MCU_MCP_ALWAYS_ZERO                      (0)
#define PERF_MASK_MCU_MCP_ALWAYS_ONE                       (1)
#define PERF_MASK_MCU_MCP_ALWAYS(V)                        (PERF_MASK_MCU_MCP_ALWAYS_ZERO+V)
#define PERF_MASK_MCU_MCP_C0_WRITE_ADDR_STALL              (2)
#define PERF_MASK_MCU_MCP_C0_READ_ADDR_STALL               (3)
#define PERF_MASK_MCU_MCP_C0_WRITE_DATA_STALL              (4)
#define PERF_MASK_MCU_MCP_C0_WRITE_RESPONSE_STALL          (5)
#define PERF_MASK_MCU_MCP_C0_READ_RESPONSE_STALL           (6)
#define PERF_MASK_MCU_MCP_C1_WRITE_ADDR_STALL              (7)
#define PERF_MASK_MCU_MCP_C1_READ_ADDR_STALL               (8)
#define PERF_MASK_MCU_MCP_C1_WRITE_DATA_STALL              (9)
#define PERF_MASK_MCU_MCP_C1_WRITE_RESPONSE_STALL          (10)
#define PERF_MASK_MCU_MCP_C1_READ_RESPONSE_STALL           (11)
#define PERF_MASK_MCU_MCP_C2_WRITE_ADDR_STALL              (12)
#define PERF_MASK_MCU_MCP_C2_READ_ADDR_STALL               (13)
#define PERF_MASK_MCU_MCP_C2_WRITE_DATA_STALL              (14)
#define PERF_MASK_MCU_MCP_C2_WRITE_RESPONSE_STALL          (15)
#define PERF_MASK_MCU_MCP_C2_READ_RESPONSE_STALL           (16)
#define PERF_MASK_MCU_MCP_C3_WRITE_ADDR_STALL              (17)
#define PERF_MASK_MCU_MCP_C3_READ_ADDR_STALL               (18)
#define PERF_MASK_MCU_MCP_C3_WRITE_DATA_STALL              (19)
#define PERF_MASK_MCU_MCP_C3_WRITE_RESPONSE_STALL          (20)
#define PERF_MASK_MCU_MCP_C3_READ_RESPONSE_STALL           (21)
#define PERF_MASK_MCU_MCP_C4_WRITE_ADDR_STALL              (22)
#define PERF_MASK_MCU_MCP_C4_READ_ADDR_STALL               (23)
#define PERF_MASK_MCU_MCP_C4_WRITE_DATA_STALL              (24)
#define PERF_MASK_MCU_MCP_C4_WRITE_RESPONSE_STALL          (25)
#define PERF_MASK_MCU_MCP_C4_READ_RESPONSE_STALL           (26)
#define PERF_MASK_MCU_MCP_C5_WRITE_ADDR_STALL              (27)
#define PERF_MASK_MCU_MCP_C5_READ_ADDR_STALL               (28)
#define PERF_MASK_MCU_MCP_C5_WRITE_DATA_STALL              (29)
#define PERF_MASK_MCU_MCP_C5_WRITE_RESPONSE_STALL          (30)
#define PERF_MASK_MCU_MCP_C5_READ_RESPONSE_STALL           (31)
#define PERF_MASK_MCU_MCP_C6_WRITE_ADDR_STALL              (32)
#define PERF_MASK_MCU_MCP_C6_READ_ADDR_STALL               (33)
#define PERF_MASK_MCU_MCP_C6_WRITE_DATA_STALL              (34)
#define PERF_MASK_MCU_MCP_C6_WRITE_RESPONSE_STALL          (35)
#define PERF_MASK_MCU_MCP_C6_READ_RESPONSE_STALL           (36)
#define PERF_MASK_MCU_MCP_C7_WRITE_ADDR_STALL              (37)
#define PERF_MASK_MCU_MCP_C7_READ_ADDR_STALL               (38)
#define PERF_MASK_MCU_MCP_C7_WRITE_DATA_STALL              (39)
#define PERF_MASK_MCU_MCP_C7_WRITE_RESPONSE_STALL          (40)
#define PERF_MASK_MCU_MCP_C7_READ_RESPONSE_STALL           (41)
#define PERF_MASK_MCU_MCP_C8_WRITE_ADDR_STALL              (42)
#define PERF_MASK_MCU_MCP_C8_READ_ADDR_STALL               (43)
#define PERF_MASK_MCU_MCP_C8_WRITE_DATA_STALL              (44)
#define PERF_MASK_MCU_MCP_C8_WRITE_RESPONSE_STALL          (45)
#define PERF_MASK_MCU_MCP_C8_READ_RESPONSE_STALL           (46)
#define PERF_MASK_MCU_MCP_C9_WRITE_ADDR_STALL              (47)
#define PERF_MASK_MCU_MCP_C9_READ_ADDR_STALL               (48)
#define PERF_MASK_MCU_MCP_C9_WRITE_DATA_STALL              (49)
#define PERF_MASK_MCU_MCP_C9_WRITE_RESPONSE_STALL          (50)
#define PERF_MASK_MCU_MCP_C9_READ_RESPONSE_STALL           (51)
#define PERF_MASK_MCU_MCP_C10_WRITE_ADDR_STALL             (52)
#define PERF_MASK_MCU_MCP_C10_READ_ADDR_STALL              (53)
#define PERF_MASK_MCU_MCP_C10_WRITE_DATA_STALL             (54)
#define PERF_MASK_MCU_MCP_C10_WRITE_RESPONSE_STALL         (55)
#define PERF_MASK_MCU_MCP_C10_READ_RESPONSE_STALL          (56)
#define PERF_MASK_MCU_MCP_C11_WRITE_ADDR_STALL             (57)
#define PERF_MASK_MCU_MCP_C11_READ_ADDR_STALL              (58)
#define PERF_MASK_MCU_MCP_C11_WRITE_DATA_STALL             (59)
#define PERF_MASK_MCU_MCP_C11_WRITE_RESPONSE_STALL         (60)
#define PERF_MASK_MCU_MCP_C11_READ_RESPONSE_STALL          (61)
#define PERF_MASK_MCU_MCP_C0_WRITE_TXN_LT_32               (62)
#define PERF_MASK_MCU_MCP_C0_WRITE_TXN_GT_32B_LT_64B       (63)
#define PERF_MASK_MCU_MCP_C0_WRITE_TXN_GT_64B_LT_128B      (64)
#define PERF_MASK_MCU_MCP_C0_WRITE_TXN_GT_128B             (65)
#define PERF_MASK_MCU_MCP_C0_READ_TXN_LT_32B               (66)
#define PERF_MASK_MCU_MCP_C0_READ_TXN_GT_32B_LT_64B        (67)
#define PERF_MASK_MCU_MCP_C0_READ_TXN_GT_64B_LT_128B       (68)
#define PERF_MASK_MCU_MCP_C0_READ_TXN_GT_128B              (69)
#define PERF_MASK_MCU_MCP_C1_WRITE_TXN_LT_32B              (70)
#define PERF_MASK_MCU_MCP_C1_WRITE_TXN_GT_32B_LT_64B       (71)
#define PERF_MASK_MCU_MCP_C1_WRITE_TXN_GT_64B_LT_128B      (72)
#define PERF_MASK_MCU_MCP_C1_WRITE_TXN_GT_128B             (73)
#define PERF_MASK_MCU_MCP_C1_READ_TXN_LT_32B               (74)
#define PERF_MASK_MCU_MCP_C1_READ_TXN_GT_32B_LT_64B        (75)
#define PERF_MASK_MCU_MCP_C1_READ_TXN_GT_64B_LT_128B       (76)
#define PERF_MASK_MCU_MCP_C1_READ_TXN_GT_128B              (77)
#define PERF_MASK_MCU_MCP_C2_WRITE_TXN_LT_32B              (78)
#define PERF_MASK_MCU_MCP_C2_WRITE_TXN_GT_32B_LT_64B       (79)
#define PERF_MASK_MCU_MCP_C2_WRITE_TXN_GT_64B_LT_128B      (80)
#define PERF_MASK_MCU_MCP_C2_WRITE_TXN_GT_128B             (81)
#define PERF_MASK_MCU_MCP_C2_READ_TXN_LT_32B               (82)
#define PERF_MASK_MCU_MCP_C2_READ_TXN_GT_32B_LT_64B        (83)
#define PERF_MASK_MCU_MCP_C2_READ_TXN_GT_64B_LT_128B       (84)
#define PERF_MASK_MCU_MCP_C2_READ_TXN_GT_128B              (85)
#define PERF_MASK_MCU_MCP_C3_WRITE_TXN_LT_32B              (86)
#define PERF_MASK_MCU_MCP_C3_WRITE_TXN_GT_32B_LT_64B       (87)
#define PERF_MASK_MCU_MCP_C3_WRITE_TXN_GT_64B_LT_128B      (88)
#define PERF_MASK_MCU_MCP_C3_WRITE_TXN_GT_128B             (89)
#define PERF_MASK_MCU_MCP_C3_READ_TXN_LT_32B               (90)
#define PERF_MASK_MCU_MCP_C3_READ_TXN_GT_32B_LT_64B        (91)
#define PERF_MASK_MCU_MCP_C3_READ_TXN_GT_64B_LT_128B       (92)
#define PERF_MASK_MCU_MCP_C3_READ_TXN_GT_128B              (93)
#define PERF_MASK_MCU_MCP_C4_WRITE_TXN_LT_32B              (94)
#define PERF_MASK_MCU_MCP_C4_WRITE_TXN_GT_32B_LT_64B       (95)
#define PERF_MASK_MCU_MCP_C4_WRITE_TXN_GT_64B_LT_128B      (96)
#define PERF_MASK_MCU_MCP_C4_WRITE_TXN_GT_128B             (97)
#define PERF_MASK_MCU_MCP_C4_READ_TXN_LT_32B               (98)
#define PERF_MASK_MCU_MCP_C4_READ_TXN_GT_32B_LT_64B        (99)
#define PERF_MASK_MCU_MCP_C4_READ_TXN_GT_64B_LT_128B       (100)
#define PERF_MASK_MCU_MCP_C4_READ_TXN_GT_128B              (101)
#define PERF_MASK_MCU_MCP_C5_WRITE_TXN_LT_32B              (102)
#define PERF_MASK_MCU_MCP_C5_WRITE_TXN_GT_32B_LT_64B       (103)
#define PERF_MASK_MCU_MCP_C5_WRITE_TXN_GT_64B_LT_128B      (104)
#define PERF_MASK_MCU_MCP_C5_WRITE_TXN_GT_128B             (105)
#define PERF_MASK_MCU_MCP_C5_READ_TXN_LT_32B               (106)
#define PERF_MASK_MCU_MCP_C5_READ_TXN_GT_32B_LT_64B        (107)
#define PERF_MASK_MCU_MCP_C5_READ_TXN_GT_64B_LT_128B       (108)
#define PERF_MASK_MCU_MCP_C5_READ_TXN_GT_128B              (109)
#define PERF_MASK_MCU_MCP_C6_WRITE_TXN_LT_32B              (110)
#define PERF_MASK_MCU_MCP_C6_WRITE_TXN_GT_32B_LT_64B       (111)
#define PERF_MASK_MCU_MCP_C6_WRITE_TXN_GT_64B_LT_128B      (112)
#define PERF_MASK_MCU_MCP_C6_WRITE_TXN_GT_128B             (113)
#define PERF_MASK_MCU_MCP_C6_READ_TXN_LT_32B               (114)
#define PERF_MASK_MCU_MCP_C6_READ_TXN_GT_32B_LT_64B        (115)
#define PERF_MASK_MCU_MCP_C6_READ_TXN_GT_64B_LT_128B       (116)
#define PERF_MASK_MCU_MCP_C6_READ_TXN_GT_128B              (117)
#define PERF_MASK_MCU_MCP_C7_WRITE_TXN_LT_32B              (118)
#define PERF_MASK_MCU_MCP_C7_WRITE_TXN_GT_32B_LT_64B       (119)
#define PERF_MASK_MCU_MCP_C7_WRITE_TXN_GT_64B_LT_128B      (120)
#define PERF_MASK_MCU_MCP_C7_WRITE_TXN_GT_128B             (121)
#define PERF_MASK_MCU_MCP_C7_READ_TXN_LT_32B               (122)
#define PERF_MASK_MCU_MCP_C7_READ_TXN_GT_32B_LT_64B        (123)
#define PERF_MASK_MCU_MCP_C7_READ_TXN_GT_64B_LT_128B       (124)
#define PERF_MASK_MCU_MCP_C7_READ_TXN_GT_128B              (125)
#define PERF_MASK_MCU_MCP_C8_WRITE_TXN_LT_32B              (126)
#define PERF_MASK_MCU_MCP_C8_WRITE_TXN_GT_32B_LT_64B       (127)
#define PERF_MASK_MCU_MCP_C8_WRITE_TXN_GT_64B_LT_128B      (128)
#define PERF_MASK_MCU_MCP_C8_WRITE_TXN_GT_128B             (129)
#define PERF_MASK_MCU_MCP_C8_READ_TXN_LT_32B               (130)
#define PERF_MASK_MCU_MCP_C8_READ_TXN_GT_32B_LT_64B        (131)
#define PERF_MASK_MCU_MCP_C8_READ_TXN_GT_64B_LT_128B       (132)
#define PERF_MASK_MCU_MCP_C8_READ_TXN_GT_128B              (133)
#define PERF_MASK_MCU_MCP_C9_WRITE_TXN_LT_32B              (134)
#define PERF_MASK_MCU_MCP_C9_WRITE_TXN_GT_32B_LT_64B       (135)
#define PERF_MASK_MCU_MCP_C9_WRITE_TXN_GT_64B_LT_128B      (136)
#define PERF_MASK_MCU_MCP_C9_WRITE_TXN_GT_128B             (137)
#define PERF_MASK_MCU_MCP_C9_READ_TXN_LT_32B               (138)
#define PERF_MASK_MCU_MCP_C9_READ_TXN_GT_32B_LT_64B        (139)
#define PERF_MASK_MCU_MCP_C9_READ_TXN_GT_64B_LT_128B       (140)
#define PERF_MASK_MCU_MCP_C9_READ_TXN_GT_128B              (141)
#define PERF_MASK_MCU_MCP_C10_WRITE_TXN_LT_32B             (142)
#define PERF_MASK_MCU_MCP_C10_WRITE_TXN_GT_32B_LT_64B      (143)
#define PERF_MASK_MCU_MCP_C10_WRITE_TXN_GT_64B_LT_128B     (144)
#define PERF_MASK_MCU_MCP_C10_WRITE_TXN_GT_128B            (145)
#define PERF_MASK_MCU_MCP_C10_READ_TXN_LT_32B              (146)
#define PERF_MASK_MCU_MCP_C10_READ_TXN_GT_32B_LT_64B       (147)
#define PERF_MASK_MCU_MCP_C10_READ_TXN_GT_64B_LT_128B      (148)
#define PERF_MASK_MCU_MCP_C10_READ_TXN_GT_128B             (149)
#define PERF_MASK_MCU_MCP_C11_WRITE_TXN_LT_32B             (150)
#define PERF_MASK_MCU_MCP_C11_WRITE_TXN_GT_32B_LT_64B      (151)
#define PERF_MASK_MCU_MCP_C11_WRITE_TXN_GT_64B_LT_128B     (152)
#define PERF_MASK_MCU_MCP_C11_WRITE_TXN_GT_128B            (153)
#define PERF_MASK_MCU_MCP_C11_READ_TXN_LT_32B              (154)
#define PERF_MASK_MCU_MCP_C11_READ_TXN_GT_32B_LT_64B       (155)
#define PERF_MASK_MCU_MCP_C11_READ_TXN_GT_64B_LT_128B      (156)
#define PERF_MASK_MCU_MCP_C11_READ_TXN_GT_128B             (157)

#define PERF_MASK_MCU_SCH_ALWAYS_ZERO                      (0)
#define PERF_MASK_MCU_SCH_ALWAYS_ONE                       (1)
#define PERF_MASK_MCU_SCH_ALWAYS(V)                        (PERF_MASK_MCU_SCH_ALWAYS_ZERO+V)
#define PERF_MASK_MCU_SCH_DIR_SWITCH                       (2)
#define PERF_MASK_MCU_SCH_RANK_SWITCH                      (3)
#define PERF_MASK_MCU_SCH_WDBFULL                          (4)
#define PERF_MASK_MCU_SCH_AGED_REQ                         (5)
#define PERF_MASK_MCU_SCH_FATAL_REQ                        (6)

#define PERF_MASK_MCU_PMG_ALWAYS_ZERO                      (0)
#define PERF_MASK_MCU_PMG_ALWAYS_ONE                       (1)
#define PERF_MASK_MCU_PMG_ALWAYS(V)                        (PERF_MASK_MCU_PMG_ALWAYS_ZERO+V)
#define PERF_MASK_MCU_PMG_RANK0_PDSTATUS                   (2)
#define PERF_MASK_MCU_PMG_RANK1_PDSTATUS                   (3)
#define PERF_MASK_MCU_PMG_AUTOSELFREFRESH_STATUS           (4)
#define PERF_MASK_MCU_PMG_PHY_LOWPOWER_STATUS              (5)

#define PERF_MASK_MCU_DDC_ALWAYS_ZERO                      (0)
#define PERF_MASK_MCU_DDC_ALWAYS_ONE                       (1)
#define PERF_MASK_MCU_DDC_ALWAYS(V)                        (PERF_MASK_MCU_DDC_ALWAYS_ZERO+V)
#define PERF_MASK_MCU_DDC_IDLE                             (2)
#define PERF_MASK_MCU_DDC_CRB_STALL                        (3)
#define PERF_MASK_MCU_DDC_PAGE_CONFLICT                    (4)
#define PERF_MASK_MCU_DDC_PAGE_OPEN                        (5)
#define PERF_MASK_MCU_DDC_RW_SWITCH                        (6)
#define PERF_MASK_MCU_DDC_RANK_SWITCH                      (7)
#define PERF_MASK_MCU_DDC_DFI_DATA_VLD                     (8)
#define PERF_MASK_MCU_DDC_ACTIVATE_CMD                     (9)
#define PERF_MASK_MCU_DDC_READ_CMD                         (10)
#define PERF_MASK_MCU_DDC_WRITE_CMD                        (11)
#define PERF_MASK_MCU_DDC_AUTO_PRECHARGE_CMD               (12)
#define PERF_MASK_MCU_DDC_MASKED_WRITE_CMD                 (13)
#define PERF_MASK_MCU_DDC_PRECHARGE_CMD                    (14)
#define PERF_MASK_MCU_DDC_DEPENDENCY                       (15)
#define PERF_MASK_MCU_DDC_64B_REQ                          (16)
#define PERF_MASK_MCU_DDC_POWERDOWN                        (17)

//
// Performance counter library functions
//

//-------------------------------------------------------------------
// Perfmon API declarations
//
// TODO: 
// (i)   Support for global snapshot and global stop
// (ii)  Support for filtering by Master ID / Transaction Size
// (iii) Overflow detect, freeze/snapshot on overflow
// (iv)  Security: Owners/locks for each counter
// (v)   Code clean-up
//-------------------------------------------------------------------

EXTERN_C HW_STATUSCODE perfmon_configWithFeatures (UINT32       node        , 
                                                   PERF_GROUP   group       , 
                                                   UINT32       counter_num , 
                                                   UINT32       event_select, 
                                                   UINT32       event_mask  ,
                                                   UINT32       feature_mask);

#define perfmon_configPerfCounter(node,group,cntr,event_sel,event_msk)  \
                       perfmon_configWithFeatures(node,group,cntr,event_sel,event_msk, (UINT32) FEATURE_NONE)

EXTERN_C HW_STATUSCODE perfmon_setPerfCounter     (UINT32      node        , 
                                                   PERF_GROUP  group       , 
                                                   UINT32      counter_num ,
                                                   UINT64      value);

EXTERN_C UINT64        perfmon_getPerfCounter     (UINT32      node        , 
                                                   PERF_GROUP  group       , 
                                                   UINT32      counter_num );

EXTERN_C HW_STATUSCODE perfmon_enablePerfCounter  (UINT32      node        , 
                                                   PERF_GROUP  group       , 
                                                   UINT32      counter_num );

EXTERN_C HW_STATUSCODE perfmon_disablePerfCounter (UINT32      node        , 
                                                   PERF_GROUP  group       , 
                                                   UINT32      counter_num );

EXTERN_C UINT32        perfmon_getNumHwCounters   (PERF_GROUP  group       );

EXTERN_C VOID          perfmon_releaseGlobalStop   ();

EXTERN_C VOID          perfmon_applyGlobalStop     ();

EXTERN_C VOID          perfmon_applyGlobalSnapshot ();

#endif
