# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/i2c/spi-sunplus.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Sunplus's SPI controller

allOf:
  - $ref: "spi-controller.yaml"

maintainers:
  - lh.kuo <lh.kuo@sunplus.com>


properties:
  compatible:
    oneOf:
      - enum:
          - sunplus,q645-spi-controller

  reg:
    minItems: 2
    maxItems: 2

  reg-names:
    minItems: 2
    maxItems: 2
    items:
      - const: spi_master
      - const: spi_slave

  interrupts-names:
    minItems: 3
    maxItems: 3
    items:
      - const: dma_w_intr
      - const: mas_risc_intr
      - const: slave_risc_intr

  interrupts:
    minItems: 3
    maxItems: 3

  clocks:
    maxItems: 1

  resets:
    maxItems: 1

  spi-max-frequency:

required:
  - compatible
  - reg
  - reg-names
  - interrupts
  - interrupts-names
  - clocks
  - resets

examples:
  - |
        spi_controller0: spi@0xf8002c80 {
                compatible = "sunplus,q645-spi-controller";
                reg = <0x0 0xf8002c80 0x0 0x80>, <0x0 0xf8002d00 0x0 0x80>;
                reg-names = "spi_master", "spi_slave";
                interrupt-parent = <&intc>;
                interrupt-names = "dma_w_intr",
                	"mas_risc_intr",
                  "slave_risc_intr";
                interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
                	<GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
                	<GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
                clocks = <&clkc SPI_COMBO_0>;
                clock-names = "sys_pll";
                resets = <&rstc RST_SPI_COMBO_0>;
                spi-max-frequency = <50000000>;
                pinctrl-names = "default";
                pinctrl-0 = <&pins_spim0>;
                cs-gpios = <&pctl 10 GPIO_ACTIVE_HIGH>;
        };
...
