!PADS-POWERPCB-V9.0-MILS! NETLIST FILE FROM PADS LOGIC V9.3

*PART*
C10 PCIE_LIB@CC0603
C11 PCIE_LIB@CC0603
C12 PCIE_LIB@CC0603
C13 PCIE_LIB@CC0603
C14 PCIE_LIB@CC0603
C15 PCIE_LIB@CC0603
C16 PCIE_LIB@CC0603
C17 PCIE_LIB@CC0603
C18 PCIE_LIB@CC0603
C3 PCIE_LIB@CC0603
C4 PCIE_LIB@CC0603
C40 PCIE_LIB@TANT3528
C41 PCIE_LIB@TANT3528
C42 PCIE_LIB@TANT3528
C43 PCIE_LIB@TANT3528
C5 PCIE_LIB@CC0603
C6 PCIE_LIB@CC0603
C7 PCIE_LIB@CC0603
C8 PCIE_LIB@CC0603
C9 PCIE_LIB@CC0603
D1 PCIE_LIB@LED_1113F
D2 PCIE_LIB@LED_1113F
D3 PCIE_LIB@LED_1113F
D4 PCIE_LIB@LED_1113F
D5 PCIE_LIB@LED_1113F
D6 PCIE_LIB@LED_1113F
D7 PCIE_LIB@LED_1113F
D8 PCIE_LIB@LED_1113F
MTG1 PCIE_LIB@MOUNT_HOLE_125
MTG2 PCIE_LIB@MOUNT_HOLE_125
MTG3 PCIE_LIB@MOUNT_HOLE_125
MTG4 PCIE_LIB@MOUNT_HOLE_125
P1 PCIE_LIB@PCIE_EDGE_CONN_X1
P2 PCIE_LIB@MOLEX-87332-1420
R1 PCIE_LIB@CR0603
R10 PCIE_LIB@CR0603
R11 PCIE_LIB@CR0603
R12 PCIE_LIB@CR0603
R13 PCIE_LIB@CR0603
R14 PCIE_LIB@CR0603
R15 PCIE_LIB@CR0603
R16 PCIE_LIB@CR0603
R17 PCIE_LIB@CR0603
R2 PCIE_LIB@CR0603
R3 PCIE_LIB@CR0603
R4 PCIE_LIB@CR0603
R5 PCIE_LIB@CR0603
R6 PCIE_LIB@CR0603
R7 PCIE_LIB@CR0603
SW1 PCIE_LIB@PANASONIC_EVQ
SW2 PCIE_LIB@PANASONIC_EVQ
SW3 PCIE_LIB@PANASONIC_EVQ
SW4 PCIE_LIB@PANASONIC_EVQ
SW5 PCIE_LIB@CTS_219-8LPST
TP1 PCIE_LIB@TP_ROUND
TP10 PCIE_LIB@TP_ROUND
TP11 PCIE_LIB@TP_SQUARE
TP12 PCIE_LIB@TP_SQUARE
TP13 PCIE_LIB@TP_ROUND
TP14 PCIE_LIB@TP_ROUND
TP15 PCIE_LIB@TP_SQUARE
TP16 PCIE_LIB@TP_SQUARE
TP2 PCIE_LIB@TP_ROUND
TP3 PCIE_LIB@TP_SQUARE
TP4 PCIE_LIB@TP_SQUARE
TP5 PCIE_LIB@TP_ROUND
TP6 PCIE_LIB@TP_ROUND
TP7 PCIE_LIB@TP_SQUARE
TP8 PCIE_LIB@TP_SQUARE
TP9 PCIE_LIB@TP_ROUND
U2 PCIE_LIB@PC28F128P30

*CONNECTION*
*SIGNAL* +12V
 P1.B1 P1.B2
 P1.B2 P1.A2
 P1.A2 P1.A3
*SIGNAL* +1V5
 U2.3 U2.4
 U2.4 R2.1
 R2.1 C42.1
 C42.1 C43.1
 C43.1 C3.1
 C3.1 C4.1
 C4.1 C5.1
 C5.1 C6.1
 C6.1 C15.1
 C15.1 C16.1
 C16.1 C17.1
 C17.1 C18.1
*SIGNAL* SUPPLY$+1V5_SENSE
 U2.5 R2.2
 R2.2 R3.1
*SIGNAL* +1V8
 TP7.1 TP8.1
 TP8.1 U2.A6
 U2.A6 U2.H3
 U2.H3 U2.A4
*SIGNAL* +3V3
 TP3.1 TP4.1
 TP4.1 P2.2
 P2.2 U2.D5
 U2.D5 U2.D6
 U2.D6 U2.G4
 U2.G4 R1.2
 R1.2 R2.2
 R2.2 R3.2
 R3.2 R4.2
 R4.2 R5.2
 R5.2 R6.2
 R6.2 U2.9
 U2.9 U2.12
 U2.12 U2.13
 U2.13 U2.14
 U2.14 C40.1
 C40.1 C41.1
 C41.1 C7.1
 C7.1 C8.1
 C8.1 C9.1
 C9.1 C10.1
 C10.1 C11.1
 C11.1 C12.1
 C12.1 C13.1
 C13.1 C14.1
*SIGNAL* FPGA1$CFG_ADDR[10]
*SIGNAL* FPGA1$CFG_ADDR[11]
*SIGNAL* FPGA1$CFG_ADDR[12]
*SIGNAL* FPGA1$CFG_ADDR[13]
*SIGNAL* FPGA1$CFG_ADDR[14]
*SIGNAL* FPGA1$CFG_ADDR[15]
*SIGNAL* FPGA1$CFG_ADDR[16]
*SIGNAL* FPGA1$CFG_ADDR[17]
*SIGNAL* FPGA1$CFG_ADDR[18]
*SIGNAL* FPGA1$CFG_ADDR[19]
*SIGNAL* FPGA1$CFG_ADDR[1]
*SIGNAL* FPGA1$CFG_ADDR[20]
*SIGNAL* FPGA1$CFG_ADDR[21]
*SIGNAL* FPGA1$CFG_ADDR[22]
*SIGNAL* FPGA1$CFG_ADDR[23]
*SIGNAL* FPGA1$CFG_ADDR[24]
*SIGNAL* FPGA1$CFG_ADDR[25]
*SIGNAL* FPGA1$CFG_ADDR[2]
*SIGNAL* FPGA1$CFG_ADDR[3]
*SIGNAL* FPGA1$CFG_ADDR[4]
*SIGNAL* FPGA1$CFG_ADDR[5]
*SIGNAL* FPGA1$CFG_ADDR[6]
*SIGNAL* FPGA1$CFG_ADDR[7]
*SIGNAL* FPGA1$CFG_ADDR[8]
*SIGNAL* FPGA1$CFG_ADDR[9]
*SIGNAL* FPGA1$CFG_ADV_N
 U2.F6 R7.1
*SIGNAL* FPGA1$CFG_CE_N
 U2.B4 R5.1
*SIGNAL* FPGA1$CFG_CLK
 U2.E6 R2.1
*SIGNAL* FPGA1$CFG_DATA[0]
*SIGNAL* FPGA1$CFG_DATA[10]
*SIGNAL* FPGA1$CFG_DATA[11]
*SIGNAL* FPGA1$CFG_DATA[12]
*SIGNAL* FPGA1$CFG_DATA[13]
*SIGNAL* FPGA1$CFG_DATA[14]
*SIGNAL* FPGA1$CFG_DATA[15]
*SIGNAL* FPGA1$CFG_DATA[1]
*SIGNAL* FPGA1$CFG_DATA[2]
*SIGNAL* FPGA1$CFG_DATA[3]
*SIGNAL* FPGA1$CFG_DATA[4]
*SIGNAL* FPGA1$CFG_DATA[5]
*SIGNAL* FPGA1$CFG_DATA[6]
*SIGNAL* FPGA1$CFG_DATA[7]
*SIGNAL* FPGA1$CFG_DATA[8]
*SIGNAL* FPGA1$CFG_DATA[9]
*SIGNAL* FPGA1$CFG_OE_N
 U2.F8 R4.1
*SIGNAL* FPGA1$CFG_RESET_N
 U2.D4 R1.1
*SIGNAL* FPGA1$CFG_WAIT
*SIGNAL* FPGA1$CFG_WE_N
 U2.G8 R3.1
*SIGNAL* FPGA1$CFG_WP_N
 U2.C6 R6.1
*SIGNAL* FPGA1$DIP_IO[1]
*SIGNAL* FPGA1$DIP_IO[2]
*SIGNAL* FPGA1$DIP_IO[3]
*SIGNAL* FPGA1$DIP_IO[4]
*SIGNAL* FPGA1$DIP_IO[5]
*SIGNAL* FPGA1$DIP_IO[6]
*SIGNAL* FPGA1$DIP_IO[7]
*SIGNAL* FPGA1$DIP_IO[8]
*SIGNAL* GND
 P1.B4 P1.B7
 P1.B7 P1.B13
 P1.B13 P1.B16
 P1.B16 P1.B18
 P1.B18 P1.A4
 P1.A4 P1.A12
 P1.A12 P1.A15
 P1.A15 P1.A18
 P1.A18 TP1.1
 TP1.1 TP2.1
 TP2.1 TP5.1
 TP5.1 TP6.1
 TP6.1 TP9.1
 TP9.1 TP10.1
 TP10.1 TP13.1
 TP13.1 TP14.1
 TP14.1 R10.2
 R10.2 R11.2
 R11.2 R12.2
 R12.2 R13.2
 R13.2 R14.2
 R14.2 R15.2
 R15.2 R16.2
 R16.2 R17.2
 R17.2 SW5.1
 SW5.1 SW5.2
 SW5.2 SW5.3
 SW5.3 SW5.4
 SW5.4 SW5.5
 SW5.5 SW5.6
 SW5.6 SW5.7
 SW5.7 SW5.8
 SW5.8 SW1.1
 SW1.1 SW1.4
 SW1.4 SW2.1
 SW2.1 SW2.4
 SW2.4 SW3.1
 SW3.1 SW3.4
 SW3.4 SW4.1
 SW4.1 SW4.4
 SW4.4 P2.3
 P2.3 P2.5
 P2.5 P2.7
 P2.7 P2.9
 P2.9 P2.11
 P2.11 U2.B2
 U2.B2 U2.H2
 U2.H2 U2.H4
 U2.H4 U2.H6
 U2.H6 R7.2
 R7.2 U2.6
 U2.6 U2.7
 U2.7 U2.10
 U2.10 U2.11
 U2.11 U2.17
 U2.17 R3.2
 R3.2 C42.2
 C42.2 C43.2
 C43.2 C3.2
 C3.2 C4.2
 C4.2 C5.2
 C5.2 C6.2
 C6.2 C15.2
 C15.2 C16.2
 C16.2 C17.2
 C17.2 C18.2
 C18.2 C40.2
 C40.2 C41.2
 C41.2 C7.2
 C7.2 C8.2
 C8.2 C9.2
 C9.2 C10.2
 C10.2 C11.2
 C11.2 C12.2
 C12.2 C13.2
 C13.2 C14.2
*SIGNAL* FPGA1$LED[0]
*SIGNAL* FPGA1$LED[1]
*SIGNAL* FPGA1$LED[2]
*SIGNAL* FPGA1$LED[3]
*SIGNAL* FPGA1$LED[4]
*SIGNAL* FPGA1$LED[5]
*SIGNAL* FPGA1$LED[6]
*SIGNAL* FPGA1$LED[7]
*SIGNAL* FPGA1$LED_CATHODE[0]
 D1.2 R10.1
*SIGNAL* FPGA1$LED_CATHODE[1]
 D2.2 R11.1
*SIGNAL* FPGA1$LED_CATHODE[2]
 D3.2 R12.1
*SIGNAL* FPGA1$LED_CATHODE[3]
 D4.2 R13.1
*SIGNAL* FPGA1$LED_CATHODE[4]
 D5.2 R14.1
*SIGNAL* FPGA1$LED_CATHODE[5]
 D6.2 R15.1
*SIGNAL* FPGA1$LED_CATHODE[6]
 D7.2 R16.1
*SIGNAL* FPGA1$LED_CATHODE[7]
 D8.2 R17.1
*SIGNAL* PCIE_PERST_N
*SIGNAL* PCIE_PRSNT_N
 P1.B17 P1.A1
*SIGNAL* PCIE_REFCLK_N
*SIGNAL* PCIE_REFCLK_P
*SIGNAL* PCIE_RX0_N
*SIGNAL* PCIE_RX0_P
*SIGNAL* PCIE_TX0_N
*SIGNAL* PCIE_TX0_P
*SIGNAL* FPGA1$PUSHBUTTON[1]
 SW1.2 SW1.3
*SIGNAL* FPGA1$PUSHBUTTON[2]
 SW2.2 SW2.3
*SIGNAL* FPGA1$PUSHBUTTON[3]
 SW3.2 SW3.3
*SIGNAL* FPGA1$PUSHBUTTON[4]
 SW4.2 SW4.3
*SIGNAL* FPGA1$TCK
*SIGNAL* FPGA1$TDI
*SIGNAL* FPGA1$TDO
*SIGNAL* TEST_TRACE_BOTTOM
 TP11.1 TP12.1
*SIGNAL* TEST_TRACE_TOP
 TP15.1 TP16.1
*SIGNAL* FPGA1$TMS

*END*