// Seed: 1632372739
module module_0 (
    input wor id_0,
    input wor id_1
);
  wire id_3;
  assign id_3 = id_1;
  logic id_4 = id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output uwire id_4
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(.id_7(1))
);
  input wire id_6;
  input wire id_5;
  module_2 modCall_1 (
      id_7,
      id_7
  );
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = 1;
endmodule
