{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 04:47:43 2015 " "Info: Processing started: Tue Apr 21 04:47:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:div\|altpll:altpll_component\|_clk0 register processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q memory processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7 17.219 ns " "Info: Slack time is 17.219 ns for clock \"pll:div\|altpll:altpll_component\|_clk0\" between source register \"processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q\" and destination memory \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "64.26 MHz 15.562 ns " "Info: Fmax is 64.26 MHz (period= 15.562 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.764 ns + Largest register memory " "Info: + Largest register to memory requirement is 24.764 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.642 ns " "Info: + Latch edge is 22.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:div\|altpll:altpll_component\|_clk0 50.000 ns 22.642 ns inverted 50 " "Info: Clock period of Destination clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with inverted offset of 22.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:div\|altpll:altpll_component\|_clk0 50.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.049 ns + Largest " "Info: + Largest clock skew is 0.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 2.697 ns + Shortest memory " "Info: + Shortest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination memory is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 4019 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4019; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.661 ns) 2.697 ns processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7 3 MEM M4K_X52_Y13 1 " "Info: 3: + IC(0.945 ns) + CELL(0.661 ns) = 2.697 ns; Loc. = M4K_X52_Y13; Fanout = 1; MEM Node = 'processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/db/altsyncram_7h81.tdf" 375 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.51 % ) " "Info: Total cell delay = 0.661 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 75.49 % ) " "Info: Total interconnect delay = 2.036 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 {} } { 0.000ns 1.091ns 0.945ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 source 2.648 ns - Longest register " "Info: - Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to source register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 4019 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4019; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.648 ns processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q 3 REG LCFF_X29_Y12_N11 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X29_Y12_N11; Fanout = 2; REG Node = 'processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q } "NODE_NAME" } } { "regFile.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/regFile.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.28 % ) " "Info: Total cell delay = 0.537 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.111 ns ( 79.72 % ) " "Info: Total interconnect delay = 2.111 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 {} } { 0.000ns 1.091ns 0.945ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "regFile.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/regFile.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/db/altsyncram_7h81.tdf" 375 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 {} } { 0.000ns 1.091ns 0.945ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.545 ns - Longest register memory " "Info: - Longest register to memory delay is 7.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q 1 REG LCFF_X29_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y12_N11; Fanout = 2; REG Node = 'processor:myprocessor\|register32B:program_counter\|DFFx:loop1\[3\].a_dff\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q } "NODE_NAME" } } { "regFile.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/regFile.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.410 ns) 0.746 ns processor:myprocessor\|Adder:PC_plus_one\|FourBitSlice:my_slice00\|Po 2 COMB LCCOMB_X29_Y12_N22 5 " "Info: 2: + IC(0.336 ns) + CELL(0.410 ns) = 0.746 ns; Loc. = LCCOMB_X29_Y12_N22; Fanout = 5; COMB Node = 'processor:myprocessor\|Adder:PC_plus_one\|FourBitSlice:my_slice00\|Po'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00|Po } "NODE_NAME" } } { "Branch_Control.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/Branch_Control.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.410 ns) 1.936 ns processor:myprocessor\|Adder:PC_plus_one\|Ci~0 3 COMB LCCOMB_X27_Y12_N16 5 " "Info: 3: + IC(0.780 ns) + CELL(0.410 ns) = 1.936 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 5; COMB Node = 'processor:myprocessor\|Adder:PC_plus_one\|Ci~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00|Po processor:myprocessor|Adder:PC_plus_one|Ci~0 } "NODE_NAME" } } { "Branch_Control.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/Branch_Control.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.438 ns) 3.303 ns processor:myprocessor\|Adder:PC_plus_one\|FourBitSlice:loop1\[1\].my_slice\|out~3 4 COMB LCCOMB_X23_Y12_N10 33 " "Info: 4: + IC(0.929 ns) + CELL(0.438 ns) = 3.303 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 33; COMB Node = 'processor:myprocessor\|Adder:PC_plus_one\|FourBitSlice:loop1\[1\].my_slice\|out~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { processor:myprocessor|Adder:PC_plus_one|Ci~0 processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice|out~3 } "NODE_NAME" } } { "Branch_Control.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/Branch_Control.v" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.142 ns) 7.545 ns processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7 5 MEM M4K_X52_Y13 1 " "Info: 5: + IC(4.100 ns) + CELL(0.142 ns) = 7.545 ns; Loc. = M4K_X52_Y13; Fanout = 1; MEM Node = 'processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.242 ns" { processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice|out~3 processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/db/altsyncram_7h81.tdf" 375 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 18.56 % ) " "Info: Total cell delay = 1.400 ns ( 18.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.145 ns ( 81.44 % ) " "Info: Total interconnect delay = 6.145 ns ( 81.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00|Po processor:myprocessor|Adder:PC_plus_one|Ci~0 processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice|out~3 processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q {} processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00|Po {} processor:myprocessor|Adder:PC_plus_one|Ci~0 {} processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice|out~3 {} processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 {} } { 0.000ns 0.336ns 0.780ns 0.929ns 4.100ns } { 0.000ns 0.410ns 0.410ns 0.438ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 {} } { 0.000ns 1.091ns 0.945ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q {} } { 0.000ns 1.091ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.545 ns" { processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00|Po processor:myprocessor|Adder:PC_plus_one|Ci~0 processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice|out~3 processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.545 ns" { processor:myprocessor|register32B:program_counter|DFFx:loop1[3].a_dff|q {} processor:myprocessor|Adder:PC_plus_one|FourBitSlice:my_slice00|Po {} processor:myprocessor|Adder:PC_plus_one|Ci~0 {} processor:myprocessor|Adder:PC_plus_one|FourBitSlice:loop1[1].my_slice|out~3 {} processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7 {} } { 0.000ns 0.336ns 0.780ns 0.929ns 4.100ns } { 0.000ns 0.410ns 0.410ns 0.438ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "inclock " "Info: No valid register-to-register data paths exist for clock \"inclock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:div\|altpll:altpll_component\|_clk0 register lcd:mylcd\|lcd_en register lcd:mylcd\|lcd_en 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:div\|altpll:altpll_component\|_clk0\" between source register \"lcd:mylcd\|lcd_en\" and destination register \"lcd:mylcd\|lcd_en\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:mylcd\|lcd_en 1 REG LCFF_X1_Y27_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y27_N17; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns lcd:mylcd\|lcd_en~0 2 COMB LCCOMB_X1_Y27_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y27_N16; Fanout = 1; COMB Node = 'lcd:mylcd\|lcd_en~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { lcd:mylcd|lcd_en lcd:mylcd|lcd_en~0 } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns lcd:mylcd\|lcd_en 3 REG LCFF_X1_Y27_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y27_N17; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lcd:mylcd|lcd_en~0 lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { lcd:mylcd|lcd_en lcd:mylcd|lcd_en~0 lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { lcd:mylcd|lcd_en {} lcd:mylcd|lcd_en~0 {} lcd:mylcd|lcd_en {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:div\|altpll:altpll_component\|_clk0 50.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:div\|altpll:altpll_component\|_clk0 50.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 2.610 ns + Longest register " "Info: + Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 4019 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4019; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.610 ns lcd:mylcd\|lcd_en 3 REG LCFF_X1_Y27_N17 2 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X1_Y27_N17; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 source 2.610 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 4019 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4019; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.610 ns lcd:mylcd\|lcd_en 3 REG LCFF_X1_Y27_N17 2 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X1_Y27_N17; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lcd.sv" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/lcd.sv" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd.sv" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/lcd.sv" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { lcd:mylcd|lcd_en lcd:mylcd|lcd_en~0 lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { lcd:mylcd|lcd_en {} lcd:mylcd|lcd_en~0 {} lcd:mylcd|lcd_en {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PS2_Interface:myps2\|last_data_received\[6\] resetn inclock 9.291 ns register " "Info: tsu for register \"PS2_Interface:myps2\|last_data_received\[6\]\" (data pin = \"resetn\", clock pin = \"inclock\") is 9.291 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.633 ns + Longest pin register " "Info: + Longest pin to register delay is 9.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns resetn 1 PIN PIN_G26 260 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 260; PIN Node = 'resetn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/skeleton.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.763 ns) + CELL(0.438 ns) 8.063 ns PS2_Interface:myps2\|last_data_received\[7\]~1 2 COMB LCCOMB_X36_Y3_N30 8 " "Info: 2: + IC(6.763 ns) + CELL(0.438 ns) = 8.063 ns; Loc. = LCCOMB_X36_Y3_N30; Fanout = 8; COMB Node = 'PS2_Interface:myps2\|last_data_received\[7\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { resetn PS2_Interface:myps2|last_data_received[7]~1 } "NODE_NAME" } } { "PS2_Interface.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Interface.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.660 ns) 9.633 ns PS2_Interface:myps2\|last_data_received\[6\] 3 REG LCFF_X41_Y3_N17 7 " "Info: 3: + IC(0.910 ns) + CELL(0.660 ns) = 9.633 ns; Loc. = LCFF_X41_Y3_N17; Fanout = 7; REG Node = 'PS2_Interface:myps2\|last_data_received\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { PS2_Interface:myps2|last_data_received[7]~1 PS2_Interface:myps2|last_data_received[6] } "NODE_NAME" } } { "PS2_Interface.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Interface.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 20.35 % ) " "Info: Total cell delay = 1.960 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.673 ns ( 79.65 % ) " "Info: Total interconnect delay = 7.673 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.633 ns" { resetn PS2_Interface:myps2|last_data_received[7]~1 PS2_Interface:myps2|last_data_received[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.633 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|last_data_received[7]~1 {} PS2_Interface:myps2|last_data_received[6] {} } { 0.000ns 0.000ns 6.763ns 0.910ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Interface.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "inclock pll:div\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"inclock\" and output clock \"pll:div\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "skeleton.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/skeleton.v" 5 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 2.664 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 4019 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4019; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns PS2_Interface:myps2\|last_data_received\[6\] 3 REG LCFF_X41_Y3_N17 7 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X41_Y3_N17; Fanout = 7; REG Node = 'PS2_Interface:myps2\|last_data_received\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|last_data_received[6] } "NODE_NAME" } } { "PS2_Interface.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Interface.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|last_data_received[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|last_data_received[6] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.633 ns" { resetn PS2_Interface:myps2|last_data_received[7]~1 PS2_Interface:myps2|last_data_received[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.633 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|last_data_received[7]~1 {} PS2_Interface:myps2|last_data_received[6] {} } { 0.000ns 0.000ns 6.763ns 0.910ns } { 0.000ns 0.862ns 0.438ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|last_data_received[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|last_data_received[6] {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inclock debug_word\[26\] processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg 12.799 ns memory " "Info: tco from clock \"inclock\" to destination pin \"debug_word\[26\]\" through memory \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg\" is 12.799 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "inclock pll:div\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"inclock\" and output clock \"pll:div\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "skeleton.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/skeleton.v" 5 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 source 2.712 ns + Longest memory " "Info: + Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to source memory is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 4019 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4019; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.661 ns) 2.712 ns processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg 3 MEM M4K_X52_Y19 1 " "Info: 3: + IC(0.960 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/db/altsyncram_vqc1.tdf" 582 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.37 % ) " "Info: Total cell delay = 0.661 ns ( 24.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.051 ns ( 75.63 % ) " "Info: Total interconnect delay = 2.051 ns ( 75.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/db/altsyncram_vqc1.tdf" 582 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.236 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg 1 MEM M4K_X52_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/db/altsyncram_vqc1.tdf" 582 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\] 2 MEM M4K_X52_Y19 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y19; Fanout = 1; MEM Node = 'processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26] } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/db/altsyncram_vqc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.150 ns) 5.142 ns processor:myprocessor\|TRISTATES32\[26\].MemReadOrNormal1~0 3 COMB LCCOMB_X24_Y18_N8 3 " "Info: 3: + IC(1.999 ns) + CELL(0.150 ns) = 5.142 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 3; COMB Node = 'processor:myprocessor\|TRISTATES32\[26\].MemReadOrNormal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26] processor:myprocessor|TRISTATES32[26].MemReadOrNormal1~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/processor.v" 213 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.413 ns) 6.027 ns processor:myprocessor\|TRISTATES32\[26\].MEM_DATA_IN0~0 4 COMB LCCOMB_X24_Y18_N26 2 " "Info: 4: + IC(0.472 ns) + CELL(0.413 ns) = 6.027 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 2; COMB Node = 'processor:myprocessor\|TRISTATES32\[26\].MEM_DATA_IN0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { processor:myprocessor|TRISTATES32[26].MemReadOrNormal1~0 processor:myprocessor|TRISTATES32[26].MEM_DATA_IN0~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/processor.v" 199 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.421 ns) + CELL(2.788 ns) 12.236 ns debug_word\[26\] 5 PIN PIN_D16 0 " "Info: 5: + IC(3.421 ns) + CELL(2.788 ns) = 12.236 ns; Loc. = PIN_D16; Fanout = 0; PIN Node = 'debug_word\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { processor:myprocessor|TRISTATES32[26].MEM_DATA_IN0~0 debug_word[26] } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.344 ns ( 51.85 % ) " "Info: Total cell delay = 6.344 ns ( 51.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.892 ns ( 48.15 % ) " "Info: Total interconnect delay = 5.892 ns ( 48.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26] processor:myprocessor|TRISTATES32[26].MemReadOrNormal1~0 processor:myprocessor|TRISTATES32[26].MEM_DATA_IN0~0 debug_word[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg {} processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26] {} processor:myprocessor|TRISTATES32[26].MemReadOrNormal1~0 {} processor:myprocessor|TRISTATES32[26].MEM_DATA_IN0~0 {} debug_word[26] {} } { 0.000ns 0.000ns 1.999ns 0.472ns 3.421ns } { 0.000ns 2.993ns 0.150ns 0.413ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg {} } { 0.000ns 1.091ns 0.960ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26] processor:myprocessor|TRISTATES32[26].MemReadOrNormal1~0 processor:myprocessor|TRISTATES32[26].MEM_DATA_IN0~0 debug_word[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg {} processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26] {} processor:myprocessor|TRISTATES32[26].MemReadOrNormal1~0 {} processor:myprocessor|TRISTATES32[26].MEM_DATA_IN0~0 {} debug_word[26] {} } { 0.000ns 0.000ns 1.999ns 0.472ns 3.421ns } { 0.000ns 2.993ns 0.150ns 0.413ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg ps2_data inclock -7.047 ns register " "Info: th for register \"PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg\" (data pin = \"ps2_data\", clock pin = \"inclock\") is -7.047 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "inclock pll:div\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"inclock\" and output clock \"pll:div\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "skeleton.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/skeleton.v" 5 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 2.659 ns + Longest register " "Info: + Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 4019 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4019; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg 3 REG LCFF_X38_Y3_N13 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X38_Y3_N13; Fanout = 2; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.614 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_data 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'ps2_data'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/skeleton.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns ps2_data~0 2 COMB IOC_X65_Y32_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = IOC_X65_Y32_N3; Fanout = 1; COMB Node = 'ps2_data~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ps2_data ps2_data~0 } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/skeleton.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.499 ns) + CELL(0.149 ns) 7.530 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg~0 3 COMB LCCOMB_X38_Y3_N12 1 " "Info: 3: + IC(6.499 ns) + CELL(0.149 ns) = 7.530 ns; Loc. = LCCOMB_X38_Y3_N12; Fanout = 1; COMB Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { ps2_data~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.614 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg 4 REG LCFF_X38_Y3_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.614 ns; Loc. = LCFF_X38_Y3_N13; Fanout = 2; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Diego/Desktop/Processor v5.1/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 14.64 % ) " "Info: Total cell delay = 1.115 ns ( 14.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.499 ns ( 85.36 % ) " "Info: Total interconnect delay = 6.499 ns ( 85.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { ps2_data ps2_data~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { ps2_data {} ps2_data~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 0.000ns 6.499ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.659 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.659 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.614 ns" { ps2_data ps2_data~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.614 ns" { ps2_data {} ps2_data~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 0.000ns 6.499ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 04:47:54 2015 " "Info: Processing ended: Tue Apr 21 04:47:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
