src/main.o: ../src/main.c ../RTD/include/Clock_Ip.h \
 ../RTD/include/Clock_Ip_Types.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/StandardTypes.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Platform_Types.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/PlatformTypes.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler_Cfg.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/CompilerDefinition.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Clock_Ip_Cfg_Defines.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_MC_CGM.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_COMMON.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/BasicTypes.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_FIRC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SIRC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_FXOSC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SXOSC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_PLL.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_MC_ME.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_PRAMC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_FLASH.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_CMU_FC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SYSTICK.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_EMIOS.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_RTC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_CONFIGURATION_GPR.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Clock_Ip_Cfg.h \
 ../RTD/include/Clock_Ip_Types.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Mcu_MemMap.h \
 ../RTD/include/Siul2_Port_Ip.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/board/Siul2_Port_Ip_Cfg.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SIUL2.h \
 ../RTD/include/Siul2_Port_Ip_Types.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Siul2_Port_Ip_Defines.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_DCM_GPR.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Port_MemMap.h \
 ../RTD/include/Siul2_Port_Ip_Types.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Devassert.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Mcal.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/StandardTypes.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Soc_Ips.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/IpVersionMacros.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Reg_eSys.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/OsIf_Internal.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/OsIf_Cfg.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/OsIf_ArchCfg.h \
 ../RTD/include/Lpspi_Ip.h ../RTD/include/Lpspi_Ip_Types.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpspi_Ip_Cfg.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Mcal.h \
 ../RTD/include/OsIf.h ../RTD/include/OsIf_Internal.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Base_MemMap.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpspi_Ip_Sa_BOARD_InitPeripherals_PBcfg.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_LPSPI.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Spi_MemMap.h \
 ../RTD/include/IntCtrl_Ip.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/IntCtrl_Ip_Cfg.h \
 ../RTD/include/IntCtrl_Ip_TypesDef.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/IntCtrl_Ip_CfgDefines.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_NVIC.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_MSCM.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SCB.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Platform_MemMap.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/include/check_example.h \
 ../RTD/include/Lpuart_Uart_Ip.h ../RTD/include/Lpuart_Uart_Ip_Types.h \
 ../RTD/include/Lpuart_Uart_Ip_HwAccess.h ../RTD/include/OsIf.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpuart_Uart_Ip_Defines.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_LPUART.h \
 ../RTD/include/SchM_Uart.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Rte_MemMap.h \
 C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Uart_MemMap.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpuart_Uart_Ip_Cfg.h \
 C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpuart_Uart_Ip_Sa_BOARD_InitPeripherals_PBcfg.h \
 ../RTD/include/Lpuart_Uart_Ip_Types.h \
 ../RTD/include/Lpuart_Uart_Ip_Irq.h
../RTD/include/Clock_Ip.h:
../RTD/include/Clock_Ip_Types.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/StandardTypes.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Platform_Types.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/PlatformTypes.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Compiler_Cfg.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/CompilerDefinition.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Clock_Ip_Cfg_Defines.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_MC_CGM.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_COMMON.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/BasicTypes.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_FIRC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SIRC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_FXOSC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SXOSC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_PLL.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_MC_ME.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_PRAMC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_FLASH.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_CMU_FC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SYSTICK.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_EMIOS.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_RTC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_CONFIGURATION_GPR.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Clock_Ip_Cfg.h:
../RTD/include/Clock_Ip_Types.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Mcu_MemMap.h:
../RTD/include/Siul2_Port_Ip.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/board/Siul2_Port_Ip_Cfg.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SIUL2.h:
../RTD/include/Siul2_Port_Ip_Types.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Siul2_Port_Ip_Defines.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_DCM_GPR.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Port_MemMap.h:
../RTD/include/Siul2_Port_Ip_Types.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Devassert.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Mcal.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/StandardTypes.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Soc_Ips.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/IpVersionMacros.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Reg_eSys.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/OsIf_Internal.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/OsIf_Cfg.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/OsIf_ArchCfg.h:
../RTD/include/Lpspi_Ip.h:
../RTD/include/Lpspi_Ip_Types.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpspi_Ip_Cfg.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Mcal.h:
../RTD/include/OsIf.h:
../RTD/include/OsIf_Internal.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Base_MemMap.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpspi_Ip_Sa_BOARD_InitPeripherals_PBcfg.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_LPSPI.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Spi_MemMap.h:
../RTD/include/IntCtrl_Ip.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/IntCtrl_Ip_Cfg.h:
../RTD/include/IntCtrl_Ip_TypesDef.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/IntCtrl_Ip_CfgDefines.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_NVIC.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_MSCM.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_SCB.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Platform_MemMap.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/include/check_example.h:
../RTD/include/Lpuart_Uart_Ip.h:
../RTD/include/Lpuart_Uart_Ip_Types.h:
../RTD/include/Lpuart_Uart_Ip_HwAccess.h:
../RTD/include/OsIf.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpuart_Uart_Ip_Defines.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/header/S32K312_LPUART.h:
../RTD/include/SchM_Uart.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Rte_MemMap.h:
C\:/nxp/S32DS.3.5/S32DS/software/PlatformSDK_S32K3_2022_07/SW32K3_RTD_4_4_2_0_1_D2207/Base_TS_T40D34M20I1R0/include/Uart_MemMap.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpuart_Uart_Ip_Cfg.h:
C\:/Users/abhi/workspaceS32DS.3.5/Lpspi_Flexio_Ip_Transfer_S32K312/generate/include/Lpuart_Uart_Ip_Sa_BOARD_InitPeripherals_PBcfg.h:
../RTD/include/Lpuart_Uart_Ip_Types.h:
../RTD/include/Lpuart_Uart_Ip_Irq.h:
