# Autogenerated CACTI config file
-size (bytes) 828213580
-block size (bytes) 512
-associativity 1
-UCA bank count 256
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 3
-technology (u) 0.032
-page size (bits) 2048
-burst length 32
-internal prefetch width 8
-Data array cell type - "itrs-lstp"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "comm-dram"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 350
-cache type "ram"
-tag size (b) "default"
-access mode - "fast"
-design objective 58:12:69:10:88
-deviate 627562:460635:100000:672106:856304
-NUCAdesign objective 100:88:79:43:80
-NUCAdeviate 6744:9621:7287:7553:10000
-Optimize "ED"
-Cache model - "NUCA"
-NUCA bank count 32
-Wire signalling - "lowswing"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "aggressive"
-Core count 8
-Cache level - "L3"
