

================================================================
== Vitis HLS Report for 'handle_output'
================================================================
* Date:           Wed Nov  3 14:22:48 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.229 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       46|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      201|    -|
|Register             |        -|     -|     1171|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1171|      247|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_222                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_257                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_351                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op103_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op60_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op99_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_112_p3           |       and|   0|  0|   2|           1|           0|
    |grp_nbreadreq_fu_126_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_140_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln132_fu_405_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  46|          23|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_storemerge1_i_phi_fu_181_p4          |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_189  |  14|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_208    |  14|          3|    1|          3|
    |arpTableReplay_V_TDATA_blk_n                    |   9|          2|    1|          2|
    |dataOut_TDATA_blk_n                             |   9|          2|    1|          2|
    |dataOut_TDATA_int_regslice                      |  20|          4|  512|       2048|
    |dataOut_TKEEP_int_regslice                      |  20|          4|   64|        256|
    |dataOut_TLAST_int_regslice                      |  20|          4|    1|          4|
    |ip_header_checksum_blk_n                        |   9|          2|    1|          2|
    |mw_state                                        |  26|          5|    3|         15|
    |no_ip_header_out_blk_n                          |   9|          2|    1|          2|
    |previous_word_data_V                            |  14|          3|  112|        336|
    |previous_word_keep_V                            |  14|          3|   14|         42|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 201|         42|  715|       2723|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+-----+----+-----+-----------+
    |                      Name                      |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                       |    1|   0|    1|          0|
    |ap_done_reg                                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_1_reg_189  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_sendWord_last_V_reg_208    |    1|   0|    1|          0|
    |mw_state                                        |    3|   0|    3|          0|
    |mw_state_load_reg_513                           |    3|   0|    3|          0|
    |mw_state_load_reg_513_pp0_iter1_reg             |    3|   0|    3|          0|
    |p_Result_2_i_reg_563                            |   50|   0|   50|          0|
    |p_Result_8_i_reg_543                            |   50|   0|   50|          0|
    |previous_word_data_V                            |  112|   0|  112|          0|
    |previous_word_data_V_load_reg_517               |  112|   0|  112|          0|
    |previous_word_keep_V                            |   14|   0|   14|          0|
    |previous_word_keep_V_load_reg_524               |   14|   0|   14|          0|
    |tmp_3_i_reg_551                                 |    1|   0|    1|          0|
    |tmp_3_i_reg_551_pp0_iter1_reg                   |    1|   0|    1|          0|
    |tmp_4_i_reg_531                                 |    1|   0|    1|          0|
    |tmp_4_i_reg_531_pp0_iter1_reg                   |    1|   0|    1|          0|
    |trunc_ln674_1_reg_538                           |  400|   0|  400|          0|
    |trunc_ln674_reg_558                             |  400|   0|  400|          0|
    +------------------------------------------------+-----+----+-----+-----------+
    |Total                                           | 1171|   0| 1171|          0|
    +------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+------+------------+--------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|       handle_output|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|       handle_output|  return value|
|no_ip_header_out_dout       |   in|  1024|     ap_fifo|    no_ip_header_out|       pointer|
|no_ip_header_out_empty_n    |   in|     1|     ap_fifo|    no_ip_header_out|       pointer|
|no_ip_header_out_read       |  out|     1|     ap_fifo|    no_ip_header_out|       pointer|
|ip_header_checksum_dout     |   in|  1024|     ap_fifo|  ip_header_checksum|       pointer|
|ip_header_checksum_empty_n  |   in|     1|     ap_fifo|  ip_header_checksum|       pointer|
|ip_header_checksum_read     |  out|     1|     ap_fifo|  ip_header_checksum|       pointer|
|arpTableReplay_V_TVALID     |   in|     1|        axis|    arpTableReplay_V|       pointer|
|arpTableReplay_V_TDATA      |   in|   128|        axis|    arpTableReplay_V|       pointer|
|arpTableReplay_V_TREADY     |  out|     1|        axis|    arpTableReplay_V|       pointer|
|dataOut_TREADY              |   in|     1|        axis|    dataOut_V_last_V|       pointer|
|dataOut_TVALID              |  out|     1|        axis|    dataOut_V_last_V|       pointer|
|dataOut_TLAST               |  out|     1|        axis|    dataOut_V_last_V|       pointer|
|myMacAddress                |   in|    48|     ap_none|        myMacAddress|       pointer|
|dataOut_TDATA               |  out|   512|        axis|    dataOut_V_data_V|       pointer|
|dataOut_TKEEP               |  out|    64|        axis|    dataOut_V_keep_V|       pointer|
|dataOut_TSTRB               |  out|    64|        axis|    dataOut_V_strb_V|       pointer|
+----------------------------+-----+------+------------+--------------------+--------------+

