/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* LED */
#define LED__0__DM__MASK 0x1C0000u
#define LED__0__DM__SHIFT 18u
#define LED__0__DR CYREG_PRT1_DR
#define LED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED__0__HSIOM_MASK 0x0F000000u
#define LED__0__HSIOM_SHIFT 24u
#define LED__0__INTCFG CYREG_PRT1_INTCFG
#define LED__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED__0__MASK 0x40u
#define LED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED__0__PC CYREG_PRT1_PC
#define LED__0__PC2 CYREG_PRT1_PC2
#define LED__0__PORT 1u
#define LED__0__PS CYREG_PRT1_PS
#define LED__0__SHIFT 6u
#define LED__DR CYREG_PRT1_DR
#define LED__INTCFG CYREG_PRT1_INTCFG
#define LED__INTSTAT CYREG_PRT1_INTSTAT
#define LED__MASK 0x40u
#define LED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED__PC CYREG_PRT1_PC
#define LED__PC2 CYREG_PRT1_PC2
#define LED__PORT 1u
#define LED__PS CYREG_PRT1_PS
#define LED__SHIFT 6u

/* PWM */
#define PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* FECH */
#define FECH_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define FECH_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define FECH_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define FECH_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define FECH_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define FECH_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define FECH_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define FECH_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define FECH_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define FECH_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define FECH_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define FECH_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define FECH_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define FECH_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define FECH_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define FECH_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* UART */
#define UART_rx__0__DM__MASK 0x07u
#define UART_rx__0__DM__SHIFT 0u
#define UART_rx__0__DR CYREG_PRT4_DR
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_PRT4_PC
#define UART_rx__0__PC2 CYREG_PRT4_PC2
#define UART_rx__0__PORT 4u
#define UART_rx__0__PS CYREG_PRT4_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_PRT4_DR
#define UART_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_PRT4_PC
#define UART_rx__PC2 CYREG_PRT4_PC2
#define UART_rx__PORT 4u
#define UART_rx__PS CYREG_PRT4_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define UART_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_SCB_IRQ__INTC_MASK 0x400u
#define UART_SCB_IRQ__INTC_NUMBER 10u
#define UART_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define UART_SCB_IRQ__INTC_PRIOR_NUM 3u
#define UART_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define UART_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define UART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A01
#define UART_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_SCBCLK__MASK 0x80000000u
#define UART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A01
#define UART_tx__0__DM__MASK 0x38u
#define UART_tx__0__DM__SHIFT 3u
#define UART_tx__0__DR CYREG_PRT4_DR
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_PRT4_PC
#define UART_tx__0__PC2 CYREG_PRT4_PC2
#define UART_tx__0__PORT 4u
#define UART_tx__0__PS CYREG_PRT4_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_PRT4_DR
#define UART_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_PRT4_PC
#define UART_tx__PC2 CYREG_PRT4_PC2
#define UART_tx__PORT 4u
#define UART_tx__PS CYREG_PRT4_PS
#define UART_tx__SHIFT 1u

/* Speed */
#define Speed_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define Speed_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define Speed_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define Speed_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define Speed_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define Speed_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define Speed_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define Speed_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define Speed_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define Speed_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define Speed_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Speed_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define Speed_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define Speed_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define Speed_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define Speed_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* DI_ATU */
#define DI_ATU__0__DM__MASK 0x07u
#define DI_ATU__0__DM__SHIFT 0u
#define DI_ATU__0__DR CYREG_PRT0_DR
#define DI_ATU__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DI_ATU__0__HSIOM_MASK 0x0000000Fu
#define DI_ATU__0__HSIOM_SHIFT 0u
#define DI_ATU__0__INTCFG CYREG_PRT0_INTCFG
#define DI_ATU__0__INTSTAT CYREG_PRT0_INTSTAT
#define DI_ATU__0__MASK 0x01u
#define DI_ATU__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_ATU__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_ATU__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_ATU__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_ATU__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_ATU__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_ATU__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_ATU__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_ATU__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_ATU__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_ATU__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_ATU__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_ATU__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_ATU__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_ATU__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_ATU__0__PC CYREG_PRT0_PC
#define DI_ATU__0__PC2 CYREG_PRT0_PC2
#define DI_ATU__0__PORT 0u
#define DI_ATU__0__PS CYREG_PRT0_PS
#define DI_ATU__0__SHIFT 0u
#define DI_ATU__DR CYREG_PRT0_DR
#define DI_ATU__INTCFG CYREG_PRT0_INTCFG
#define DI_ATU__INTSTAT CYREG_PRT0_INTSTAT
#define DI_ATU__MASK 0x01u
#define DI_ATU__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_ATU__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_ATU__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_ATU__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_ATU__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_ATU__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_ATU__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_ATU__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_ATU__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_ATU__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_ATU__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_ATU__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_ATU__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_ATU__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_ATU__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_ATU__PC CYREG_PRT0_PC
#define DI_ATU__PC2 CYREG_PRT0_PC2
#define DI_ATU__PORT 0u
#define DI_ATU__PS CYREG_PRT0_PS
#define DI_ATU__SHIFT 0u

/* DI_Fdd */
#define DI_Fdd__0__DM__MASK 0x38u
#define DI_Fdd__0__DM__SHIFT 3u
#define DI_Fdd__0__DR CYREG_PRT0_DR
#define DI_Fdd__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DI_Fdd__0__HSIOM_MASK 0x000000F0u
#define DI_Fdd__0__HSIOM_SHIFT 4u
#define DI_Fdd__0__INTCFG CYREG_PRT0_INTCFG
#define DI_Fdd__0__INTSTAT CYREG_PRT0_INTSTAT
#define DI_Fdd__0__MASK 0x02u
#define DI_Fdd__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_Fdd__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_Fdd__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_Fdd__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_Fdd__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_Fdd__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_Fdd__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_Fdd__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_Fdd__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_Fdd__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_Fdd__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_Fdd__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_Fdd__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_Fdd__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_Fdd__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_Fdd__0__PC CYREG_PRT0_PC
#define DI_Fdd__0__PC2 CYREG_PRT0_PC2
#define DI_Fdd__0__PORT 0u
#define DI_Fdd__0__PS CYREG_PRT0_PS
#define DI_Fdd__0__SHIFT 1u
#define DI_Fdd__DR CYREG_PRT0_DR
#define DI_Fdd__INTCFG CYREG_PRT0_INTCFG
#define DI_Fdd__INTSTAT CYREG_PRT0_INTSTAT
#define DI_Fdd__MASK 0x02u
#define DI_Fdd__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_Fdd__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_Fdd__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_Fdd__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_Fdd__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_Fdd__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_Fdd__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_Fdd__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_Fdd__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_Fdd__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_Fdd__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_Fdd__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_Fdd__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_Fdd__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_Fdd__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_Fdd__PC CYREG_PRT0_PC
#define DI_Fdd__PC2 CYREG_PRT0_PC2
#define DI_Fdd__PORT 0u
#define DI_Fdd__PS CYREG_PRT0_PS
#define DI_Fdd__SHIFT 1u

/* DI_Fdg */
#define DI_Fdg__0__DM__MASK 0x1C0u
#define DI_Fdg__0__DM__SHIFT 6u
#define DI_Fdg__0__DR CYREG_PRT0_DR
#define DI_Fdg__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DI_Fdg__0__HSIOM_MASK 0x00000F00u
#define DI_Fdg__0__HSIOM_SHIFT 8u
#define DI_Fdg__0__INTCFG CYREG_PRT0_INTCFG
#define DI_Fdg__0__INTSTAT CYREG_PRT0_INTSTAT
#define DI_Fdg__0__MASK 0x04u
#define DI_Fdg__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_Fdg__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_Fdg__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_Fdg__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_Fdg__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_Fdg__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_Fdg__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_Fdg__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_Fdg__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_Fdg__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_Fdg__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_Fdg__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_Fdg__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_Fdg__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_Fdg__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_Fdg__0__PC CYREG_PRT0_PC
#define DI_Fdg__0__PC2 CYREG_PRT0_PC2
#define DI_Fdg__0__PORT 0u
#define DI_Fdg__0__PS CYREG_PRT0_PS
#define DI_Fdg__0__SHIFT 2u
#define DI_Fdg__DR CYREG_PRT0_DR
#define DI_Fdg__INTCFG CYREG_PRT0_INTCFG
#define DI_Fdg__INTSTAT CYREG_PRT0_INTSTAT
#define DI_Fdg__MASK 0x04u
#define DI_Fdg__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_Fdg__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_Fdg__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_Fdg__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_Fdg__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_Fdg__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_Fdg__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_Fdg__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_Fdg__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_Fdg__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_Fdg__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_Fdg__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_Fdg__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_Fdg__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_Fdg__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_Fdg__PC CYREG_PRT0_PC
#define DI_Fdg__PC2 CYREG_PRT0_PC2
#define DI_Fdg__PORT 0u
#define DI_Fdg__PS CYREG_PRT0_PS
#define DI_Fdg__SHIFT 2u

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_C00

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_B01
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_B01

/* Clock_3 */
#define Clock_3__DIVIDER_MASK 0x0000FFFFu
#define Clock_3__ENABLE CYREG_CLK_DIVIDER_A00
#define Clock_3__ENABLE_MASK 0x80000000u
#define Clock_3__MASK 0x80000000u
#define Clock_3__REGISTER CYREG_CLK_DIVIDER_A00

/* Clock_4 */
#define Clock_4__DIVIDER_MASK 0x0000FFFFu
#define Clock_4__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_4__ENABLE_MASK 0x80000000u
#define Clock_4__MASK 0x80000000u
#define Clock_4__REGISTER CYREG_CLK_DIVIDER_B00

/* DI_PhiA */
#define DI_PhiA__0__DM__MASK 0x38000u
#define DI_PhiA__0__DM__SHIFT 15u
#define DI_PhiA__0__DR CYREG_PRT0_DR
#define DI_PhiA__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DI_PhiA__0__HSIOM_MASK 0x00F00000u
#define DI_PhiA__0__HSIOM_SHIFT 20u
#define DI_PhiA__0__INTCFG CYREG_PRT0_INTCFG
#define DI_PhiA__0__INTSTAT CYREG_PRT0_INTSTAT
#define DI_PhiA__0__MASK 0x20u
#define DI_PhiA__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_PhiA__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_PhiA__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_PhiA__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_PhiA__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_PhiA__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_PhiA__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_PhiA__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_PhiA__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_PhiA__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_PhiA__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_PhiA__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_PhiA__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_PhiA__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_PhiA__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_PhiA__0__PC CYREG_PRT0_PC
#define DI_PhiA__0__PC2 CYREG_PRT0_PC2
#define DI_PhiA__0__PORT 0u
#define DI_PhiA__0__PS CYREG_PRT0_PS
#define DI_PhiA__0__SHIFT 5u
#define DI_PhiA__DR CYREG_PRT0_DR
#define DI_PhiA__INTCFG CYREG_PRT0_INTCFG
#define DI_PhiA__INTSTAT CYREG_PRT0_INTSTAT
#define DI_PhiA__MASK 0x20u
#define DI_PhiA__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_PhiA__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_PhiA__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_PhiA__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_PhiA__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_PhiA__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_PhiA__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_PhiA__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_PhiA__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_PhiA__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_PhiA__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_PhiA__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_PhiA__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_PhiA__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_PhiA__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_PhiA__PC CYREG_PRT0_PC
#define DI_PhiA__PC2 CYREG_PRT0_PC2
#define DI_PhiA__PORT 0u
#define DI_PhiA__PS CYREG_PRT0_PS
#define DI_PhiA__SHIFT 5u

/* DI_PhiB */
#define DI_PhiB__0__DM__MASK 0x1C0000u
#define DI_PhiB__0__DM__SHIFT 18u
#define DI_PhiB__0__DR CYREG_PRT0_DR
#define DI_PhiB__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DI_PhiB__0__HSIOM_MASK 0x0F000000u
#define DI_PhiB__0__HSIOM_SHIFT 24u
#define DI_PhiB__0__INTCFG CYREG_PRT0_INTCFG
#define DI_PhiB__0__INTSTAT CYREG_PRT0_INTSTAT
#define DI_PhiB__0__MASK 0x40u
#define DI_PhiB__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_PhiB__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_PhiB__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_PhiB__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_PhiB__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_PhiB__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_PhiB__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_PhiB__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_PhiB__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_PhiB__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_PhiB__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_PhiB__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_PhiB__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_PhiB__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_PhiB__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_PhiB__0__PC CYREG_PRT0_PC
#define DI_PhiB__0__PC2 CYREG_PRT0_PC2
#define DI_PhiB__0__PORT 0u
#define DI_PhiB__0__PS CYREG_PRT0_PS
#define DI_PhiB__0__SHIFT 6u
#define DI_PhiB__DR CYREG_PRT0_DR
#define DI_PhiB__INTCFG CYREG_PRT0_INTCFG
#define DI_PhiB__INTSTAT CYREG_PRT0_INTSTAT
#define DI_PhiB__MASK 0x40u
#define DI_PhiB__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_PhiB__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_PhiB__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_PhiB__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_PhiB__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_PhiB__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_PhiB__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_PhiB__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_PhiB__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_PhiB__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_PhiB__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_PhiB__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_PhiB__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_PhiB__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_PhiB__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_PhiB__PC CYREG_PRT0_PC
#define DI_PhiB__PC2 CYREG_PRT0_PC2
#define DI_PhiB__PORT 0u
#define DI_PhiB__PS CYREG_PRT0_PS
#define DI_PhiB__SHIFT 6u

/* QuadDec */
#define QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_UDB_W8_A0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_UDB_W8_A1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_UDB_W8_D0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_UDB_W8_D1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_UDB_W8_F0_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_UDB_W8_F1_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define QuadDec_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_UDB_W8_A0_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_UDB_W8_A1_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_UDB_W8_D0_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_UDB_W8_D1_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_UDB_W8_F0_01
#define QuadDec_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_UDB_W8_F1_01
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define QuadDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define QuadDec_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define QuadDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define QuadDec_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK_01
#define QuadDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define QuadDec_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST_01

/* DI_Index */
#define DI_Index__0__DM__MASK 0x7000u
#define DI_Index__0__DM__SHIFT 12u
#define DI_Index__0__DR CYREG_PRT0_DR
#define DI_Index__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define DI_Index__0__HSIOM_MASK 0x000F0000u
#define DI_Index__0__HSIOM_SHIFT 16u
#define DI_Index__0__INTCFG CYREG_PRT0_INTCFG
#define DI_Index__0__INTSTAT CYREG_PRT0_INTSTAT
#define DI_Index__0__MASK 0x10u
#define DI_Index__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_Index__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_Index__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_Index__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_Index__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_Index__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_Index__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_Index__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_Index__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_Index__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_Index__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_Index__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_Index__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_Index__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_Index__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_Index__0__PC CYREG_PRT0_PC
#define DI_Index__0__PC2 CYREG_PRT0_PC2
#define DI_Index__0__PORT 0u
#define DI_Index__0__PS CYREG_PRT0_PS
#define DI_Index__0__SHIFT 4u
#define DI_Index__DR CYREG_PRT0_DR
#define DI_Index__INTCFG CYREG_PRT0_INTCFG
#define DI_Index__INTSTAT CYREG_PRT0_INTSTAT
#define DI_Index__MASK 0x10u
#define DI_Index__PA__CFG0 CYREG_UDB_PA0_CFG0
#define DI_Index__PA__CFG1 CYREG_UDB_PA0_CFG1
#define DI_Index__PA__CFG10 CYREG_UDB_PA0_CFG10
#define DI_Index__PA__CFG11 CYREG_UDB_PA0_CFG11
#define DI_Index__PA__CFG12 CYREG_UDB_PA0_CFG12
#define DI_Index__PA__CFG13 CYREG_UDB_PA0_CFG13
#define DI_Index__PA__CFG14 CYREG_UDB_PA0_CFG14
#define DI_Index__PA__CFG2 CYREG_UDB_PA0_CFG2
#define DI_Index__PA__CFG3 CYREG_UDB_PA0_CFG3
#define DI_Index__PA__CFG4 CYREG_UDB_PA0_CFG4
#define DI_Index__PA__CFG5 CYREG_UDB_PA0_CFG5
#define DI_Index__PA__CFG6 CYREG_UDB_PA0_CFG6
#define DI_Index__PA__CFG7 CYREG_UDB_PA0_CFG7
#define DI_Index__PA__CFG8 CYREG_UDB_PA0_CFG8
#define DI_Index__PA__CFG9 CYREG_UDB_PA0_CFG9
#define DI_Index__PC CYREG_PRT0_PC
#define DI_Index__PC2 CYREG_PRT0_PC2
#define DI_Index__PORT 0u
#define DI_Index__PS CYREG_PRT0_PS
#define DI_Index__SHIFT 4u

/* ENA_L298 */
#define ENA_L298__0__DM__MASK 0xE00u
#define ENA_L298__0__DM__SHIFT 9u
#define ENA_L298__0__DR CYREG_PRT1_DR
#define ENA_L298__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ENA_L298__0__HSIOM_MASK 0x0000F000u
#define ENA_L298__0__HSIOM_SHIFT 12u
#define ENA_L298__0__INTCFG CYREG_PRT1_INTCFG
#define ENA_L298__0__INTSTAT CYREG_PRT1_INTSTAT
#define ENA_L298__0__MASK 0x08u
#define ENA_L298__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define ENA_L298__0__OUT_SEL_SHIFT 6u
#define ENA_L298__0__OUT_SEL_VAL 3u
#define ENA_L298__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENA_L298__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENA_L298__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENA_L298__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENA_L298__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENA_L298__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENA_L298__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENA_L298__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENA_L298__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENA_L298__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENA_L298__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENA_L298__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENA_L298__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENA_L298__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENA_L298__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENA_L298__0__PC CYREG_PRT1_PC
#define ENA_L298__0__PC2 CYREG_PRT1_PC2
#define ENA_L298__0__PORT 1u
#define ENA_L298__0__PS CYREG_PRT1_PS
#define ENA_L298__0__SHIFT 3u
#define ENA_L298__DR CYREG_PRT1_DR
#define ENA_L298__INTCFG CYREG_PRT1_INTCFG
#define ENA_L298__INTSTAT CYREG_PRT1_INTSTAT
#define ENA_L298__MASK 0x08u
#define ENA_L298__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ENA_L298__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ENA_L298__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ENA_L298__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ENA_L298__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ENA_L298__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ENA_L298__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ENA_L298__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ENA_L298__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ENA_L298__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ENA_L298__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ENA_L298__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ENA_L298__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ENA_L298__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ENA_L298__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ENA_L298__PC CYREG_PRT1_PC
#define ENA_L298__PC2 CYREG_PRT1_PC2
#define ENA_L298__PORT 1u
#define ENA_L298__PS CYREG_PRT1_PS
#define ENA_L298__SHIFT 3u

/* IN1_L298 */
#define IN1_L298__0__DM__MASK 0x7000u
#define IN1_L298__0__DM__SHIFT 12u
#define IN1_L298__0__DR CYREG_PRT1_DR
#define IN1_L298__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define IN1_L298__0__HSIOM_MASK 0x000F0000u
#define IN1_L298__0__HSIOM_SHIFT 16u
#define IN1_L298__0__INTCFG CYREG_PRT1_INTCFG
#define IN1_L298__0__INTSTAT CYREG_PRT1_INTSTAT
#define IN1_L298__0__MASK 0x10u
#define IN1_L298__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IN1_L298__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IN1_L298__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IN1_L298__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IN1_L298__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IN1_L298__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IN1_L298__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IN1_L298__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IN1_L298__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IN1_L298__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IN1_L298__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IN1_L298__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IN1_L298__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IN1_L298__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IN1_L298__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IN1_L298__0__PC CYREG_PRT1_PC
#define IN1_L298__0__PC2 CYREG_PRT1_PC2
#define IN1_L298__0__PORT 1u
#define IN1_L298__0__PS CYREG_PRT1_PS
#define IN1_L298__0__SHIFT 4u
#define IN1_L298__DR CYREG_PRT1_DR
#define IN1_L298__INTCFG CYREG_PRT1_INTCFG
#define IN1_L298__INTSTAT CYREG_PRT1_INTSTAT
#define IN1_L298__MASK 0x10u
#define IN1_L298__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IN1_L298__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IN1_L298__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IN1_L298__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IN1_L298__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IN1_L298__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IN1_L298__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IN1_L298__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IN1_L298__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IN1_L298__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IN1_L298__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IN1_L298__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IN1_L298__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IN1_L298__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IN1_L298__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IN1_L298__PC CYREG_PRT1_PC
#define IN1_L298__PC2 CYREG_PRT1_PC2
#define IN1_L298__PORT 1u
#define IN1_L298__PS CYREG_PRT1_PS
#define IN1_L298__SHIFT 4u

/* IN2_L298 */
#define IN2_L298__0__DM__MASK 0x38000u
#define IN2_L298__0__DM__SHIFT 15u
#define IN2_L298__0__DR CYREG_PRT1_DR
#define IN2_L298__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define IN2_L298__0__HSIOM_MASK 0x00F00000u
#define IN2_L298__0__HSIOM_SHIFT 20u
#define IN2_L298__0__INTCFG CYREG_PRT1_INTCFG
#define IN2_L298__0__INTSTAT CYREG_PRT1_INTSTAT
#define IN2_L298__0__MASK 0x20u
#define IN2_L298__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IN2_L298__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IN2_L298__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IN2_L298__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IN2_L298__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IN2_L298__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IN2_L298__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IN2_L298__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IN2_L298__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IN2_L298__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IN2_L298__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IN2_L298__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IN2_L298__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IN2_L298__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IN2_L298__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IN2_L298__0__PC CYREG_PRT1_PC
#define IN2_L298__0__PC2 CYREG_PRT1_PC2
#define IN2_L298__0__PORT 1u
#define IN2_L298__0__PS CYREG_PRT1_PS
#define IN2_L298__0__SHIFT 5u
#define IN2_L298__DR CYREG_PRT1_DR
#define IN2_L298__INTCFG CYREG_PRT1_INTCFG
#define IN2_L298__INTSTAT CYREG_PRT1_INTSTAT
#define IN2_L298__MASK 0x20u
#define IN2_L298__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IN2_L298__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IN2_L298__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IN2_L298__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IN2_L298__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IN2_L298__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IN2_L298__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IN2_L298__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IN2_L298__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IN2_L298__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IN2_L298__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IN2_L298__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IN2_L298__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IN2_L298__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IN2_L298__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IN2_L298__PC CYREG_PRT1_PC
#define IN2_L298__PC2 CYREG_PRT1_PC2
#define IN2_L298__PORT 1u
#define IN2_L298__PS CYREG_PRT1_PS
#define IN2_L298__SHIFT 5u

/* Stat_dir */
#define Stat_dir_sts_sts_reg__0__MASK 0x01u
#define Stat_dir_sts_sts_reg__0__POS 0
#define Stat_dir_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define Stat_dir_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define Stat_dir_sts_sts_reg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define Stat_dir_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define Stat_dir_sts_sts_reg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define Stat_dir_sts_sts_reg__MASK 0x01u
#define Stat_dir_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_00
#define Stat_dir_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Stat_dir_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define Stat_dir_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define Stat_dir_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_00
#define Stat_dir_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_00
#define Stat_dir_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_00

/* isr_fech */
#define isr_fech__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_fech__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_fech__INTC_MASK 0x20000u
#define isr_fech__INTC_NUMBER 17u
#define isr_fech__INTC_PRIOR_MASK 0xC000u
#define isr_fech__INTC_PRIOR_NUM 0u
#define isr_fech__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_fech__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_fech__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "VNH7040-and"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 33000000U
#define CYDEV_BCLK__HFCLK__KHZ 33000U
#define CYDEV_BCLK__HFCLK__MHZ 33U
#define CYDEV_BCLK__SYSCLK__HZ 33000000U
#define CYDEV_BCLK__SYSCLK__KHZ 33000U
#define CYDEV_BCLK__SYSCLK__MHZ 33U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
