Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Sep 30 05:05:35 2024
| Host              : nct-epic running 64-bit Debian GNU/Linux 12 (bookworm)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_display_timing_summary_routed.rpt -pb top_display_timing_summary_routed.pb -rpx top_display_timing_summary_routed.rpx -warn_on_violation
| Design            : top_display
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                                  Violations  
--------  ----------------  -----------------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                             1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree           2           
SYNTH-10  Warning           Wide multiplier                                              270         
XDCB-4    Warning           create_clock constraint set on both sides of diff pair port  1           
XDCH-2    Warning           Same min and max delay values on IO port                     7           
CLKC-24   Advisory          MMCME4 with ZHOLD drives sequential IO not with CLKOUT0      2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.699        0.000                      0               242592        0.010        0.000                      0               242592        1.072        0.000                       0                138903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_300mhz_n                      {0.000 1.666}        3.333           300.030         
clk_300mhz_p                      {0.000 1.666}        3.333           300.030         
serial_and_pix_clks/inst/clk      {0.000 1.666}        3.333           300.030         
  clk_out_100MHz_clk_wiz_720p     {0.000 5.050}        10.100          99.010          
  clk_out_371_25MHz_clk_wiz_720p  {0.000 1.347}        2.693           371.287         
  clk_out_74_25MHz_clk_wiz_720p   {0.000 6.733}        13.467          74.257          
  clkfbout_clk_wiz_720p           {0.000 8.333}        16.665          60.006          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
serial_and_pix_clks/inst/clk                                                                                                                                                        1.216        0.000                       0                     1  
  clk_out_100MHz_clk_wiz_720p           2.622        0.000                      0               239646        0.010        0.000                      0               239646        4.508        0.000                       0                138578  
  clk_out_371_25MHz_clk_wiz_720p        0.699        0.000                      0                   49        0.025        0.000                      0                   49        1.072        0.000                       0                    55  
  clk_out_74_25MHz_clk_wiz_720p         5.744        0.000                      0                 2894        0.037        0.000                      0                 2894        6.191        0.000                       0                   266  
  clkfbout_clk_wiz_720p                                                                                                                                                            15.375        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_74_25MHz_clk_wiz_720p   clk_out_371_25MHz_clk_wiz_720p        0.995        0.000                      0                   33        0.109        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out_100MHz_clk_wiz_720p  clk_out_100MHz_clk_wiz_720p  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                          clk_out_371_25MHz_clk_wiz_720p                                  
(none)                          clk_out_74_25MHz_clk_wiz_720p                                   
(none)                                                          clk_out_74_25MHz_clk_wiz_720p   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  serial_and_pix_clks/inst/clk
  To Clock:  serial_and_pix_clks/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_and_pix_clks/inst/clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { serial_and_pix_clks/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.667       1.217      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.667       1.217      MMCM_X0Y8  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_100MHz_clk_wiz_720p
  To Clock:  clk_out_100MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        2.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 0.076ns (1.070%)  route 7.025ns (98.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.284 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.646ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.025     6.284    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.776     9.284    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][48]/C
                         clock pessimism             -0.255     9.029    
                         clock uncertainty           -0.063     8.966    
    SLICE_X68Y578        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.906    raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][48]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 0.076ns (1.070%)  route 7.025ns (98.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.284 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.646ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.025     6.284    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.776     9.284    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][57]/C
                         clock pessimism             -0.255     9.029    
                         clock uncertainty           -0.063     8.966    
    SLICE_X68Y578        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     8.906    raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][57]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 0.076ns (1.070%)  route 7.025ns (98.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.284 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.646ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.025     6.284    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.776     9.284    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][38]/C
                         clock pessimism             -0.255     9.029    
                         clock uncertainty           -0.063     8.966    
    SLICE_X68Y578        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     8.906    raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][38]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 0.076ns (1.070%)  route 7.025ns (98.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 9.284 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.646ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         7.025     6.284    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.776     9.284    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X68Y578        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][42]/C
                         clock pessimism             -0.255     9.029    
                         clock uncertainty           -0.063     8.966    
    SLICE_X68Y578        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     8.906    raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_z][42]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 0.076ns (1.077%)  route 6.978ns (98.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 9.276 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.646ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.978     6.237    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X74Y571        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.768     9.276    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X74Y571        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][44]/C
                         clock pessimism             -0.255     9.021    
                         clock uncertainty           -0.063     8.958    
    SLICE_X74Y571        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.898    raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][44]
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 0.076ns (1.077%)  route 6.978ns (98.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 9.276 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.646ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.978     6.237    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X74Y571        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.768     9.276    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X74Y571        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][46]/C
                         clock pessimism             -0.255     9.021    
                         clock uncertainty           -0.063     8.958    
    SLICE_X74Y571        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     8.898    raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][46]
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 raymarcher/mem_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.080ns (1.144%)  route 6.910ns (98.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 9.377 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.711ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.646ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.961    -0.951    raymarcher/clk_out_100MHz
    SLICE_X55Y480        FDRE                                         r  raymarcher/mem_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y480        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    -0.871 r  raymarcher/mem_addr_reg_reg[0]/Q
                         net (fo=155, routed)         6.910     6.039    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y114        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.869     9.377    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/clka
    RAMB36_X3Y114        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
                         clock pessimism             -0.247     9.130    
                         clock uncertainty           -0.063     9.067    
    RAMB36_X3Y114        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.358     8.709    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[epsilon][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.076ns (1.082%)  route 6.946ns (98.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 9.281 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.646ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.946     6.205    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X72Y577        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[epsilon][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.773     9.281    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X72Y577        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[epsilon][28]/C
                         clock pessimism             -0.255     9.026    
                         clock uncertainty           -0.063     8.963    
    SLICE_X72Y577        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     8.903    raymarcher/ss/msdi_3/dr_zr/res_reg[epsilon][28]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.076ns (1.082%)  route 6.946ns (98.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 9.281 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.646ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.946     6.205    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X72Y577        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.773     9.281    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X72Y577        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][50]/C
                         clock pessimism             -0.255     9.026    
                         clock uncertainty           -0.063     8.963    
    SLICE_X72Y577        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     8.903    raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][50]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.100ns  (clk_out_100MHz_clk_wiz_720p rise@10.100ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.076ns (1.082%)  route 6.946ns (98.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.819ns = ( 9.281 - 10.100 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.711ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.646ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.095    -0.817    raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/clk_out_100MHz
    SLICE_X110Y465       FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y465       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.741 r  raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/val_reg[1]/Q
                         net (fo=836, routed)         6.946     6.205    raymarcher/ss/msdi_3/dr_zr/drzr_n_0
    SLICE_X72Y577        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                     10.100    10.100 r  
    G31                  IBUFCTRL                     0.000    10.100 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.433    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166     7.267 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     7.484    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.508 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.773     9.281    raymarcher/ss/msdi_3/dr_zr/clk_out_100MHz
    SLICE_X72Y577        FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][51]/C
                         clock pessimism             -0.255     9.026    
                         clock uncertainty           -0.063     8.963    
    SLICE_X72Y577        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     8.903    raymarcher/ss/msdi_3/dr_zr/res_reg[march_depth][51]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  2.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[23][45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.109ns (56.771%)  route 0.083ns (43.229%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      2.014ns (routing 0.646ns, distribution 1.368ns)
  Clock Net Delay (Destination): 2.284ns (routing 0.711ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.014    -0.578    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X128Y430       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y430       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.519 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[22][44]/Q
                         net (fo=3, routed)           0.061    -0.458    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[22][44]
    SLICE_X129Y430       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022    -0.436 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[23][48]_i_5__9/O
                         net (fo=1, routed)           0.013    -0.423    raymarcher/ss/msdi_3/tc/tc/sc1/z[23][48]_i_5__9_n_0
    SLICE_X129Y430       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.028    -0.395 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[23][48]_i_1__9/O[4]
                         net (fo=1, routed)           0.009    -0.386    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[23][48]_i_1__9_n_11
    SLICE_X129Y430       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[23][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.284    -0.628    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X129Y430       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[23][45]/C
                         clock pessimism              0.172    -0.456    
    SLICE_X129Y430       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060    -0.396    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[23][45]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      2.010ns (routing 0.646ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.282ns (routing 0.711ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.010    -0.582    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y430       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y430       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.523 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][10]/Q
                         net (fo=3, routed)           0.060    -0.463    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[13][10]
    SLICE_X125Y430       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.441 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[14][16]_i_8__9/O
                         net (fo=1, routed)           0.015    -0.426    raymarcher/ss/msdi_3/tc/tc/sc1/z[14][16]_i_8__9_n_0
    SLICE_X125Y430       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.398 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][16]_i_1__9/O[1]
                         net (fo=1, routed)           0.010    -0.388    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][16]_i_1__9_n_14
    SLICE_X125Y430       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.282    -0.630    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y430       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][10]/C
                         clock pessimism              0.172    -0.458    
    SLICE_X125Y430       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.398    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][10]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      2.009ns (routing 0.646ns, distribution 1.363ns)
  Clock Net Delay (Destination): 2.281ns (routing 0.711ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.009    -0.583    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y432       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y432       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.524 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][26]/Q
                         net (fo=3, routed)           0.060    -0.464    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[13][26]
    SLICE_X125Y432       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.442 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[14][32]_i_8__9/O
                         net (fo=1, routed)           0.015    -0.427    raymarcher/ss/msdi_3/tc/tc/sc1/z[14][32]_i_8__9_n_0
    SLICE_X125Y432       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.399 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][32]_i_1__9/O[1]
                         net (fo=1, routed)           0.010    -0.389    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][32]_i_1__9_n_14
    SLICE_X125Y432       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.281    -0.631    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y432       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][26]/C
                         clock pessimism              0.172    -0.459    
    SLICE_X125Y432       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.399    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][26]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.109ns (56.186%)  route 0.085ns (43.814%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      2.007ns (routing 0.646ns, distribution 1.361ns)
  Clock Net Delay (Destination): 2.279ns (routing 0.711ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.007    -0.585    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X124Y435       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y435       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059    -0.526 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[13][50]/Q
                         net (fo=3, routed)           0.060    -0.466    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[13][50]
    SLICE_X125Y435       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.444 r  raymarcher/ss/msdi_3/tc/tc/sc1/z[14][64]_i_5__3/O
                         net (fo=1, routed)           0.015    -0.429    raymarcher/ss/msdi_3/tc/tc/sc1/z[14][64]_i_5__3_n_0
    SLICE_X125Y435       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.028    -0.401 r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][64]_i_1__3/O[1]
                         net (fo=1, routed)           0.010    -0.391    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][64]_i_1__3_n_14
    SLICE_X125Y435       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.279    -0.633    raymarcher/ss/msdi_3/tc/tc/sc1/clk_out_100MHz
    SLICE_X125Y435       FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][50]/C
                         clock pessimism              0.172    -0.461    
    SLICE_X125Y435       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.401    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[14][50]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/invn/x_reg[9][61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/ld/invn/x_reg[10][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.779ns (routing 0.646ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.711ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.779    -0.813    raymarcher/ss/ld/invn/clk_out_100MHz
    SLICE_X71Y500        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[9][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y500        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.755 r  raymarcher/ss/ld/invn/x_reg[9][61]/Q
                         net (fo=3, routed)           0.120    -0.635    raymarcher/ss/ld/invn/x_reg[9]_606[61]
    SLICE_X69Y498        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[10][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.018    -0.894    raymarcher/ss/ld/invn/clk_out_100MHz
    SLICE_X69Y498        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[10][61]/C
                         clock pessimism              0.189    -0.705    
    SLICE_X69Y498        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060    -0.645    raymarcher/ss/ld/invn/x_reg[10][61]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[2][0]__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.060ns (30.612%)  route 0.136ns (69.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      1.783ns (routing 0.646ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.711ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.783    -0.809    raymarcher/ss/ld/approxmult_dst3/fm/clk_out_100MHz
    SLICE_X77Y568        FDRE                                         r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y568        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060    -0.749 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1][0]__0/Q
                         net (fo=2, routed)           0.136    -0.613    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1][0]__0_n_0
    SLICE_X82Y567        FDRE                                         r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[2][0]__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.043    -0.869    raymarcher/ss/ld/approxmult_dst3/fm/clk_out_100MHz
    SLICE_X82Y567        FDRE                                         r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[2][0]__4/C
                         clock pessimism              0.184    -0.685    
    SLICE_X82Y567        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062    -0.623    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[2][0]__4
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/invn/x_reg[23][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/ld/invn/x_reg[24][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.193ns
  Clock Net Delay (Source):      1.736ns (routing 0.646ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.711ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.736    -0.856    raymarcher/ss/ld/invn/clk_out_100MHz
    SLICE_X68Y469        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[23][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y469        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060    -0.796 r  raymarcher/ss/ld/invn/x_reg[23][63]/Q
                         net (fo=3, routed)           0.109    -0.687    raymarcher/ss/ld/invn/x_reg[23]_620[63]
    SLICE_X67Y470        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[24][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.960    -0.952    raymarcher/ss/ld/invn/clk_out_100MHz
    SLICE_X67Y470        FDRE                                         r  raymarcher/ss/ld/invn/x_reg[24][63]/C
                         clock pessimism              0.193    -0.759    
    SLICE_X67Y470        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062    -0.697    raymarcher/ss/ld/invn/x_reg[24][63]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/fm1/reg_num2_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/fm1/M_reg[0][8]__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    -0.184ns
  Clock Net Delay (Source):      1.790ns (routing 0.646ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.027ns (routing 0.711ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.790    -0.802    raymarcher/fm1/clk_out_100MHz
    SLICE_X71Y563        FDRE                                         r  raymarcher/fm1/reg_num2_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y563        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.743 r  raymarcher/fm1/reg_num2_reg[59]/Q
                         net (fo=1, routed)           0.112    -0.631    raymarcher/fm1/reg_num2[59]
    SLICE_X69Y564        FDRE                                         r  raymarcher/fm1/M_reg[0][8]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.027    -0.885    raymarcher/fm1/clk_out_100MHz
    SLICE_X69Y564        FDRE                                         r  raymarcher/fm1/M_reg[0][8]__2/C
                         clock pessimism              0.184    -0.701    
    SLICE_X69Y564        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060    -0.641    raymarcher/fm1/M_reg[0][8]__2
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/ld/invn/y_reg[16][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/ld/invn/y_reg[17][48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.194ns (69.534%)  route 0.085ns (30.466%))
  Logic Levels:           4  (CARRY8=3 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Net Delay (Source):      1.737ns (routing 0.646ns, distribution 1.091ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.711ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.737    -0.855    raymarcher/ss/ld/invn/clk_out_100MHz
    SLICE_X68Y478        FDRE                                         r  raymarcher/ss/ld/invn/y_reg[16][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y478        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    -0.797 r  raymarcher/ss/ld/invn/y_reg[16][39]/Q
                         net (fo=1, routed)           0.058    -0.739    raymarcher/ss/ld/invn/y_reg_n_0_[16][39]
    SLICE_X69Y478        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    -0.703 r  raymarcher/ss/ld/invn/y[17][39]_i_10/O
                         net (fo=1, routed)           0.010    -0.693    raymarcher/ss/ld/invn/y[17][39]_i_10_n_0
    SLICE_X69Y478        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044    -0.649 r  raymarcher/ss/ld/invn/y_reg[17][39]_i_1__15/CO[7]
                         net (fo=1, routed)           0.004    -0.645    raymarcher/ss/ld/invn/y_reg[17][39]_i_1__15_n_0
    SLICE_X69Y479        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.025    -0.620 r  raymarcher/ss/ld/invn/y_reg[17][47]_i_1__15/CO[7]
                         net (fo=1, routed)           0.004    -0.616    raymarcher/ss/ld/invn/y_reg[17][47]_i_1__15_n_0
    SLICE_X69Y480        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031    -0.585 r  raymarcher/ss/ld/invn/y_reg[17][55]_i_1__15/O[0]
                         net (fo=1, routed)           0.009    -0.576    raymarcher/ss/ld/invn/y_reg[17][55]_i_1__15_n_15
    SLICE_X69Y480        FDRE                                         r  raymarcher/ss/ld/invn/y_reg[17][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      2.011    -0.901    raymarcher/ss/ld/invn/clk_out_100MHz
    SLICE_X69Y480        FDRE                                         r  raymarcher/ss/ld/invn/y_reg[17][48]/C
                         clock pessimism              0.255    -0.646    
    SLICE_X69Y480        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060    -0.586    raymarcher/ss/ld/invn/y_reg[17][48]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[19][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[20][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             clk_out_100MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_100MHz_clk_wiz_720p rise@0.000ns - clk_out_100MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.109ns (45.798%)  route 0.129ns (54.202%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.977ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      1.698ns (routing 0.646ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.711ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.698    -0.894    raymarcher/ss/msdi_2/tc/tc/sc2/clk_out_100MHz
    SLICE_X58Y420        FDRE                                         r  raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[19][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y420        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058    -0.836 r  raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[19][27]/Q
                         net (fo=3, routed)           0.100    -0.736    raymarcher/ss/msdi_2/tc/tc/sc2/z_reg_n_0_[19][27]
    SLICE_X59Y419        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022    -0.714 r  raymarcher/ss/msdi_2/tc/tc/sc2/z[20][32]_i_7__6/O
                         net (fo=1, routed)           0.019    -0.695    raymarcher/ss/msdi_2/tc/tc/sc2/z[20][32]_i_7__6_n_0
    SLICE_X59Y419        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029    -0.666 r  raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[20][32]_i_1__6/O[2]
                         net (fo=1, routed)           0.010    -0.656    raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[20][32]_i_1__6_n_13
    SLICE_X59Y419        FDRE                                         r  raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[20][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.940    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.912 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.935    -0.977    raymarcher/ss/msdi_2/tc/tc/sc2/clk_out_100MHz
    SLICE_X59Y419        FDRE                                         r  raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[20][27]/C
                         clock pessimism              0.251    -0.726    
    SLICE_X59Y419        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060    -0.666    raymarcher/ss/msdi_2/tc/tc/sc2/z_reg[20][27]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_100MHz_clk_wiz_720p
Waveform(ns):       { 0.000 5.050 }
Period(ns):         10.100
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X5Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X3Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X3Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X4Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.100      8.745      RAMB36_X4Y106  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.050       4.508      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_371_25MHz_clk_wiz_720p
  To Clock:  clk_out_371_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 TMDS_shift_blue_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.174ns (52.727%)  route 0.156ns (47.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 0.560 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.022ns (routing 0.973ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.887ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.022    -0.887    pix_clk_5x
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y484        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    -0.809 r  TMDS_shift_blue_reg[0][1]/Q
                         net (fo=2, routed)           0.141    -0.668    TMDS_shift_blue_reg_n_0_[0][1]
    SLICE_X63Y485        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096    -0.572 r  TMDS_shift_blue[1][0]_i_1/O
                         net (fo=1, routed)           0.015    -0.557    TMDS_shift_blue[1][0]_i_1_n_0
    SLICE_X63Y485        FDRE                                         r  TMDS_shift_blue_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     1.680    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -1.486 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -1.266    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.242 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.802     0.560    pix_clk_5x
    SLICE_X63Y485        FDRE                                         r  TMDS_shift_blue_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.189     0.371    
                         clock uncertainty           -0.255     0.117    
    SLICE_X63Y485        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     0.142    TMDS_shift_blue_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 TMDS_shift_green_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.117ns (34.925%)  route 0.218ns (65.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 0.564 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 0.973ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.887ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.970    -0.939    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    -0.861 r  TMDS_shift_green_reg[0][1]/Q
                         net (fo=2, routed)           0.160    -0.701    TMDS_shift_green_reg_n_0_[0][1]
    SLICE_X62Y480        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039    -0.662 r  TMDS_shift_green[1][0]_i_1/O
                         net (fo=1, routed)           0.058    -0.604    TMDS_shift_green[1][0]_i_1_n_0
    SLICE_X62Y480        FDRE                                         r  TMDS_shift_green_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     1.680    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -1.486 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -1.266    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.242 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.806     0.564    pix_clk_5x
    SLICE_X62Y480        FDRE                                         r  TMDS_shift_green_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.234     0.330    
                         clock uncertainty           -0.255     0.075    
    SLICE_X62Y480        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     0.100    TMDS_shift_green_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 TMDS_shift_red_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.165ns (48.673%)  route 0.174ns (51.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 0.514 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.970ns (routing 0.973ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.887ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.970    -0.939    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_red_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    -0.862 r  TMDS_shift_red_reg[0][1]/Q
                         net (fo=2, routed)           0.102    -0.760    TMDS_shift_red_reg_n_0_[0][1]
    SLICE_X64Y477        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088    -0.672 r  TMDS_shift_red[1][0]_i_1/O
                         net (fo=1, routed)           0.072    -0.600    TMDS_shift_red[1][0]_i_1_n_0
    SLICE_X64Y477        FDRE                                         r  TMDS_shift_red_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     1.680    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -1.486 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -1.266    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.242 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.756     0.514    pix_clk_5x
    SLICE_X64Y477        FDRE                                         r  TMDS_shift_red_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.136     0.377    
                         clock uncertainty           -0.255     0.123    
    SLICE_X64Y477        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     0.148    TMDS_shift_red_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 serial_and_pix_clks/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            serial_and_pix_clks/inst/clkout2_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.081ns (12.981%)  route 0.543ns (87.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.613ns = ( 0.080 - 2.693 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.765ns (routing 0.001ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y205        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf_en/O
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.765    -2.144    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p_en_clk
    SLICE_X55Y483        FDRE                                         r  serial_and_pix_clks/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y483        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    -2.063 r  serial_and_pix_clks/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.543    -1.520    serial_and_pix_clks/inst/seq_reg2[7]
    BUFGCE_X0Y201        BUFGCE                                       r  serial_and_pix_clks/inst/clkout2_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE                                       r  serial_and_pix_clks/inst/clkout2_buf/I
                         clock pessimism             -0.342    -0.262    
                         clock uncertainty           -0.055    -0.316    
    BUFGCE_X0Y201        BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059    -0.375    serial_and_pix_clks/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.332ns (36.807%)  route 0.570ns (63.193%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 1.860 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.973ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.887ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.024    -0.885    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.151    -0.653    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X64Y484        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    -0.501 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.347    -0.154    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X64Y479        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099    -0.055 r  encode_G/TMDS_shift_green[0][0]_i_1/O
                         net (fo=1, routed)           0.072     0.017    encode_G_n_13
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.756     1.860    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][0]/C
                         clock pessimism             -0.234     1.626    
                         clock uncertainty           -0.055     1.572    
    SLICE_X64Y479        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.597    TMDS_shift_green_reg[0][0]
  -------------------------------------------------------------------
                         required time                          1.597    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.331ns (37.066%)  route 0.562ns (62.934%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 1.860 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.973ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.887ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.024    -0.885    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.151    -0.653    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X64Y484        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    -0.501 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.345    -0.156    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X64Y479        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    -0.058 r  encode_G/TMDS_shift_green[0][1]_i_1/O
                         net (fo=1, routed)           0.066     0.008    encode_G_n_12
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.756     1.860    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][1]/C
                         clock pessimism             -0.234     1.626    
                         clock uncertainty           -0.055     1.572    
    SLICE_X64Y479        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.597    TMDS_shift_green_reg[0][1]
  -------------------------------------------------------------------
                         required time                          1.597    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.322ns (36.842%)  route 0.552ns (63.158%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 1.860 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.973ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.887ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.024    -0.885    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.151    -0.653    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X64Y484        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    -0.501 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.342    -0.159    encode_G/TMDS_shift_green_reg[0][0]_0
    SLICE_X64Y479        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    -0.070 r  encode_G/TMDS_shift_green[0][7]_i_1/O
                         net (fo=1, routed)           0.059    -0.011    encode_G_n_6
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.756     1.860    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][7]/C
                         clock pessimism             -0.234     1.626    
                         clock uncertainty           -0.055     1.572    
    SLICE_X64Y479        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.597    TMDS_shift_green_reg[0][7]
  -------------------------------------------------------------------
                         required time                          1.597    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.323ns (37.126%)  route 0.547ns (62.874%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 1.860 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.973ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.887ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.024    -0.885    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.151    -0.653    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X64Y484        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    -0.501 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.343    -0.158    encode_R/TMDS_shift_red_reg[0][0]_0
    SLICE_X64Y479        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090    -0.068 r  encode_R/TMDS_shift_red[0][1]_i_1/O
                         net (fo=1, routed)           0.053    -0.015    encode_R_n_15
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_red_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.756     1.860    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_red_reg[0][1]/C
                         clock pessimism             -0.234     1.626    
                         clock uncertainty           -0.055     1.572    
    SLICE_X64Y479        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.597    TMDS_shift_red_reg[0][1]
  -------------------------------------------------------------------
                         required time                          1.597    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.355ns (42.262%)  route 0.485ns (57.738%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 1.865 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.973ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.887ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.024    -0.885    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_mod5_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.804 f  TMDS_mod5_reg[0][1]/Q
                         net (fo=23, routed)          0.151    -0.653    TMDS_mod5_reg_n_0_[0][1]
    SLICE_X64Y484        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    -0.501 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.262    -0.239    encode_R/TMDS_shift_red_reg[0][0]_0
    SLICE_X64Y478        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122    -0.117 r  encode_R/TMDS_shift_red[0][8]_i_1/O
                         net (fo=1, routed)           0.072    -0.045    encode_R_n_8
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_red_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.761     1.865    pix_clk_5x
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_red_reg[0][8]/C
                         clock pessimism             -0.234     1.631    
                         clock uncertainty           -0.055     1.577    
    SLICE_X64Y478        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.602    TMDS_shift_red_reg[0][8]
  -------------------------------------------------------------------
                         required time                          1.602    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 TMDS_mod5_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.229ns (25.473%)  route 0.670ns (74.527%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 1.912 - 2.693 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.973ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.887ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.022    -0.887    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_mod5_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    -0.807 f  TMDS_mod5_reg[0][2]/Q
                         net (fo=22, routed)          0.227    -0.580    TMDS_mod5_reg_n_0_[0][2]
    SLICE_X64Y484        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    -0.527 r  TMDS_shift_red[0][8]_i_2/O
                         net (fo=27, routed)          0.393    -0.134    encode_B/TMDS_shift_blue_reg[0][0]_0
    SLICE_X63Y483        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096    -0.038 r  encode_B/TMDS_shift_blue[0][5]_i_1/O
                         net (fo=1, routed)           0.050     0.012    encode_B_n_9
    SLICE_X63Y483        FDRE                                         r  TMDS_shift_blue_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.808     1.912    pix_clk_5x
    SLICE_X63Y483        FDRE                                         r  TMDS_shift_blue_reg[0][5]/C
                         clock pessimism             -0.189     1.724    
                         clock uncertainty           -0.055     1.669    
    SLICE_X63Y483        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.694    TMDS_shift_blue_reg[0][5]
  -------------------------------------------------------------------
                         required time                          1.694    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  1.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.052ns (42.276%)  route 0.071ns (57.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115    -0.573    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_green_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.535 r  TMDS_shift_green_reg[0][9]/Q
                         net (fo=2, routed)           0.050    -0.485    encode_G/TMDS_shift_green_reg[0][7][7]
    SLICE_X64Y479        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014    -0.471 r  encode_G/TMDS_shift_green[0][7]_i_1/O
                         net (fo=1, routed)           0.021    -0.450    encode_G_n_6
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.227    -0.667    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][7]/C
                         clock pessimism              0.146    -0.521    
    SLICE_X64Y479        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.475    TMDS_shift_green_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.081ns (46.023%)  route 0.095ns (53.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      1.804ns (routing 0.887ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.973ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -2.613    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.589 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.804    -0.785    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_green_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058    -0.727 r  TMDS_shift_green_reg[0][9]/Q
                         net (fo=2, routed)           0.065    -0.662    encode_R/TMDS_shift_green_reg[0][8][0]
    SLICE_X64Y478        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023    -0.639 r  encode_R/TMDS_shift_green[0][8]_i_1/O
                         net (fo=1, routed)           0.030    -0.609    encode_R_n_17
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_green_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.979    -0.930    pix_clk_5x
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_green_reg[0][8]/C
                         clock pessimism              0.234    -0.696    
    SLICE_X64Y478        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060    -0.636    TMDS_shift_green_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 TMDS_mod5_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_mod5_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p fall@1.347ns - clk_out_371_25MHz_clk_wiz_720p fall@1.347ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns = ( 0.677 - 1.347 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 0.744 - 1.347 ) 
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.085ns (routing 0.533ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.593ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.085     0.744    pix_clk_5x
    SLICE_X61Y472        FDRE                                         r  TMDS_mod5_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y472        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.783 r  TMDS_mod5_reg[1][0]/Q
                         net (fo=4, routed)           0.025     0.808    TMDS_mod5_reg_n_0_[1][0]
    SLICE_X61Y472        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.841 r  TMDS_mod5[1][1]_i_1/O
                         net (fo=1, routed)           0.006     0.847    TMDS_mod5[1][1]_i_1_n_0
    SLICE_X61Y472        FDRE                                         r  TMDS_mod5_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     1.569    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -0.736 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -0.566    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.547 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.224     0.677    pix_clk_5x
    SLICE_X61Y472        FDRE                                         r  TMDS_mod5_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.073     0.750    
    SLICE_X61Y472        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.797    TMDS_mod5_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.080ns (27.491%)  route 0.211ns (72.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      1.756ns (routing 0.887ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.973ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220    -2.613    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.589 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.756    -0.833    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058    -0.775 r  TMDS_shift_green_reg[0][7]/Q
                         net (fo=2, routed)           0.176    -0.599    encode_G/TMDS_shift_green_reg[0][7][5]
    SLICE_X64Y481        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022    -0.577 r  encode_G/TMDS_shift_green[0][6]_i_1/O
                         net (fo=1, routed)           0.035    -0.542    encode_G_n_7
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_green_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.022    -0.887    pix_clk_5x
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_green_reg[0][6]/C
                         clock pessimism              0.234    -0.653    
    SLICE_X64Y481        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060    -0.593    TMDS_shift_green_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.062ns (59.048%)  route 0.043ns (40.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.070ns
  Clock Net Delay (Source):      1.117ns (routing 0.533ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.593ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.117    -0.571    pix_clk_5x
    SLICE_X63Y483        FDRE                                         r  TMDS_shift_blue_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y483        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -0.532 r  TMDS_shift_blue_reg[0][7]/Q
                         net (fo=2, routed)           0.028    -0.504    encode_B/TMDS_shift_blue_reg[0][7][5]
    SLICE_X63Y483        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023    -0.481 r  encode_B/TMDS_shift_blue[0][6]_i_1/O
                         net (fo=1, routed)           0.015    -0.466    encode_B_n_8
    SLICE_X63Y483        FDRE                                         r  TMDS_shift_blue_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.259    -0.635    pix_clk_5x
    SLICE_X63Y483        FDRE                                         r  TMDS_shift_blue_reg[0][6]/C
                         clock pessimism              0.070    -0.565    
    SLICE_X63Y483        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.519    TMDS_shift_blue_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      1.091ns (routing 0.533ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.593ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.091    -0.597    pix_clk_5x
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_red_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y478        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.559 r  TMDS_shift_red_reg[0][9]/Q
                         net (fo=2, routed)           0.030    -0.529    encode_R/TMDS_shift_red_reg[0][7][7]
    SLICE_X64Y478        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014    -0.515 r  encode_R/TMDS_shift_red[0][8]_i_1/O
                         net (fo=1, routed)           0.026    -0.489    encode_R_n_8
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_red_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.231    -0.663    pix_clk_5x
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_red_reg[0][8]/C
                         clock pessimism              0.072    -0.591    
    SLICE_X64Y478        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.545    TMDS_shift_red_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.593ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115    -0.573    pix_clk_5x
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_green_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y481        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.535 r  TMDS_shift_green_reg[0][6]/Q
                         net (fo=3, routed)           0.030    -0.505    encode_G/TMDS_shift_green_reg[0][7][4]
    SLICE_X64Y481        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014    -0.491 r  encode_G/TMDS_shift_green[0][5]_i_1/O
                         net (fo=1, routed)           0.026    -0.465    encode_G_n_8
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_green_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.258    -0.636    pix_clk_5x
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_green_reg[0][5]/C
                         clock pessimism              0.069    -0.567    
    SLICE_X64Y481        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.521    TMDS_shift_green_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.079ns (50.641%)  route 0.077ns (49.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115    -0.573    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_red_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    -0.535 r  TMDS_shift_red_reg[0][2]/Q
                         net (fo=3, routed)           0.059    -0.476    encode_R/TMDS_shift_red_reg[0][7][0]
    SLICE_X64Y479        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.041    -0.435 r  encode_R/TMDS_shift_red[0][1]_i_1/O
                         net (fo=1, routed)           0.018    -0.417    encode_R_n_15
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_red_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.227    -0.667    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_red_reg[0][1]/C
                         clock pessimism              0.146    -0.521    
    SLICE_X64Y479        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046    -0.475    TMDS_shift_red_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.364%)  route 0.048ns (43.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      1.116ns (routing 0.533ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.593ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.116    -0.572    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_shift_blue_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039    -0.533 r  TMDS_shift_blue_reg[0][4]/Q
                         net (fo=3, routed)           0.031    -0.502    encode_B/TMDS_shift_blue_reg[0][7][2]
    SLICE_X63Y484        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023    -0.479 r  encode_B/TMDS_shift_blue[0][3]_i_1/O
                         net (fo=1, routed)           0.017    -0.462    encode_B_n_11
    SLICE_X63Y484        FDRE                                         r  TMDS_shift_blue_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.259    -0.635    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_shift_blue_reg[0][3]/C
                         clock pessimism              0.069    -0.566    
    SLICE_X63Y484        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.520    TMDS_shift_blue_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_371_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.060ns (54.545%)  route 0.050ns (45.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.593ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115    -0.573    pix_clk_5x
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y484        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    -0.535 r  TMDS_shift_blue_reg[0][2]/Q
                         net (fo=3, routed)           0.029    -0.506    encode_B/TMDS_shift_blue_reg[0][7][0]
    SLICE_X64Y484        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.484 r  encode_B/TMDS_shift_blue[0][1]_i_1/O
                         net (fo=1, routed)           0.021    -0.463    encode_B_n_13
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.258    -0.636    pix_clk_5x
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][1]/C
                         clock pessimism              0.069    -0.567    
    SLICE_X64Y484        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.521    TMDS_shift_blue_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_371_25MHz_clk_wiz_720p
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         2.693       1.403      BUFGCE_X0Y201  serial_and_pix_clks/inst/clkout2_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         2.693       1.403      BUFGCE_X0Y205  serial_and_pix_clks/inst/clkout2_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         2.693       1.622      MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X63Y484  TMDS_blue_next_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X64Y480  TMDS_green_next_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X64Y484  TMDS_mod5_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X63Y484  TMDS_mod5_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X64Y480  TMDS_mod5_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X61Y472  TMDS_mod5_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.693       2.143      SLICE_X61Y472  TMDS_mod5_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_blue_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_blue_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_green_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_green_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y484  TMDS_mod5_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y484  TMDS_mod5_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_mod5_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_mod5_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_mod5_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_mod5_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_blue_next_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_blue_next_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_green_next_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_green_next_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y484  TMDS_mod5_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y484  TMDS_mod5_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_mod5_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X63Y484  TMDS_mod5_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_mod5_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.347       1.072      SLICE_X64Y480  TMDS_mod5_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  clk_out_74_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        5.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.744ns  (required time - arrival time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_B
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 0.129ns (1.725%)  route 7.351ns (98.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 12.711 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.828ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.752ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         2.059    -0.856    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y483        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y483        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.777 f  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=96, routed)          4.742     3.965    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X57Y567        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.015 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_CASDOMUXEN_B_cooolgate_en_gate_650/O
                         net (fo=5, routed)           2.609     6.624    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/pwropt_4
    RAMB36_X3Y101        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.838    12.711    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clkb
    RAMB36_X3Y101        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.179    12.532    
                         clock uncertainty           -0.065    12.467    
    RAMB36_X3Y101        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXEN_B)
                                                     -0.099    12.368    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  5.744    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_B
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 0.129ns (1.899%)  route 6.663ns (98.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 12.582 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.828ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.752ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         2.059    -0.856    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y483        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y483        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.777 f  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=96, routed)          4.742     3.965    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X57Y567        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.015 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_CASDOMUXEN_B_cooolgate_en_gate_650/O
                         net (fo=5, routed)           1.921     5.936    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/pwropt_4
    RAMB36_X4Y102        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.709    12.582    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X4Y102        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.186    12.396    
                         clock uncertainty           -0.065    12.331    
    RAMB36_X4Y102        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXEN_B)
                                                     -0.099    12.232    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_B
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.129ns (1.929%)  route 6.558ns (98.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 12.601 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.828ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.752ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         2.059    -0.856    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y483        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y483        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.777 f  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=96, routed)          4.742     3.965    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X57Y567        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.015 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_CASDOMUXEN_B_cooolgate_en_gate_650/O
                         net (fo=5, routed)           1.816     5.831    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T_CASDOMUXEN_B_cooolgate_en_sig_395
    RAMB36_X4Y106        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CASDOMUXEN_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.728    12.601    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X4Y106        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.186    12.415    
                         clock uncertainty           -0.065    12.350    
    RAMB36_X4Y106        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASDOMUXEN_B)
                                                     -0.099    12.251    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.714ns (27.250%)  route 4.576ns (72.750%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 12.546 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.828ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.752ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.962    -0.953    bth/addrb0/CLK
    DSP48E2_X8Y195       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[10])
                                                      0.234    -0.719 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    -0.719    bth/addrb0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076    -0.643 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    -0.643    bth/addrb0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.505    -0.138 f  bth/addrb0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000    -0.138    bth/addrb0/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047    -0.091 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000    -0.091    bth/addrb0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     0.494 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.494    bth/addrb0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     0.603 r  bth/addrb0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.184     0.787    bth/addrb0_n_94
    SLICE_X58Y486        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     0.945 r  bth/framebuffer_i_9/O
                         net (fo=155, routed)         4.392     5.337    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addrb[11]
    RAMB36_X6Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.673    12.546    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clkb
    RAMB36_X6Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.245    12.301    
                         clock uncertainty           -0.065    12.236    
    RAMB36_X6Y78         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    11.933    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                          -5.337    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.704ns (27.671%)  route 4.454ns (72.329%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 12.541 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.828ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.752ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.962    -0.953    bth/addrb0/CLK
    DSP48E2_X8Y195       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[0])
                                                      0.234    -0.719 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    -0.719    bth/addrb0/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.076    -0.643 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    -0.643    bth/addrb0/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_V[0])
                                                      0.507    -0.136 f  bth/addrb0/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000    -0.136    bth/addrb0/DSP_MULTIPLIER.V<0>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046    -0.090 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000    -0.090    bth/addrb0/DSP_M_DATA.V_DATA<0>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     0.481 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.481    bth/addrb0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     0.590 r  bth/addrb0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.227     0.817    bth/addrb0_n_105
    SLICE_X59Y485        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.978 r  bth/framebuffer_i_20/O
                         net (fo=155, routed)         4.227     5.205    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addrb[0]
    RAMB36_X6Y88         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.668    12.541    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clkb
    RAMB36_X6Y88         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.245    12.296    
                         clock uncertainty           -0.065    12.231    
    RAMB36_X6Y88         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.383    11.848    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 1.652ns (25.792%)  route 4.753ns (74.208%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.722ns = ( 12.745 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.828ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.752ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.962    -0.953    bth/addrb0/CLK
    DSP48E2_X8Y195       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.234    -0.719 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000    -0.719    bth/addrb0/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.076    -0.643 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000    -0.643    bth/addrb0/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.505    -0.138 f  bth/addrb0/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000    -0.138    bth/addrb0/DSP_MULTIPLIER.U<4>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.047    -0.091 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000    -0.091    bth/addrb0/DSP_M_DATA.U_DATA<4>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.585     0.494 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.494    bth/addrb0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     0.603 r  bth/addrb0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.160     0.763    bth/addrb0_n_101
    SLICE_X58Y485        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     0.859 r  bth/framebuffer_i_16/O
                         net (fo=155, routed)         4.593     5.452    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y110        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.872    12.745    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clkb
    RAMB36_X3Y110        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.237    12.508    
                         clock uncertainty           -0.065    12.443    
    RAMB36_X3Y110        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    12.100    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         12.100    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.704ns (27.939%)  route 4.395ns (72.061%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 12.552 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.828ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.752ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.962    -0.953    bth/addrb0/CLK
    DSP48E2_X8Y195       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[0])
                                                      0.234    -0.719 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000    -0.719    bth/addrb0/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.076    -0.643 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000    -0.643    bth/addrb0/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_V[0])
                                                      0.507    -0.136 f  bth/addrb0/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000    -0.136    bth/addrb0/DSP_MULTIPLIER.V<0>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046    -0.090 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000    -0.090    bth/addrb0/DSP_M_DATA.V_DATA<0>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     0.481 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.481    bth/addrb0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     0.590 r  bth/addrb0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.227     0.817    bth/addrb0_n_105
    SLICE_X59Y485        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     0.978 r  bth/framebuffer_i_20/O
                         net (fo=155, routed)         4.168     5.146    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addrb[0]
    RAMB36_X6Y79         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.679    12.552    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clkb
    RAMB36_X6Y79         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.245    12.307    
                         clock uncertainty           -0.065    12.242    
    RAMB36_X6Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.383    11.859    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  6.713    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.714ns (27.780%)  route 4.456ns (72.220%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.922ns = ( 12.545 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.828ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.752ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.962    -0.953    bth/addrb0/CLK
    DSP48E2_X8Y195       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[10])
                                                      0.234    -0.719 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    -0.719    bth/addrb0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076    -0.643 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    -0.643    bth/addrb0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.505    -0.138 f  bth/addrb0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000    -0.138    bth/addrb0/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047    -0.091 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000    -0.091    bth/addrb0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     0.494 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.494    bth/addrb0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     0.603 r  bth/addrb0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.184     0.787    bth/addrb0_n_94
    SLICE_X58Y486        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     0.945 r  bth/framebuffer_i_9/O
                         net (fo=155, routed)         4.272     5.217    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.672    12.545    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clkb
    RAMB36_X5Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.245    12.300    
                         clock uncertainty           -0.065    12.235    
    RAMB36_X5Y78         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    11.932    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.714ns (27.780%)  route 4.456ns (72.220%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 12.552 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.828ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.752ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.962    -0.953    bth/addrb0/CLK
    DSP48E2_X8Y195       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[10])
                                                      0.234    -0.719 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000    -0.719    bth/addrb0/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076    -0.643 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000    -0.643    bth/addrb0/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.505    -0.138 f  bth/addrb0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000    -0.138    bth/addrb0/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.047    -0.091 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000    -0.091    bth/addrb0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.585     0.494 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.494    bth/addrb0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     0.603 r  bth/addrb0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.184     0.787    bth/addrb0_n_94
    SLICE_X58Y486        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     0.945 r  bth/framebuffer_i_9/O
                         net (fo=155, routed)         4.272     5.217    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addrb[11]
    RAMB36_X6Y79         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.679    12.552    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clkb
    RAMB36_X6Y79         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
                         clock pessimism             -0.245    12.307    
                         clock uncertainty           -0.065    12.242    
    RAMB36_X6Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303    11.939    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.766ns  (required time - arrival time)
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out_74_25MHz_clk_wiz_720p rise@13.467ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 1.652ns (26.314%)  route 4.626ns (73.686%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 12.736 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.828ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.752ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.962    -0.953    bth/addrb0/CLK
    DSP48E2_X8Y195       DSP_A_B_DATA                                 r  bth/addrb0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.234    -0.719 r  bth/addrb0/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000    -0.719    bth/addrb0/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.076    -0.643 r  bth/addrb0/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000    -0.643    bth/addrb0/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.505    -0.138 f  bth/addrb0/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000    -0.138    bth/addrb0/DSP_MULTIPLIER.U<4>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.047    -0.091 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000    -0.091    bth/addrb0/DSP_M_DATA.U_DATA<4>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.585     0.494 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.494    bth/addrb0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     0.603 r  bth/addrb0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.160     0.763    bth/addrb0_n_101
    SLICE_X58Y485        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     0.859 r  bth/framebuffer_i_16/O
                         net (fo=155, routed)         4.466     5.325    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y112        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                     13.467    13.467 r  
    G31                  IBUFCTRL                     0.000    13.467 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    13.800    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    10.634 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.849    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.873 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.863    12.736    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X3Y112        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
                         clock pessimism             -0.237    12.499    
                         clock uncertainty           -0.065    12.434    
    RAMB36_X3Y112        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    12.091    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  6.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.060ns (29.268%)  route 0.145ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.003ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Net Delay (Source):      1.722ns (routing 0.752ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.828ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.722    -0.872    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X57Y540        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y540        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060    -0.812 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.145    -0.667    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X55Y538        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.912    -1.003    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y538        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.766    
    SLICE_X55Y538        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062    -0.704    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.012ns (routing 0.455ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.509ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.012    -0.679    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clkb
    SLICE_X82Y476        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y476        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.640 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.613    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X82Y476        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.599 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__11/O
                         net (fo=1, routed)           0.016    -0.583    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__11_n_0
    SLICE_X82Y476        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.144    -0.754    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/clkb
    SLICE_X82Y476        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.081    -0.673    
    SLICE_X82Y476        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.627    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      1.092ns (routing 0.455ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.509ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.092    -0.599    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clkb
    SLICE_X48Y451        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y451        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.560 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.533    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X48Y451        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.519 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__1/O
                         net (fo=1, routed)           0.016    -0.503    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__1_n_0
    SLICE_X48Y451        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.231    -0.667    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/clkb
    SLICE_X48Y451        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.074    -0.593    
    SLICE_X48Y451        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.547    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.689ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.002ns (routing 0.455ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.509ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.002    -0.689    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/clkb
    SLICE_X73Y443        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y443        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.650 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.623    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X73Y443        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.609 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__2/O
                         net (fo=1, routed)           0.016    -0.593    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__2_n_0
    SLICE_X73Y443        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.134    -0.764    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/clkb
    SLICE_X73Y443        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.081    -0.683    
    SLICE_X73Y443        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.637    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Net Delay (Source):      1.039ns (routing 0.455ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.509ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.039    -0.652    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/clkb
    SLICE_X85Y527        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y527        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.613 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.586    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X85Y527        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.572 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__5/O
                         net (fo=1, routed)           0.016    -0.556    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__5_n_0
    SLICE_X85Y527        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.174    -0.724    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/clkb
    SLICE_X85Y527        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.078    -0.646    
    SLICE_X85Y527        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.600    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.053ns (routing 0.455ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.509ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.053    -0.638    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clkb
    SLICE_X55Y538        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y538        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.599 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.572    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X55Y538        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015    -0.557 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__7/O
                         net (fo=1, routed)           0.015    -0.542    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__7_n_0
    SLICE_X55Y538        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.189    -0.709    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/clkb
    SLICE_X55Y538        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.077    -0.632    
    SLICE_X55Y538        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.586    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.041ns (routing 0.455ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.509ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.041    -0.650    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clkb
    SLICE_X83Y484        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y484        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.611 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.028    -0.583    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X83Y484        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014    -0.569 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__10/O
                         net (fo=1, routed)           0.017    -0.552    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__10_n_0
    SLICE_X83Y484        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.177    -0.721    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clkb
    SLICE_X83Y484        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.077    -0.644    
    SLICE_X83Y484        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.598    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Net Delay (Source):      1.057ns (routing 0.455ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.509ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.057    -0.634    pix_clk
    SLICE_X58Y483        FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y483        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.595 r  CounterX_reg[9]/Q
                         net (fo=10, routed)          0.032    -0.563    CounterX[9]
    SLICE_X58Y483        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014    -0.549 r  CounterX[9]_i_1/O
                         net (fo=1, routed)           0.016    -0.533    CounterX[9]_i_1_n_0
    SLICE_X58Y483        FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.195    -0.703    pix_clk
    SLICE_X58Y483        FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.075    -0.628    
    SLICE_X58Y483        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.582    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.063ns (59.434%)  route 0.043ns (40.566%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Net Delay (Source):      1.034ns (routing 0.455ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.509ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.034    -0.657    encode_R/clk_out_74_25MHz
    SLICE_X65Y487        FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y487        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.618 r  encode_R/balance_acc_reg[2]/Q
                         net (fo=5, routed)           0.029    -0.589    bth/Q[2]
    SLICE_X65Y487        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014    -0.575 r  bth/balance_acc[2]_i_2__0/O
                         net (fo=1, routed)           0.007    -0.568    bth/balance_acc[2]_i_2__0_n_0
    SLICE_X65Y487        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010    -0.558 r  bth/balance_acc_reg[2]_i_1/O
                         net (fo=1, routed)           0.007    -0.551    encode_R/balance_acc_reg[3]_0[2]
    SLICE_X65Y487        FDRE                                         r  encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.169    -0.729    encode_R/clk_out_74_25MHz
    SLICE_X65Y487        FDRE                                         r  encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.078    -0.651    
    SLICE_X65Y487        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.605    encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out_74_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_74_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      1.082ns (routing 0.455ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.509ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.082    -0.609    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clkb
    SLICE_X52Y450        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y450        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.570 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/Q
                         net (fo=6, routed)           0.027    -0.543    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/casdob_mux_reg_top_i_d
    SLICE_X52Y450        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023    -0.520 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__0/O
                         net (fo=1, routed)           0.017    -0.503    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_i_1__0_n_0
    SLICE_X52Y450        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.221    -0.677    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/clkb
    SLICE_X52Y450        FDRE                                         r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg/C
                         clock pessimism              0.074    -0.603    
    SLICE_X52Y450        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.557    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.cas_has_mem_regs_B.casdob_mux_reg_top_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_74_25MHz_clk_wiz_720p
Waveform(ns):       { 0.000 6.733 }
Period(ns):         13.467
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X5Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X3Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X3Y103  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X4Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.467      12.112     RAMB36_X4Y106  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y98   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y99   bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y104  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X6Y105  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.733       6.191      RAMB36_X5Y102  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_720p
  To Clock:  clkfbout_clk_wiz_720p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_720p
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.665
Sources:            { serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         16.665      15.375     BUFGCE_X0Y213  serial_and_pix_clks/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         16.665      15.594     MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         16.665      15.594     MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       16.665      83.335     MMCM_X0Y8      serial_and_pix_clks/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  clk_out_371_25MHz_clk_wiz_720p

Setup :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.203ns (14.428%)  route 1.204ns (85.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 1.908 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.906ns (routing 0.828ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.887ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.906    -1.009    encode_R/clk_out_74_25MHz
    SLICE_X64Y483        FDSE                                         r  encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y483        FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    -0.931 r  encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.151     0.220    encode_R/TMDS[4]
    SLICE_X64Y483        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     0.345 r  encode_R/TMDS_shift_red[0][4]_i_1/O
                         net (fo=1, routed)           0.053     0.398    encode_R_n_12
    SLICE_X64Y483        FDRE                                         r  TMDS_shift_red_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.804     1.908    pix_clk_5x
    SLICE_X64Y483        FDRE                                         r  TMDS_shift_red_reg[0][4]/C
                         clock pessimism             -0.355     1.553    
                         clock uncertainty           -0.185     1.368    
    SLICE_X64Y483        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.393    TMDS_shift_red_reg[0][4]
  -------------------------------------------------------------------
                         required time                          1.393    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.229ns (16.801%)  route 1.134ns (83.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 1.864 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.855ns (routing 0.828ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.887ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.855    -1.060    encode_R/clk_out_74_25MHz
    SLICE_X64Y479        FDRE                                         r  encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.981 r  encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.075     0.094    encode_R/TMDS[7]
    SLICE_X64Y478        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     0.244 r  encode_R/TMDS_shift_red[0][7]_i_1/O
                         net (fo=1, routed)           0.059     0.303    encode_R_n_9
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_red_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.760     1.864    pix_clk_5x
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_red_reg[0][7]/C
                         clock pessimism             -0.355     1.509    
                         clock uncertainty           -0.185     1.324    
    SLICE_X64Y478        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.349    TMDS_shift_red_reg[0][7]
  -------------------------------------------------------------------
                         required time                          1.349    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_green_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.079ns (5.679%)  route 1.312ns (94.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 1.908 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.855ns (routing 0.828ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.887ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.855    -1.060    encode_G/clk_out_74_25MHz
    SLICE_X64Y479        FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    -0.981 r  encode_G/TMDS_reg[0]/Q
                         net (fo=2, routed)           1.312     0.331    encode_G_n_14
    SLICE_X64Y480        FDRE                                         r  TMDS_green_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.804     1.908    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_green_next_reg[0]/C
                         clock pessimism             -0.355     1.553    
                         clock uncertainty           -0.185     1.368    
    SLICE_X64Y480        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     1.393    TMDS_green_next_reg[0]
  -------------------------------------------------------------------
                         required time                          1.393    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.228ns (17.066%)  route 1.108ns (82.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 1.864 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.855ns (routing 0.828ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.887ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.855    -1.060    encode_R/clk_out_74_25MHz
    SLICE_X64Y479        FDSE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.984 r  encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           1.050     0.066    encode_R/TMDS[8]
    SLICE_X64Y478        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.218 r  encode_R/TMDS_shift_green[0][8]_i_1/O
                         net (fo=1, routed)           0.058     0.276    encode_R_n_17
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_green_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.760     1.864    pix_clk_5x
    SLICE_X64Y478        FDRE                                         r  TMDS_shift_green_reg[0][8]/C
                         clock pessimism             -0.355     1.509    
                         clock uncertainty           -0.185     1.324    
    SLICE_X64Y478        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     1.349    TMDS_shift_green_reg[0][8]
  -------------------------------------------------------------------
                         required time                          1.349    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.167ns (12.594%)  route 1.159ns (87.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 1.908 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.905ns (routing 0.828ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.887ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.905    -1.010    encode_G/clk_out_74_25MHz
    SLICE_X64Y486        FDSE                                         r  encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y486        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    -0.931 r  encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.093     0.162    encode_G/TMDS_reg_n_0_[4]
    SLICE_X64Y483        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     0.250 r  encode_G/TMDS_shift_green[0][4]_i_1/O
                         net (fo=1, routed)           0.066     0.316    encode_G_n_9
    SLICE_X64Y483        FDRE                                         r  TMDS_shift_green_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.804     1.908    pix_clk_5x
    SLICE_X64Y483        FDRE                                         r  TMDS_shift_green_reg[0][4]/C
                         clock pessimism             -0.355     1.553    
                         clock uncertainty           -0.185     1.368    
    SLICE_X64Y483        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.393    TMDS_shift_green_reg[0][4]
  -------------------------------------------------------------------
                         required time                          1.393    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.132ns (9.985%)  route 1.190ns (90.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 1.908 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.906ns (routing 0.828ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.887ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.906    -1.009    encode_R/clk_out_74_25MHz
    SLICE_X64Y480        FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.930 r  encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.137     0.207    encode_R/TMDS[2]
    SLICE_X64Y480        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     0.260 r  encode_R/TMDS_shift_red[0][2]_i_1/O
                         net (fo=1, routed)           0.053     0.313    encode_R_n_14
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_red_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.804     1.908    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_red_reg[0][2]/C
                         clock pessimism             -0.355     1.553    
                         clock uncertainty           -0.185     1.368    
    SLICE_X64Y480        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.393    TMDS_shift_red_reg[0][2]
  -------------------------------------------------------------------
                         required time                          1.393    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.148ns (11.094%)  route 1.186ns (88.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 1.915 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.016ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.899ns (routing 0.828ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.887ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.899    -1.016    encode_B/CLK
    SLICE_X63Y484        FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    -0.936 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.163     0.227    encode_B/TMDS_reg_n_0_[9]
    SLICE_X62Y483        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     0.295 r  encode_B/TMDS_shift_blue[0][9]_i_1/O
                         net (fo=1, routed)           0.023     0.318    encode_B_n_5
    SLICE_X62Y483        FDRE                                         r  TMDS_shift_blue_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.811     1.915    pix_clk_5x
    SLICE_X62Y483        FDRE                                         r  TMDS_shift_blue_reg[0][9]/C
                         clock pessimism             -0.355     1.560    
                         clock uncertainty           -0.185     1.375    
    SLICE_X62Y483        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.400    TMDS_shift_blue_reg[0][9]
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.175ns (13.640%)  route 1.108ns (86.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 1.915 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.904ns (routing 0.828ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.887ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.904    -1.011    encode_B/CLK
    SLICE_X63Y483        FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y483        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.932 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.090     0.158    encode_B/TMDS_reg_n_0_[8]
    SLICE_X62Y483        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     0.254 r  encode_B/TMDS_shift_blue[0][8]_i_1/O
                         net (fo=1, routed)           0.018     0.272    encode_B_n_6
    SLICE_X62Y483        FDRE                                         r  TMDS_shift_blue_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.811     1.915    pix_clk_5x
    SLICE_X62Y483        FDRE                                         r  TMDS_shift_blue_reg[0][8]/C
                         clock pessimism             -0.355     1.560    
                         clock uncertainty           -0.185     1.375    
    SLICE_X62Y483        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.400    TMDS_shift_blue_reg[0][8]
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.130ns (10.172%)  route 1.148ns (89.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 1.912 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.904ns (routing 0.828ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.887ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.904    -1.011    encode_B/CLK
    SLICE_X63Y483        FDRE                                         r  encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y483        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    -0.931 r  encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.100     0.169    encode_B/TMDS_reg_n_0_[7]
    SLICE_X63Y483        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     0.219 r  encode_B/TMDS_shift_blue[0][7]_i_1/O
                         net (fo=1, routed)           0.048     0.267    encode_B_n_7
    SLICE_X63Y483        FDRE                                         r  TMDS_shift_blue_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.808     1.912    pix_clk_5x
    SLICE_X63Y483        FDRE                                         r  TMDS_shift_blue_reg[0][7]/C
                         clock pessimism             -0.355     1.557    
                         clock uncertainty           -0.185     1.372    
    SLICE_X63Y483        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     1.397    TMDS_shift_blue_reg[0][7]
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.693ns  (clk_out_371_25MHz_clk_wiz_720p rise@2.693ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.179ns (14.128%)  route 1.088ns (85.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 1.908 - 2.693 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.906ns (routing 0.828ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.887ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.943    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.915 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.906    -1.009    encode_R/clk_out_74_25MHz
    SLICE_X64Y481        FDSE                                         r  encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y481        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    -0.930 r  encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.035     0.105    encode_R/TMDS[6]
    SLICE_X64Y481        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     0.205 r  encode_R/TMDS_shift_red[0][6]_i_1/O
                         net (fo=1, routed)           0.053     0.258    encode_R_n_10
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_red_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      2.693     2.693 r  
    G31                  IBUFCTRL                     0.000     2.693 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.026    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.166    -0.140 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     0.080    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.104 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.804     1.908    pix_clk_5x
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_red_reg[0][6]/C
                         clock pessimism             -0.355     1.553    
                         clock uncertainty           -0.185     1.368    
    SLICE_X64Y481        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.393    TMDS_shift_red_reg[0][6]
  -------------------------------------------------------------------
                         required time                          1.393    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  1.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_blue_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.039ns (6.736%)  route 0.540ns (93.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.046ns (routing 0.455ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.593ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.046    -0.645    encode_B/CLK
    SLICE_X63Y484        FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.606 r  encode_B/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.540    -0.066    encode_B_n_15
    SLICE_X63Y484        FDRE                                         r  TMDS_blue_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.259    -0.635    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_blue_next_reg[0]/C
                         clock pessimism              0.229    -0.406    
                         clock uncertainty            0.185    -0.221    
    SLICE_X63Y484        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046    -0.175    TMDS_blue_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.074ns (12.803%)  route 0.504ns (87.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.049ns (routing 0.455ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.593ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.049    -0.642    encode_G/clk_out_74_25MHz
    SLICE_X64Y481        FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y481        FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.039    -0.603 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.480    -0.123    encode_G/TMDS_reg_n_0_[6]
    SLICE_X64Y481        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035    -0.088 r  encode_G/TMDS_shift_green[0][6]_i_1/O
                         net (fo=1, routed)           0.024    -0.064    encode_G_n_7
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_green_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.258    -0.636    pix_clk_5x
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_green_reg[0][6]/C
                         clock pessimism              0.229    -0.407    
                         clock uncertainty            0.185    -0.222    
    SLICE_X64Y481        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.176    TMDS_shift_green_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.080ns (13.817%)  route 0.499ns (86.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.049ns (routing 0.455ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.593ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.049    -0.642    encode_R/clk_out_74_25MHz
    SLICE_X64Y481        FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y481        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.603 r  encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.478    -0.125    encode_R/TMDS[5]
    SLICE_X64Y481        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041    -0.084 r  encode_R/TMDS_shift_red[0][5]_i_1/O
                         net (fo=1, routed)           0.021    -0.063    encode_R_n_11
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_red_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.258    -0.636    pix_clk_5x
    SLICE_X64Y481        FDRE                                         r  TMDS_shift_red_reg[0][5]/C
                         clock pessimism              0.229    -0.407    
                         clock uncertainty            0.185    -0.222    
    SLICE_X64Y481        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.176    TMDS_shift_red_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_red_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.053ns (9.201%)  route 0.523ns (90.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.022ns (routing 0.455ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.022    -0.669    encode_R/clk_out_74_25MHz
    SLICE_X64Y479        FDRE                                         r  encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.630 r  encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.505    -0.125    encode_R/TMDS[1]
    SLICE_X64Y479        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014    -0.111 r  encode_R/TMDS_shift_red[0][1]_i_1/O
                         net (fo=1, routed)           0.018    -0.093    encode_R_n_15
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_red_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.227    -0.667    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_red_reg[0][1]/C
                         clock pessimism              0.229    -0.438    
                         clock uncertainty            0.185    -0.253    
    SLICE_X64Y479        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046    -0.207    TMDS_shift_red_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.078ns (13.379%)  route 0.505ns (86.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.049ns (routing 0.455ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.593ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.049    -0.642    encode_B/CLK
    SLICE_X64Y484        FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y484        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.605 r  encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.487    -0.118    encode_B/TMDS_reg_n_0_[2]
    SLICE_X64Y484        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.041    -0.077 r  encode_B/TMDS_shift_blue[0][2]_i_1/O
                         net (fo=1, routed)           0.018    -0.059    encode_B_n_12
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.258    -0.636    pix_clk_5x
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][2]/C
                         clock pessimism              0.229    -0.407    
                         clock uncertainty            0.185    -0.222    
    SLICE_X64Y484        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046    -0.176    TMDS_shift_blue_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.059ns (10.155%)  route 0.522ns (89.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.022ns (routing 0.455ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.022    -0.669    encode_G/clk_out_74_25MHz
    SLICE_X64Y479        FDRE                                         r  encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.632 r  encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.501    -0.131    encode_G/TMDS_reg_n_0_[7]
    SLICE_X64Y479        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022    -0.109 r  encode_G/TMDS_shift_green[0][7]_i_1/O
                         net (fo=1, routed)           0.021    -0.088    encode_G_n_6
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.227    -0.667    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][7]/C
                         clock pessimism              0.229    -0.438    
                         clock uncertainty            0.185    -0.253    
    SLICE_X64Y479        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046    -0.207    TMDS_shift_green_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_blue_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.054ns (9.137%)  route 0.537ns (90.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.046ns (routing 0.455ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.259ns (routing 0.593ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.046    -0.645    encode_B/CLK
    SLICE_X63Y484        FDRE                                         r  encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y484        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.606 r  encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.520    -0.086    encode_B/TMDS_reg_n_0_[3]
    SLICE_X63Y484        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015    -0.071 r  encode_B/TMDS_shift_blue[0][3]_i_1/O
                         net (fo=1, routed)           0.017    -0.054    encode_B_n_11
    SLICE_X63Y484        FDRE                                         r  TMDS_shift_blue_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.259    -0.635    pix_clk_5x
    SLICE_X63Y484        FDRE                                         r  TMDS_shift_blue_reg[0][3]/C
                         clock pessimism              0.229    -0.406    
                         clock uncertainty            0.185    -0.221    
    SLICE_X63Y484        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.175    TMDS_shift_blue_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_red_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.039ns (6.667%)  route 0.546ns (93.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.022ns (routing 0.455ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.593ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.022    -0.669    encode_R/clk_out_74_25MHz
    SLICE_X64Y479        FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.630 r  encode_R/TMDS_reg[0]/Q
                         net (fo=2, routed)           0.546    -0.084    TMDS[0]
    SLICE_X64Y478        FDRE                                         r  TMDS_red_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.229    -0.665    pix_clk_5x
    SLICE_X64Y478        FDRE                                         r  TMDS_red_next_reg[0]/C
                         clock pessimism              0.229    -0.436    
                         clock uncertainty            0.185    -0.251    
    SLICE_X64Y478        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046    -0.205    TMDS_red_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.061ns (10.357%)  route 0.528ns (89.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.022ns (routing 0.455ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.022    -0.669    encode_G/clk_out_74_25MHz
    SLICE_X64Y479        FDRE                                         r  encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039    -0.630 r  encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.504    -0.126    encode_G/TMDS_reg_n_0_[1]
    SLICE_X64Y479        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022    -0.104 r  encode_G/TMDS_shift_green[0][1]_i_1/O
                         net (fo=1, routed)           0.024    -0.080    encode_G_n_12
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.227    -0.667    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][1]/C
                         clock pessimism              0.229    -0.438    
                         clock uncertainty            0.185    -0.253    
    SLICE_X64Y479        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.207    TMDS_shift_green_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            TMDS_shift_green_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Path Group:             clk_out_371_25MHz_clk_wiz_720p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_371_25MHz_clk_wiz_720p rise@0.000ns - clk_out_74_25MHz_clk_wiz_720p rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.072ns (12.101%)  route 0.523ns (87.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.049ns (routing 0.455ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.593ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.049    -0.642    encode_G/clk_out_74_25MHz
    SLICE_X64Y480        FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.605 r  encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.497    -0.108    encode_G/TMDS_reg_n_0_[2]
    SLICE_X64Y480        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035    -0.073 r  encode_G/TMDS_shift_green[0][2]_i_1/O
                         net (fo=1, routed)           0.026    -0.047    encode_G_n_11
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_green_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.913    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.894 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.258    -0.636    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_green_reg[0][2]/C
                         clock pessimism              0.229    -0.407    
                         clock uncertainty            0.185    -0.222    
    SLICE_X64Y480        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.176    TMDS_shift_green_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.129    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_100MHz_clk_wiz_720p
  To Clock:  clk_out_100MHz_clk_wiz_720p

Max Delay           315 Endpoints
Min Delay           315 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.591ns  (logic 1.076ns (16.325%)  route 5.515ns (83.675%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.646ns, distribution 1.111ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.323     5.907    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X58Y544        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     6.053 r  raymarcher/debounce_BTNR/camera_x[8]_i_7/O
                         net (fo=1, routed)           0.010     6.063    raymarcher/debounce_BTNL/S[1]
    SLICE_X58Y544        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     6.218 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.244    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y545        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.259 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.285    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y546        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.300 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.326    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y547        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.341 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.367    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y548        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.382 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.408    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y549        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.423 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.449    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y550        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.565 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.591    raymarcher/debounce_BTNL_n_51
    SLICE_X58Y550        FDRE                                         r  raymarcher/camera_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.757    -0.835    raymarcher/clk_out_100MHz
    SLICE_X58Y550        FDRE                                         r  raymarcher/camera_x_reg[63]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.590ns  (logic 1.076ns (16.327%)  route 5.514ns (83.673%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.646ns, distribution 1.111ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.323     5.907    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X58Y544        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     6.053 r  raymarcher/debounce_BTNR/camera_x[8]_i_7/O
                         net (fo=1, routed)           0.010     6.063    raymarcher/debounce_BTNL/S[1]
    SLICE_X58Y544        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     6.218 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.244    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y545        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.259 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.285    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y546        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.300 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.326    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y547        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.341 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.367    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y548        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.382 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.408    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y549        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.423 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.449    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y550        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.565 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.590    raymarcher/debounce_BTNL_n_53
    SLICE_X58Y550        FDRE                                         r  raymarcher/camera_x_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.757    -0.835    raymarcher/clk_out_100MHz
    SLICE_X58Y550        FDRE                                         r  raymarcher/camera_x_reg[61]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_x_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 1.063ns (16.159%)  route 5.515ns (83.841%))
  Logic Levels:           10  (CARRY8=7 IBUFCTRL=1 INBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.646ns, distribution 1.111ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.323     5.907    raymarcher/debounce_BTNR/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X58Y544        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     6.053 r  raymarcher/debounce_BTNR/camera_x[8]_i_7/O
                         net (fo=1, routed)           0.010     6.063    raymarcher/debounce_BTNL/S[1]
    SLICE_X58Y544        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     6.218 r  raymarcher/debounce_BTNL/camera_x_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.244    raymarcher/debounce_BTNL/camera_x_reg[8]_i_1_n_0
    SLICE_X58Y545        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.259 r  raymarcher/debounce_BTNL/camera_x_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.285    raymarcher/debounce_BTNL/camera_x_reg[16]_i_1_n_0
    SLICE_X58Y546        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.300 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.326    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X58Y547        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.341 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.367    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X58Y548        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.382 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.408    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X58Y549        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.423 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.449    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X58Y550        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     6.552 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.578    raymarcher/debounce_BTNL_n_52
    SLICE_X58Y550        FDRE                                         r  raymarcher/camera_x_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.757    -0.835    raymarcher/clk_out_100MHz
    SLICE_X58Y550        FDRE                                         r  raymarcher/camera_x_reg[62]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_z_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 0.709ns (10.778%)  route 5.869ns (89.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 0.646ns, distribution 1.120ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.090     5.674    raymarcher/debounce_BTND/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X60Y543        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.799 r  raymarcher/debounce_BTND/camera_z[3]_i_1/O
                         net (fo=62, routed)          0.779     6.578    raymarcher/camera_z
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.766    -0.826    raymarcher/clk_out_100MHz
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[55]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_z_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 0.709ns (10.778%)  route 5.869ns (89.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 0.646ns, distribution 1.120ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.090     5.674    raymarcher/debounce_BTND/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X60Y543        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.799 r  raymarcher/debounce_BTND/camera_z[3]_i_1/O
                         net (fo=62, routed)          0.779     6.578    raymarcher/camera_z
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.766    -0.826    raymarcher/clk_out_100MHz
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[56]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_z_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 0.709ns (10.778%)  route 5.869ns (89.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 0.646ns, distribution 1.120ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.090     5.674    raymarcher/debounce_BTND/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X60Y543        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.799 r  raymarcher/debounce_BTND/camera_z[3]_i_1/O
                         net (fo=62, routed)          0.779     6.578    raymarcher/camera_z
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.766    -0.826    raymarcher/clk_out_100MHz
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[57]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_z_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.578ns  (logic 0.709ns (10.778%)  route 5.869ns (89.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 0.646ns, distribution 1.120ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.090     5.674    raymarcher/debounce_BTND/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X60Y543        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.799 r  raymarcher/debounce_BTND/camera_z[3]_i_1/O
                         net (fo=62, routed)          0.779     6.578    raymarcher/camera_z
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.766    -0.826    raymarcher/clk_out_100MHz
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[58]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_z_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 0.709ns (10.786%)  route 5.864ns (89.214%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.764ns (routing 0.646ns, distribution 1.118ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.090     5.674    raymarcher/debounce_BTND/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X60Y543        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.799 r  raymarcher/debounce_BTND/camera_z[3]_i_1/O
                         net (fo=62, routed)          0.774     6.573    raymarcher/camera_z
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.764    -0.828    raymarcher/clk_out_100MHz
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[51]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_z_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 0.709ns (10.786%)  route 5.864ns (89.214%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.764ns (routing 0.646ns, distribution 1.118ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.090     5.674    raymarcher/debounce_BTND/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X60Y543        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.799 r  raymarcher/debounce_BTND/camera_z[3]_i_1/O
                         net (fo=62, routed)          0.774     6.573    raymarcher/camera_z
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.764    -0.828    raymarcher/clk_out_100MHz
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[52]/C

Slack:                    inf
  Source:                 sw1
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/camera_z_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.573ns  (logic 0.709ns (10.786%)  route 5.864ns (89.214%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.764ns (routing 0.646ns, distribution 1.118ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    G16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_IBUF_inst/I
    G16                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.584     0.584 r  sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    sw1_IBUF_inst/OUT
    G16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.584 r  sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=70, routed)          5.090     5.674    raymarcher/debounce_BTND/sw1_IBUF
    SLR Crossing[2->1]   
    SLICE_X60Y543        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.799 r  raymarcher/debounce_BTND/camera_z[3]_i_1/O
                         net (fo=62, routed)          0.774     6.573    raymarcher/camera_z
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -2.616    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.592 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.764    -0.828    raymarcher/clk_out_100MHz
    SLICE_X65Y538        FDRE                                         r  raymarcher/camera_z_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnl
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.215ns (10.993%)  route 1.741ns (89.007%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.219ns (routing 0.439ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BF22                                              0.000     0.000 r  btnl (IN)
                         net (fo=0)                   0.000     0.000    btnl_IBUF_inst/I
    BF22                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.215     0.215 r  btnl_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.215    btnl_IBUF_inst/OUT
    BF22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.215 r  btnl_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.741     1.956    raymarcher/debounce_BTNL/btnl_IBUF
    SLICE_X64Y531        FDRE                                         r  raymarcher/debounce_BTNL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.219    -0.678    raymarcher/debounce_BTNL/clk_out_100MHz
    SLICE_X64Y531        FDRE                                         r  raymarcher/debounce_BTNL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnu
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNU/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.204ns (10.309%)  route 1.775ns (89.691%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.246ns (routing 0.439ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BB24                                              0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu_IBUF_inst/I
    BB24                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.204     0.204 r  btnu_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.204    btnu_IBUF_inst/OUT
    BB24                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.204 r  btnu_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.775     1.979    raymarcher/debounce_BTNU/btnu_IBUF
    SLICE_X59Y546        FDRE                                         r  raymarcher/debounce_BTNU/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.246    -0.651    raymarcher/debounce_BTNU/clk_out_100MHz
    SLICE_X59Y546        FDRE                                         r  raymarcher/debounce_BTNU/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNC/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.209ns (9.868%)  route 1.913ns (90.132%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.213ns (routing 0.439ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BD23                                              0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc_IBUF_inst/I
    BD23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.209     0.209 r  btnc_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.209    btnc_IBUF_inst/OUT
    BD23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.209 r  btnc_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.913     2.122    raymarcher/debounce_BTNC/btnc_IBUF
    SLICE_X55Y534        FDRE                                         r  raymarcher/debounce_BTNC/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.213    -0.684    raymarcher/debounce_BTNC/clk_out_100MHz
    SLICE_X55Y534        FDRE                                         r  raymarcher/debounce_BTNC/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnr
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTNR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.217ns (10.225%)  route 1.908ns (89.775%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.229ns (routing 0.439ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BE23                                              0.000     0.000 r  btnr (IN)
                         net (fo=0)                   0.000     0.000    btnr_IBUF_inst/I
    BE23                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.217     0.217 r  btnr_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.217    btnr_IBUF_inst/OUT
    BE23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.217 r  btnr_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.908     2.125    raymarcher/debounce_BTNR/btnr_IBUF
    SLICE_X65Y530        FDRE                                         r  raymarcher/debounce_BTNR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.229    -0.668    raymarcher/debounce_BTNR/clk_out_100MHz
    SLICE_X65Y530        FDRE                                         r  raymarcher/debounce_BTNR/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnd
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/debounce_BTND/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.215ns (10.102%)  route 1.911ns (89.898%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.219ns (routing 0.439ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    BE22                                              0.000     0.000 r  btnd (IN)
                         net (fo=0)                   0.000     0.000    btnd_IBUF_inst/I
    BE22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.215     0.215 r  btnd_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.215    btnd_IBUF_inst/OUT
    BE22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.215 r  btnd_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.911     2.126    raymarcher/debounce_BTND/btnd_IBUF
    SLICE_X64Y532        FDRE                                         r  raymarcher/debounce_BTND/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.219    -0.678    raymarcher/debounce_BTND/clk_out_100MHz
    SLICE_X64Y532        FDRE                                         r  raymarcher/debounce_BTND/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.321ns  (logic 0.203ns (8.755%)  route 2.118ns (91.245%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.242ns (routing 0.439ns, distribution 0.803ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.102     2.255    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X79Y569        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.305 r  raymarcher/msg[epsilon][37]_i_1/O
                         net (fo=1, routed)           0.016     2.321    raymarcher/msg[epsilon][37]_i_1_n_0
    SLICE_X79Y569        FDRE                                         r  raymarcher/msg_reg[epsilon][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.242    -0.655    raymarcher/clk_out_100MHz
    SLICE_X79Y569        FDRE                                         r  raymarcher/msg_reg[epsilon][37]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.332ns  (logic 0.167ns (7.170%)  route 2.165ns (92.830%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.259ns (routing 0.439ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.149     2.302    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X83Y558        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.316 r  raymarcher/msg[epsilon][2]_i_1/O
                         net (fo=1, routed)           0.016     2.332    raymarcher/msg[epsilon][2]_i_1_n_0
    SLICE_X83Y558        FDRE                                         r  raymarcher/msg_reg[epsilon][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.259    -0.638    raymarcher/clk_out_100MHz
    SLICE_X83Y558        FDRE                                         r  raymarcher/msg_reg[epsilon][2]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.341ns  (logic 0.167ns (7.143%)  route 2.174ns (92.857%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.250ns (routing 0.439ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.158     2.311    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X83Y565        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.325 r  raymarcher/msg[epsilon][26]_i_1/O
                         net (fo=1, routed)           0.016     2.341    raymarcher/msg[epsilon][26]_i_1_n_0
    SLICE_X83Y565        FDRE                                         r  raymarcher/msg_reg[epsilon][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.250    -0.647    raymarcher/clk_out_100MHz
    SLICE_X83Y565        FDRE                                         r  raymarcher/msg_reg[epsilon][26]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.341ns  (logic 0.167ns (7.143%)  route 2.174ns (92.857%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.439ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.158     2.311    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X82Y568        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.325 r  raymarcher/msg[epsilon][30]_i_1/O
                         net (fo=1, routed)           0.016     2.341    raymarcher/msg[epsilon][30]_i_1_n_0
    SLICE_X82Y568        FDRE                                         r  raymarcher/msg_reg[epsilon][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.258    -0.639    raymarcher/clk_out_100MHz
    SLICE_X82Y568        FDRE                                         r  raymarcher/msg_reg[epsilon][30]/C

Slack:                    inf
  Source:                 sw0
                            (input port clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Destination:            raymarcher/msg_reg[epsilon][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_100MHz_clk_wiz_720p  {rise@0.000ns fall@5.050ns period=10.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.342ns  (logic 0.167ns (7.139%)  route 2.175ns (92.861%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.439ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    B17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0_IBUF_inst/I
    B17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.153     0.153 r  sw0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    sw0_IBUF_inst/OUT
    B17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.153 r  sw0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=54, routed)          2.158     2.311    raymarcher/sw0_IBUF
    SLR Crossing[2->1]   
    SLICE_X82Y568        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.325 r  raymarcher/msg[epsilon][33]_i_1/O
                         net (fo=1, routed)           0.017     2.342    raymarcher/msg[epsilon][33]_i_1_n_0
    SLICE_X82Y568        FDRE                                         r  raymarcher/msg_reg[epsilon][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.916    serial_and_pix_clks/inst/clk_out_100MHz_clk_wiz_720p
    BUFGCE_X0Y195        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.897 r  serial_and_pix_clks/inst/clkout3_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=140107, routed)      1.258    -0.639    raymarcher/clk_out_100MHz
    SLICE_X82Y568        FDRE                                         r  raymarcher/msg_reg[epsilon][33]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_371_25MHz_clk_wiz_720p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TMDS_shift_red_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.393ns  (logic 0.992ns (29.237%)  route 2.401ns (70.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.970ns (routing 0.973ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.970     0.408    pix_clk_5x
    SLICE_X64Y477        FDRE                                         r  TMDS_shift_red_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y477        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.486 r  TMDS_shift_red_reg[1][0]/Q
                         net (fo=1, routed)           2.401     2.887    TMDS_shift_red1_OBUF
    AV15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.914     3.801 r  TMDS_shift_red1_OBUF_inst/O
                         net (fo=0)                   0.000     3.801    TMDS_shift_red1
    AV15                                                              r  TMDS_shift_red1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.272ns  (logic 0.980ns (29.946%)  route 2.292ns (70.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.018ns (routing 0.973ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.018     0.456    pix_clk_5x
    SLICE_X63Y485        FDRE                                         r  TMDS_shift_blue_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y485        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.537 r  TMDS_shift_blue_reg[1][0]/Q
                         net (fo=1, routed)           2.292     2.829    TMDS_shift_blue1_OBUF
    AT16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.899     3.727 r  TMDS_shift_blue1_OBUF_inst/O
                         net (fo=0)                   0.000     3.727    TMDS_shift_blue1
    AT16                                                              r  TMDS_shift_blue1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.105ns  (logic 0.973ns (31.327%)  route 2.132ns (68.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.024ns (routing 0.973ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.024     0.462    pix_clk_5x
    SLICE_X62Y480        FDRE                                         r  TMDS_shift_green_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y480        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.541 r  TMDS_shift_green_reg[1][0]/Q
                         net (fo=1, routed)           2.132     2.673    TMDS_shift_green1_OBUF
    AU16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.894     3.566 r  TMDS_shift_green1_OBUF_inst/O
                         net (fo=0)                   0.000     3.566    TMDS_shift_green1
    AU16                                                              r  TMDS_shift_green1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.266ns  (logic 0.971ns (29.727%)  route 2.295ns (70.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.970ns (routing 0.973ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.970    -0.939    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    -0.861 r  TMDS_shift_green_reg[0][0]/Q
                         net (fo=1, routed)           2.295     1.434    TMDS_shift_green0_OBUF
    AV16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.893     2.327 r  TMDS_shift_green0_OBUF_inst/O
                         net (fo=0)                   0.000     2.327    TMDS_shift_green0
    AV16                                                              r  TMDS_shift_green0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out_371_25MHz_clk_wiz_720p'  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            o_pix_clk_5x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.071ns  (logic 0.938ns (23.046%)  route 3.133ns (76.954%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.731    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -1.841 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -1.590    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.562 f  serial_and_pix_clks/inst/clkout2_buf/O
                         net (fo=45, routed)          2.882     1.320    pix_clk_5x
    AY15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.910     2.230 f  hdmi_serial_clk/O
                         net (fo=0)                   0.000     2.230    o_pix_clk_5x
    AY15                                                              f  o_pix_clk_5x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.072ns  (logic 0.977ns (31.805%)  route 2.095ns (68.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.022ns (routing 0.973ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.022    -0.887    pix_clk_5x
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y484        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    -0.810 r  TMDS_shift_blue_reg[0][0]/Q
                         net (fo=1, routed)           2.095     1.285    TMDS_shift_blue0_OBUF
    AT15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.900     2.185 r  TMDS_shift_blue0_OBUF_inst/O
                         net (fo=0)                   0.000     2.185    TMDS_shift_blue0
    AT15                                                              r  TMDS_shift_blue0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.054ns  (logic 0.997ns (32.639%)  route 2.057ns (67.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      2.022ns (routing 0.973ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.384    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.572    -3.188 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.251    -2.937    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.909 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          2.022    -0.887    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_red_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    -0.809 r  TMDS_shift_red_reg[0][0]/Q
                         net (fo=1, routed)           2.057     1.248    TMDS_shift_red0_OBUF
    AW15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.919     2.167 r  TMDS_shift_red0_OBUF_inst/O
                         net (fo=0)                   0.000     2.167    TMDS_shift_red0
    AW15                                                              r  TMDS_shift_red0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out_371_25MHz_clk_wiz_720p'  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            o_pix_clk_5x
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 0.487ns (23.155%)  route 1.617ns (76.845%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
                         net (fo=45, routed)          1.468    -0.220    pix_clk_5x
    AY15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.470     0.250 r  hdmi_serial_clk/O
                         net (fo=0)                   0.000     0.250    o_pix_clk_5x
    AY15                                                              r  o_pix_clk_5x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.489ns  (logic 0.499ns (33.520%)  route 0.990ns (66.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115    -0.573    pix_clk_5x
    SLICE_X64Y484        FDRE                                         r  TMDS_shift_blue_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y484        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039    -0.534 r  TMDS_shift_blue_reg[0][0]/Q
                         net (fo=1, routed)           0.990     0.456    TMDS_shift_blue0_OBUF
    AT15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.460     0.916 r  TMDS_shift_blue0_OBUF_inst/O
                         net (fo=0)                   0.000     0.916    TMDS_shift_blue0
    AT15                                                              r  TMDS_shift_blue0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.492ns  (logic 0.517ns (34.633%)  route 0.975ns (65.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115    -0.573    pix_clk_5x
    SLICE_X64Y480        FDRE                                         r  TMDS_shift_red_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y480        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.535 r  TMDS_shift_red_reg[0][0]/Q
                         net (fo=1, routed)           0.975     0.440    TMDS_shift_red0_OBUF
    AW15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.479     0.919 r  TMDS_shift_red0_OBUF_inst/O
                         net (fo=0)                   0.000     0.919    TMDS_shift_red0
    AW15                                                              r  TMDS_shift_red0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.588ns  (logic 0.492ns (30.981%)  route 1.096ns (69.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.087ns (routing 0.533ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.705    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.688 r  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.087    -0.601    pix_clk_5x
    SLICE_X64Y479        FDRE                                         r  TMDS_shift_green_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y479        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    -0.562 r  TMDS_shift_green_reg[0][0]/Q
                         net (fo=1, routed)           1.096     0.534    TMDS_shift_green0_OBUF
    AV16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.453     0.987 r  TMDS_shift_green0_OBUF_inst/O
                         net (fo=0)                   0.000     0.987    TMDS_shift_green0
    AV16                                                              r  TMDS_shift_green0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_green_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_green1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.493ns (32.854%)  route 1.007ns (67.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.115ns (routing 0.533ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.115     0.774    pix_clk_5x
    SLICE_X62Y480        FDRE                                         r  TMDS_shift_green_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y480        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.813 r  TMDS_shift_green_reg[1][0]/Q
                         net (fo=1, routed)           1.007     1.820    TMDS_shift_green1_OBUF
    AU16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.454     2.273 r  TMDS_shift_green1_OBUF_inst/O
                         net (fo=0)                   0.000     2.273    TMDS_shift_green1
    AU16                                                              r  TMDS_shift_green1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_red_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_red1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.636ns  (logic 0.513ns (31.356%)  route 1.123ns (68.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.087ns (routing 0.533ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.087     0.746    pix_clk_5x
    SLICE_X64Y477        FDRE                                         r  TMDS_shift_red_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y477        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.785 r  TMDS_shift_red_reg[1][0]/Q
                         net (fo=1, routed)           1.123     1.908    TMDS_shift_red1_OBUF
    AV15                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.474     2.382 r  TMDS_shift_red1_OBUF_inst/O
                         net (fo=0)                   0.000     2.382    TMDS_shift_red1
    AV15                                                              r  TMDS_shift_red1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TMDS_shift_blue_reg[1][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out_371_25MHz_clk_wiz_720p  {rise@0.000ns fall@1.347ns period=2.693ns})
  Destination:            TMDS_shift_blue1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 0.500ns (30.916%)  route 1.117ns (69.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Source):      1.113ns (routing 0.533ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_371_25MHz_clk_wiz_720p fall edge)
                                                      1.347     1.347 f  
    G31                  IBUFCTRL                     0.000     1.347 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     1.543    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.050    -0.507 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -0.358    serial_and_pix_clks/inst/clk_out_371_25MHz_clk_wiz_720p
    BUFGCE_X0Y201        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.341 f  serial_and_pix_clks/inst/clkout2_buf/O
    X3Y7 (CLOCK_ROOT)    net (fo=45, routed)          1.113     0.772    pix_clk_5x
    SLICE_X63Y485        FDRE                                         r  TMDS_shift_blue_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y485        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.813 r  TMDS_shift_blue_reg[1][0]/Q
                         net (fo=1, routed)           1.117     1.930    TMDS_shift_blue1_OBUF
    AT16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.459     2.389 r  TMDS_shift_blue1_OBUF_inst/O
                         net (fo=0)                   0.000     2.389    TMDS_shift_blue1
    AT16                                                              r  TMDS_shift_blue1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_74_25MHz_clk_wiz_720p
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            o_pix_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.215ns  (logic 0.938ns (22.263%)  route 3.277ns (77.737%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p fall edge)
                                                      6.733     6.733 f  
    G31                  IBUFCTRL                     0.000     6.733 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     7.117    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.572     3.545 f  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245     3.790    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.818 f  serial_and_pix_clks/inst/clkout1_buf/O
                         net (fo=262, routed)         3.032     6.850    pix_clk
    AY14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.910     7.761 f  hdmi_pix_clk/O
                         net (fo=0)                   0.000     7.761    o_pix_clk
    AY14                                                              f  o_pix_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out_74_25MHz_clk_wiz_720p'  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            o_pix_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 0.487ns (22.366%)  route 1.692ns (77.634%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.196    serial_and_pix_clks/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.050    -1.854 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.708    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.691 r  serial_and_pix_clks/inst/clkout1_buf/O
                         net (fo=262, routed)         1.546    -0.145    pix_clk
    AY14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.470     0.325 r  hdmi_pix_clk/O
                         net (fo=0)                   0.000     0.325    o_pix_clk
    AY14                                                              r  o_pix_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_74_25MHz_clk_wiz_720p

Max Delay          2500 Endpoints
Min Delay          2500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.257ns  (logic 1.504ns (24.037%)  route 4.753ns (75.963%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.872ns (routing 0.752ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[4])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[4]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<4>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[4]_V_DATA[4])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<4>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[4]_ALU_OUT[4])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.160     1.568    bth/addrb0_n_101
    SLICE_X58Y485        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     1.664 r  bth/framebuffer_i_16/O
                         net (fo=155, routed)         4.593     6.257    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y110        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.872    -0.722    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clkb
    RAMB36_X3Y110        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.566ns (25.443%)  route 4.589ns (74.557%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.941ns (routing 0.752ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[12])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<12>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<12>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.205     1.613    bth/addrb0_n_93
    SLICE_X58Y486        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.771 r  bth/framebuffer_i_8/O
                         net (fo=155, routed)         4.384     6.155    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.941    -0.653    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X2Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.142ns  (logic 1.566ns (25.497%)  route 4.576ns (74.503%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.673ns (routing 0.752ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.184     1.592    bth/addrb0_n_94
    SLICE_X58Y486        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.750 r  bth/framebuffer_i_9/O
                         net (fo=155, routed)         4.392     6.142    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addrb[11]
    RAMB36_X6Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.673    -0.921    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clkb
    RAMB36_X6Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 1.504ns (24.535%)  route 4.626ns (75.465%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.863ns (routing 0.752ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[4])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[4]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<4>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[4]_V_DATA[4])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<4>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[4]_ALU_OUT[4])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.160     1.568    bth/addrb0_n_101
    SLICE_X58Y485        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     1.664 r  bth/framebuffer_i_16/O
                         net (fo=155, routed)         4.466     6.130    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y112        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.863    -0.731    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X3Y112        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.566ns (25.842%)  route 4.494ns (74.158%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.943ns (routing 0.752ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[12])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<12>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<12>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.205     1.613    bth/addrb0_n_93
    SLICE_X58Y486        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.771 r  bth/framebuffer_i_8/O
                         net (fo=155, routed)         4.289     6.060    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.943    -0.651    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X2Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 1.566ns (25.944%)  route 4.470ns (74.056%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.896ns (routing 0.752ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[12])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<12>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<12>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.205     1.613    bth/addrb0_n_93
    SLICE_X58Y486        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     1.771 r  bth/framebuffer_i_8/O
                         net (fo=155, routed)         4.265     6.036    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.896    -0.698    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clkb
    RAMB36_X2Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.023ns  (logic 1.569ns (26.050%)  route 4.454ns (73.950%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.668ns (routing 0.752ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<0>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<0>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.227     1.635    bth/addrb0_n_105
    SLICE_X59Y485        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     1.796 r  bth/framebuffer_i_20/O
                         net (fo=155, routed)         4.227     6.023    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/addrb[0]
    RAMB36_X6Y88         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.668    -0.926    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clkb
    RAMB36_X6Y88         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.566ns (26.005%)  route 4.456ns (73.995%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.679ns (routing 0.752ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.184     1.592    bth/addrb0_n_94
    SLICE_X58Y486        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.750 r  bth/framebuffer_i_9/O
                         net (fo=155, routed)         4.272     6.022    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addrb[11]
    RAMB36_X6Y79         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.679    -0.915    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clkb
    RAMB36_X6Y79         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.566ns (26.005%)  route 4.456ns (73.995%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.672ns (routing 0.752ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.184     1.592    bth/addrb0_n_94
    SLICE_X58Y486        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     1.750 r  bth/framebuffer_i_9/O
                         net (fo=155, routed)         4.272     6.022    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.672    -0.922    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clkb
    RAMB36_X5Y78         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.019ns  (logic 1.504ns (24.988%)  route 4.515ns (75.012%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.856ns (routing 0.752ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[4])
                                                      0.609     0.682 f  bth/addrb0/DSP_MULTIPLIER_INST/V[4]
                         net (fo=1, routed)           0.000     0.682    bth/addrb0/DSP_MULTIPLIER.V<4>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[4]_V_DATA[4])
                                                      0.046     0.728 r  bth/addrb0/DSP_M_DATA_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.728    bth/addrb0/DSP_M_DATA.V_DATA<4>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[4]_ALU_OUT[4])
                                                      0.571     1.299 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.299    bth/addrb0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     1.408 r  bth/addrb0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.160     1.568    bth/addrb0_n_101
    SLICE_X58Y485        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.096     1.664 r  bth/framebuffer_i_16/O
                         net (fo=155, routed)         4.355     6.019    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y113        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.333    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.166    -2.833 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    -2.618    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.594 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.856    -0.738    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clkb
    RAMB36_X3Y113        RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.300ns (65.934%)  route 0.155ns (34.066%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.268ns (routing 0.509ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<5>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<5>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.068     0.318    bth/addrb0_n_100
    SLICE_X58Y485        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.368 r  bth/framebuffer_i_15/O
                         net (fo=155, routed)         0.087     0.455    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.268    -0.630    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.289ns (62.419%)  route 0.174ns (37.581%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.268ns (routing 0.509ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.067     0.317    bth/addrb0_n_97
    SLICE_X58Y486        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     0.356 r  bth/framebuffer_i_12/O
                         net (fo=155, routed)         0.107     0.463    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[8]
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.268    -0.630    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.300ns (63.158%)  route 0.175ns (36.842%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.277ns (routing 0.509ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<5>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<5>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.068     0.318    bth/addrb0_n_100
    SLICE_X58Y485        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.368 r  bth/framebuffer_i_15/O
                         net (fo=155, routed)         0.107     0.475    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.277    -0.621    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.289ns (59.221%)  route 0.199ns (40.779%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.277ns (routing 0.509ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<8>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<8>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.067     0.317    bth/addrb0_n_97
    SLICE_X58Y486        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     0.356 r  bth/framebuffer_i_12/O
                         net (fo=155, routed)         0.132     0.488    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[8]
    RAMB36_X4Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.277    -0.621    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.282ns (57.551%)  route 0.208ns (42.449%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.268ns (routing 0.509ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<4>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<4>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.064     0.314    bth/addrb0_n_101
    SLICE_X58Y485        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     0.346 r  bth/framebuffer_i_16/O
                         net (fo=155, routed)         0.144     0.490    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.268    -0.630    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.285ns (57.229%)  route 0.213ns (42.771%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.268ns (routing 0.509ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<1>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<1>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.091     0.341    bth/addrb0_n_104
    SLICE_X59Y485        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     0.376 r  bth/framebuffer_i_19/O
                         net (fo=155, routed)         0.122     0.498    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.268    -0.630    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.282ns (56.513%)  route 0.217ns (43.487%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.277ns (routing 0.509ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.064     0.314    bth/addrb0_n_91
    SLICE_X58Y486        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     0.346 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         0.153     0.499    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[14]
    RAMB36_X4Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.277    -0.621    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y96         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.282ns (56.287%)  route 0.219ns (43.713%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.268ns (routing 0.509ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[14])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.064     0.314    bth/addrb0_n_91
    SLICE_X58Y486        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.032     0.346 r  bth/framebuffer_i_6/O
                         net (fo=155, routed)         0.155     0.501    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[14]
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.268    -0.630    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.285ns (55.882%)  route 0.225ns (44.118%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.238ns (routing 0.509ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<9>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<9>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<9>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.084     0.334    bth/addrb0_n_96
    SLICE_X58Y486        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.369 r  bth/framebuffer_i_11/O
                         net (fo=155, routed)         0.141     0.510    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.238    -0.660    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X4Y95         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_74_25MHz_clk_wiz_720p  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.288ns (56.140%)  route 0.225ns (43.860%))
  Logic Levels:           6  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.124ns
  Clock Net Delay (Destination): 1.268ns (routing 0.509ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y195       DSP_A_B_DATA                 0.000     0.000 r  bth/addrb0/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    bth/addrb0/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X8Y195       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.020     0.020 r  bth/addrb0/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.020    bth/addrb0/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X8Y195       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[2])
                                                      0.075     0.095 f  bth/addrb0/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     0.095    bth/addrb0/DSP_MULTIPLIER.U<2>
    DSP48E2_X8Y195       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.012     0.107 r  bth/addrb0/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     0.107    bth/addrb0/DSP_M_DATA.U_DATA<2>
    DSP48E2_X8Y195       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.113     0.220 f  bth/addrb0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.220    bth/addrb0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X8Y195       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.250 r  bth/addrb0/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.067     0.317    bth/addrb0_n_103
    SLICE_X58Y485        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.038     0.355 r  bth/framebuffer_i_18/O
                         net (fo=155, routed)         0.158     0.513    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_74_25MHz_clk_wiz_720p rise edge)
                                                      0.000     0.000 r  
    G31                  IBUFCTRL                     0.000     0.000 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.222    serial_and_pix_clks/inst/clk
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.305    -2.083 r  serial_and_pix_clks/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.917    serial_and_pix_clks/inst/clk_out_74_25MHz_clk_wiz_720p
    BUFGCE_X0Y204        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.898 r  serial_and_pix_clks/inst/clkout1_buf/O
    X2Y7 (CLOCK_ROOT)    net (fo=262, routed)         1.268    -0.630    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X4Y97         RAMB36E2                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36_TDP.ram_T/CLKBWRCLK





