simSeconds 0.09017027468299998
simTicks 90170157870.1515
finalTick 610028894551583.0
simFreq 1000001000000.0
hostSeconds 253.02353007999997
hostTickRate 361590382.39497995
hostMemory 53069075.409476005
simInsts 110000131.07441399
simOps 112173810.99303001
hostInstRate 456531.626344
hostOpRate 465572.663151
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandMisses::cpu.inst 2.4351060000000007
system.l2.demandMisses::cpu.data 2.7016530000000003
system.l2.demandMisses::switch_cpus.inst 100.785951
system.l2.demandMisses::switch_cpus.data 774857.6870350001
system.l2.demandMisses::total 774957.988839
system.l2.overallMisses::cpu.inst 2.4351060000000007
system.l2.overallMisses::cpu.data 2.7016530000000003
system.l2.overallMisses::switch_cpus.inst 100.785951
system.l2.overallMisses::switch_cpus.data 774857.6870350001
system.l2.overallMisses::total 774957.988839
system.l2.demandMissLatency::switch_cpus.inst 10879229.883999998
system.l2.demandMissLatency::switch_cpus.data 80328846717.516
system.l2.demandMissLatency::total 80339689980.66049
system.l2.overallMissLatency::switch_cpus.inst 10879229.883999998
system.l2.overallMissLatency::switch_cpus.data 80328846717.516
system.l2.overallMissLatency::total 80339689980.66049
system.l2.demandAccesses::cpu.inst 2.4351060000000007
system.l2.demandAccesses::cpu.data 2.7016530000000003
system.l2.demandAccesses::switch_cpus.inst 274.49544000000003
system.l2.demandAccesses::switch_cpus.data 1413036.2080209998
system.l2.demandAccesses::total 1413310.219314
system.l2.overallAccesses::cpu.inst 2.4351060000000007
system.l2.overallAccesses::cpu.data 2.7016530000000003
system.l2.overallAccesses::switch_cpus.inst 274.49544000000003
system.l2.overallAccesses::switch_cpus.data 1413036.2080209998
system.l2.overallAccesses::total 1413310.219314
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.9999330000000002
system.l2.demandMissRate::switch_cpus.inst 0.506809699508
system.l2.demandMissRate::switch_cpus.data 0.555758344371
system.l2.demandMissRate::total 0.555453755923
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.9999330000000002
system.l2.overallMissRate::switch_cpus.inst 0.506809699508
system.l2.overallMissRate::switch_cpus.data 0.555758344371
system.l2.overallMissRate::total 0.555453755923
system.l2.demandAvgMissLatency::switch_cpus.inst 107310.15093977057
system.l2.demandAvgMissLatency::switch_cpus.data 102419.46813231996
system.l2.demandAvgMissLatency::total 102420.18452345811
system.l2.overallAvgMissLatency::switch_cpus.inst 107310.15093977057
system.l2.overallAvgMissLatency::switch_cpus.data 102419.46813231996
system.l2.overallAvgMissLatency::total 102420.18452345811
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 100.785951
system.l2.demandMshrMisses::switch_cpus.data 774857.6870350001
system.l2.demandMshrMisses::total 774957.988839
system.l2.overallMshrMisses::switch_cpus.inst 100.785951
system.l2.overallMshrMisses::switch_cpus.data 774857.6870350001
system.l2.overallMshrMisses::total 774957.988839
system.l2.demandMshrMissLatency::switch_cpus.inst 9871370.374000002
system.l2.demandMshrMissLatency::switch_cpus.data 72580270341.31601
system.l2.demandMshrMissLatency::total 72590110586.4205
system.l2.overallMshrMissLatency::switch_cpus.inst 9871370.374000002
system.l2.overallMshrMissLatency::switch_cpus.data 72580270341.31601
system.l2.overallMshrMissLatency::total 72590110586.4205
system.l2.demandMshrMissRate::switch_cpus.inst 0.506809699508
system.l2.demandMshrMissRate::switch_cpus.data 0.555758344371
system.l2.demandMshrMissRate::total 0.555453755923
system.l2.overallMshrMissRate::switch_cpus.inst 0.506809699508
system.l2.overallMshrMissRate::switch_cpus.data 0.555758344371
system.l2.overallMshrMissRate::total 0.555453755923
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 97310.14093977056
system.l2.demandAvgMshrMissLatency::switch_cpus.data 92419.45866681349
system.l2.demandAvgMshrMissLatency::total 92420.17505788246
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 97310.14093977056
system.l2.overallAvgMshrMissLatency::switch_cpus.data 92419.45866681349
system.l2.overallAvgMshrMissLatency::total 92420.17505788246
system.l2.replacements 772983.7344150001
system.l2.ReadCleanReq.misses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 100.785951
system.l2.ReadCleanReq.misses::total 100.836921
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 10879229.883999998
system.l2.ReadCleanReq.missLatency::total 10879229.883999998
system.l2.ReadCleanReq.accesses::cpu.inst 2.4351060000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 274.49544000000003
system.l2.ReadCleanReq.accesses::total 274.54641000000004
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.506809699508
system.l2.ReadCleanReq.missRate::total 0.506809699508
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 107310.15093977057
system.l2.ReadCleanReq.avgMissLatency::total 107129.81730935926
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 100.785951
system.l2.ReadCleanReq.mshrMisses::total 100.785951
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 9871370.374000002
system.l2.ReadCleanReq.mshrMissLatency::total 9871370.374000002
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.506809699508
system.l2.ReadCleanReq.mshrMissRate::total 0.504382235262
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 97310.14093977056
system.l2.ReadCleanReq.avgMshrMissLatency::total 97310.14093977056
system.l2.ReadExReq.misses::cpu.data 0.523999
system.l2.ReadExReq.misses::switch_cpus.data 37071.89854200001
system.l2.ReadExReq.misses::total 37071.92395900001
system.l2.ReadExReq.missLatency::switch_cpus.data 3510390857.9010005
system.l2.ReadExReq.missLatency::total 3510390857.9010005
system.l2.ReadExReq.accesses::cpu.data 0.523999
system.l2.ReadExReq.accesses::switch_cpus.data 57492.729836
system.l2.ReadExReq.accesses::total 57492.755252999996
system.l2.ReadExReq.missRate::cpu.data 0.4320630000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.6409715688750001
system.l2.ReadExReq.missRate::total 0.6409715688750001
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 94620.22269268181
system.l2.ReadExReq.avgMissLatency::total 94311.82975935694
system.l2.ReadExReq.mshrMisses::switch_cpus.data 37071.89854200001
system.l2.ReadExReq.mshrMisses::total 37071.89854200001
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3139672164.511
system.l2.ReadExReq.mshrMissLatency::total 3139672164.511
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.6409715688750001
system.l2.ReadExReq.mshrMissRate::total 0.636735393736
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 84620.21937865026
system.l2.ReadExReq.avgMshrMissLatency::total 84620.21937865026
system.l2.ReadSharedReq.misses::cpu.data 2.177654
system.l2.ReadSharedReq.misses::switch_cpus.data 737785.9161219998
system.l2.ReadSharedReq.misses::total 737785.9161219998
system.l2.ReadSharedReq.missLatency::switch_cpus.data 76818465149.415
system.l2.ReadSharedReq.missLatency::total 76818465149.415
system.l2.ReadSharedReq.accesses::cpu.data 2.177654
system.l2.ReadSharedReq.accesses::switch_cpus.data 1355543.605814
system.l2.ReadSharedReq.accesses::total 1355543.605814
system.l2.ReadSharedReq.missRate::cpu.data 0.9999330000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.546784767209
system.l2.ReadSharedReq.missRate::total 0.546784767209
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 102934.4097634605
system.l2.ReadSharedReq.avgMissLatency::total 102934.4097634605
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 737785.9161219998
system.l2.ReadSharedReq.mshrMisses::total 737785.9161219998
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 69440606190.315
system.l2.ReadSharedReq.mshrMissLatency::total 69440606190.315
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.546784767209
system.l2.ReadSharedReq.mshrMissRate::total 0.546784767209
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 92934.40005277161
system.l2.ReadSharedReq.avgMshrMissLatency::total 92934.40005277161
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.l2.tags.tagsInUse 32280.378365170392
system.l2.tags.totalRefs 2989473.6797260004
system.l2.tags.sampledRefs 805751.7798920001
system.l2.tags.avgRefs 3.723633279102
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.035135416672
system.l2.tags.occupancies::cpu.data 1.479767302366
system.l2.tags.occupancies::switch_cpus.inst 10.971921345458
system.l2.tags.occupancies::switch_cpus.data 32262.04902094905
system.l2.tags.avgOccs::cpu.inst 3.1580740000000004e-05
system.l2.tags.avgOccs::cpu.data 4.5278608e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.000334934173
system.l2.tags.avgOccs::switch_cpus.data 0.984559677725
system.l2.tags.avgOccs::total 0.985119031106
system.l2.tags.occupanciesTaskId::1024 32768.032768000005
system.l2.tags.ageTaskId_1024::0 42.367270000000005
system.l2.tags.ageTaskId_1024::1 833.688754
system.l2.tags.ageTaskId_1024::2 7852.126146999999
system.l2.tags.ageTaskId_1024::3 21475.008164
system.l2.tags.ratioOccsTaskId::1024 1.0000010000000001
system.l2.tags.tagAccesses 23387884.548835
system.l2.tags.dataAccesses 23387884.548835
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 100.785951
system.mem_ctrls.avgPriority_switch_cpus.data::samples 774776.091665
system.mem_ctrls.priorityMinLatency 1.8750018749999998e-08
system.mem_ctrls.priorityMaxLatency 0.0014291370041115
system.mem_ctrls.numReadWriteTurnArounds 27063.663078
system.mem_ctrls.numWriteReadTurnArounds 27063.561205
system.mem_ctrls.numStayReadState 1837301.9129110002
system.mem_ctrls.numStayWriteState 415168.61915499996
system.mem_ctrls.readReqs 774957.968627
system.mem_ctrls.writeReqs 441620.01606500003
system.mem_ctrls.readBursts 774957.968627
system.mem_ctrls.writeBursts 441620.01606500003
system.mem_ctrls.servicedByWrQ 81.57515800000002
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.5641343800000003
system.mem_ctrls.avgWrQLen 24.713501840000003
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 774957.968627
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 441620.01606500003
system.mem_ctrls.rdQLenPdf::0 448007.626318
system.mem_ctrls.rdQLenPdf::1 313226.566125
system.mem_ctrls.rdQLenPdf::2 11648.494738000001
system.mem_ctrls.rdQLenPdf::3 1984.4672520000001
system.mem_ctrls.rdQLenPdf::4 8.756780999999998
system.mem_ctrls.rdQLenPdf::5 0.482255
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.043568
system.mem_ctrls.wrQLenPdf::1 0.043568
system.mem_ctrls.wrQLenPdf::2 0.043568
system.mem_ctrls.wrQLenPdf::3 0.043568
system.mem_ctrls.wrQLenPdf::4 0.056277
system.mem_ctrls.wrQLenPdf::5 0.056277
system.mem_ctrls.wrQLenPdf::6 0.056277
system.mem_ctrls.wrQLenPdf::7 0.056277
system.mem_ctrls.wrQLenPdf::8 0.056277
system.mem_ctrls.wrQLenPdf::9 0.056277
system.mem_ctrls.wrQLenPdf::10 0.056277
system.mem_ctrls.wrQLenPdf::11 0.056277
system.mem_ctrls.wrQLenPdf::12 0.056277
system.mem_ctrls.wrQLenPdf::13 0.056277
system.mem_ctrls.wrQLenPdf::14 0.056277
system.mem_ctrls.wrQLenPdf::15 3617.796593
system.mem_ctrls.wrQLenPdf::16 3790.416181
system.mem_ctrls.wrQLenPdf::17 21140.94957
system.mem_ctrls.wrQLenPdf::18 26936.401671
system.mem_ctrls.wrQLenPdf::19 27157.678332
system.mem_ctrls.wrQLenPdf::20 27170.974729
system.mem_ctrls.wrQLenPdf::21 27151.121611999995
system.mem_ctrls.wrQLenPdf::22 27213.845843
system.mem_ctrls.wrQLenPdf::23 27251.338039
system.mem_ctrls.wrQLenPdf::24 27245.209681999997
system.mem_ctrls.wrQLenPdf::25 27236.814118000002
system.mem_ctrls.wrQLenPdf::26 27274.21752
system.mem_ctrls.wrQLenPdf::27 27555.006537999998
system.mem_ctrls.wrQLenPdf::28 27735.137706999994
system.mem_ctrls.wrQLenPdf::29 29455.878603
system.mem_ctrls.wrQLenPdf::30 28717.330995000004
system.mem_ctrls.wrQLenPdf::31 27823.878472
system.mem_ctrls.wrQLenPdf::32 27074.259281
system.mem_ctrls.wrQLenPdf::33 69.152853
system.mem_ctrls.wrQLenPdf::34 1.6632540000000002
system.mem_ctrls.wrQLenPdf::35 0.15115299999999998
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 5220.810112000001
system.mem_ctrls.bytesReadSys 49597309.992128
system.mem_ctrls.bytesWrittenSys 28263681.028160002
system.mem_ctrls.avgRdBWSys 529300862.3381178
system.mem_ctrls.avgWrBWSys 300443411.8491566
system.mem_ctrls.totGap 90168028211.11949
system.mem_ctrls.avgGap 123970.84582046
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 6450.300864
system.mem_ctrls.requestorReadBytes::switch_cpus.data 49585669.86656
system.mem_ctrls.requestorReadRate::switch_cpus.inst 76240.99687076527
system.mem_ctrls.requestorReadRate::switch_cpus.data 529175902.09816945
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 100.785951
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 774857.6668230001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 5701976.69675
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 40496658981.95151
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 55946.21262929
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 51035.080794450005
system.mem_ctrls.dram.bytesRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesRead::cpu.data 172.90579200000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 6450.300864
system.mem_ctrls.dram.bytesRead::switch_cpus.data 49590888.80768
system.mem_ctrls.dram.bytesRead::total 49597308.123136
system.mem_ctrls.dram.bytesInstRead::cpu.inst 155.84678400000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 6450.300864
system.mem_ctrls.dram.bytesInstRead::total 6453.562944
system.mem_ctrls.dram.numReads::cpu.inst 2.4351060000000007
system.mem_ctrls.dram.numReads::cpu.data 2.7016530000000003
system.mem_ctrls.dram.numReads::switch_cpus.inst 100.785951
system.mem_ctrls.dram.numReads::switch_cpus.data 774857.63762
system.mem_ctrls.dram.numReads::total 774957.939424
system.mem_ctrls.dram.bwRead::cpu.inst 18219.290123
system.mem_ctrls.dram.bwRead::cpu.data 20185.981026
system.mem_ctrls.dram.bwRead::switch_cpus.inst 76241.146138
system.mem_ctrls.dram.bwRead::switch_cpus.data 529231896.087695
system.mem_ctrls.dram.bwRead::total 529300845.609153
system.mem_ctrls.dram.bwInstRead::cpu.inst 18219.290123
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 76241.146138
system.mem_ctrls.dram.bwInstRead::total 77008.780027
system.mem_ctrls.dram.bwTotal::cpu.inst 18219.290123
system.mem_ctrls.dram.bwTotal::cpu.data 20185.981026
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 76241.146138
system.mem_ctrls.dram.bwTotal::switch_cpus.data 529231896.087695
system.mem_ctrls.dram.bwTotal::total 829744257.1579559
system.mem_ctrls.dram.readBursts 774876.393469
system.mem_ctrls.dram.writeBursts 441621.47366699995
system.mem_ctrls.dram.perBankRdBursts::0 49463.007089000006
system.mem_ctrls.dram.perBankRdBursts::1 46200.359709
system.mem_ctrls.dram.perBankRdBursts::2 47025.923397000006
system.mem_ctrls.dram.perBankRdBursts::3 46654.394763000004
system.mem_ctrls.dram.perBankRdBursts::4 46788.745396
system.mem_ctrls.dram.perBankRdBursts::5 46516.82067800001
system.mem_ctrls.dram.perBankRdBursts::6 48902.41183900001
system.mem_ctrls.dram.perBankRdBursts::7 50613.963469
system.mem_ctrls.dram.perBankRdBursts::8 50872.712783999996
system.mem_ctrls.dram.perBankRdBursts::9 49088.596938
system.mem_ctrls.dram.perBankRdBursts::10 48424.227663
system.mem_ctrls.dram.perBankRdBursts::11 49237.555485
system.mem_ctrls.dram.perBankRdBursts::12 48824.376109000004
system.mem_ctrls.dram.perBankRdBursts::13 48785.973367000006
system.mem_ctrls.dram.perBankRdBursts::14 49357.345489000014
system.mem_ctrls.dram.perBankRdBursts::15 48119.979294
system.mem_ctrls.dram.perBankWrBursts::0 28772.523334999998
system.mem_ctrls.dram.perBankWrBursts::1 26093.480341
system.mem_ctrls.dram.perBankWrBursts::2 26575.389318999998
system.mem_ctrls.dram.perBankWrBursts::3 26007.231025999998
system.mem_ctrls.dram.perBankWrBursts::4 26194.882916
system.mem_ctrls.dram.perBankWrBursts::5 25380.009576999997
system.mem_ctrls.dram.perBankWrBursts::6 27268.770773
system.mem_ctrls.dram.perBankWrBursts::7 29061.872292999997
system.mem_ctrls.dram.perBankWrBursts::8 29486.493559000002
system.mem_ctrls.dram.perBankWrBursts::9 28314.90262
system.mem_ctrls.dram.perBankWrBursts::10 28013.559423
system.mem_ctrls.dram.perBankWrBursts::11 28478.602443999996
system.mem_ctrls.dram.perBankWrBursts::12 28061.886514
system.mem_ctrls.dram.perBankWrBursts::13 27939.080970999996
system.mem_ctrls.dram.perBankWrBursts::14 28372.120187
system.mem_ctrls.dram.perBankWrBursts::15 27600.668369000003
system.mem_ctrls.dram.totQLat 25973417254.926
system.mem_ctrls.dram.totBusLat 3874381967.345
system.mem_ctrls.dram.totMemAccLat 40502349632.46975
system.mem_ctrls.dram.avgQLat 32291.035410999997
system.mem_ctrls.dram.avgBusLat 5000.005
system.mem_ctrls.dram.avgMemAccLat 51041.054161
system.mem_ctrls.dram.readRowHits 49879.555464000005
system.mem_ctrls.dram.writeRowHits 10429.836461000003
system.mem_ctrls.dram.readRowHitRate 10.280496709999998
system.mem_ctrls.dram.writeRowHitRate 4.73115136
system.mem_ctrls.dram.bytesPerActivate::samples 1156194.14993
system.mem_ctrls.dram.bytesPerActivate::mean 87.06898504780798
system.mem_ctrls.dram.bytesPerActivate::gmean 82.305689609614
system.mem_ctrls.dram.bytesPerActivate::stdev 40.783425783688
system.mem_ctrls.dram.bytesPerActivate::0-127 1125398.5923050002
system.mem_ctrls.dram.bytesPerActivate::128-255 26621.690242999997
system.mem_ctrls.dram.bytesPerActivate::256-383 1641.0896300000002
system.mem_ctrls.dram.bytesPerActivate::384-511 635.640106
system.mem_ctrls.dram.bytesPerActivate::512-639 411.517608
system.mem_ctrls.dram.bytesPerActivate::640-767 256.64808400000004
system.mem_ctrls.dram.bytesPerActivate::768-895 185.48107700000003
system.mem_ctrls.dram.bytesPerActivate::1024-1151 779.223671
system.mem_ctrls.dram.bytesPerActivate::total 1156194.14993
system.mem_ctrls.dram.dramBytesRead 49592089.182016
system.mem_ctrls.dram.dramBytesWritten 28263774.314687997
system.mem_ctrls.dram.avgRdBW 529.244851473744
system.mem_ctrls.dram.avgWrBW 300.443732371158
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 6.4816951099999995
system.mem_ctrls.dram.busUtilRead 4.13510461
system.mem_ctrls.dram.busUtilWrite 2.34646341
system.mem_ctrls.dram.pageHitRate 9.06397441
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.mem_ctrls.dram.rank0.actEnergy 4069878873.7592998
system.mem_ctrls.dram.rank0.preEnergy 2163202271.8859854
system.mem_ctrls.dram.rank0.readEnergy 2728662572.0676
system.mem_ctrls.dram.rank0.writeEnergy 1124149244.7846599
system.mem_ctrls.dram.rank0.refreshEnergy 7117966313.490241
system.mem_ctrls.dram.rank0.actBackEnergy 36033508811.03055
system.mem_ctrls.dram.rank0.preBackEnergy 4281333832.58544
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 57518701919.603775
system.mem_ctrls.dram.rank0.averagePower 632.9008363433101
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 10810905899.939
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3010981103.843
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 76348270866.3695
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4185307566.6204605
system.mem_ctrls.dram.rank1.preEnergy 2224554913.7064004
system.mem_ctrls.dram.rank1.readEnergy 2803954877.3010597
system.mem_ctrls.dram.rank1.writeEnergy 1181115379.5341399
system.mem_ctrls.dram.rank1.refreshEnergy 7117966313.490241
system.mem_ctrls.dram.rank1.actBackEnergy 36336618020.57646
system.mem_ctrls.dram.rank1.preBackEnergy 4026083971.9151998
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 57875601043.14397
system.mem_ctrls.dram.rank1.averagePower 636.7390296134361
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 10139574139.28075
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3010981103.843
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 77019602627.02774
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.membus.transDist::ReadResp 737886.1977139999
system.membus.transDist::ReadExReq 37071.92395900001
system.membus.transDist::ReadExResp 37071.894756
system.membus.transDist::ReadSharedReq 737886.1977139999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2322722.05266
system.membus.pktCount::total 2322722.05266
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 77860989.15129599
system.membus.pktSize::total 77860989.15129599
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 774957.968627
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 774957.968627
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 774957.968627
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.membus.reqLayer0.occupancy 3550754454.2315
system.membus.reqLayer0.utilization 2.0300000000000002e-05
system.membus.respLayer1.occupancy 4310031426.387501
system.membus.respLayer1.utilization 0.019786500000000002
system.membus.snoop_filter.totRequests 1547764.1132359998
system.membus.snoop_filter.hitSingleRequests 772806.1446090002
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 180340315.740303
system.switch_cpus.cpi 1.8033278709769998
system.switch_cpus.ipc 0.574682389513
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 129944706.98327002
system.switch_cpus.instsIssued 118743772.25725901
system.switch_cpus.squashedInstsExamined 27967699.378289003
system.switch_cpus.squashedOperandsExamined 27210797.279063996
system.switch_cpus.numIssuedDist::samples 180324647.92029098
system.switch_cpus.numIssuedDist::mean 0.678014580903
system.switch_cpus.numIssuedDist::stdev 1.0573249439519998
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 115525174.95917901
system.switch_cpus.numIssuedDist::1 29970600.967503
system.switch_cpus.numIssuedDist::2 20724618.436373
system.switch_cpus.numIssuedDist::3 10685430.670077998
system.switch_cpus.numIssuedDist::4 2382231.942506
system.switch_cpus.numIssuedDist::5 686413.4619700001
system.switch_cpus.numIssuedDist::6 223724.10389300002
system.switch_cpus.numIssuedDist::7 47324.326768
system.switch_cpus.numIssuedDist::8 79129.052021
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.949038000000002
system.switch_cpus.numIssuedDist::total 180324647.92029098
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 8768.100524
system.switch_cpus.statFuBusy::MemWrite 319.788017
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.000812
system.switch_cpus.statIssuedInstType_0::IntAlu 87547056.457108
system.switch_cpus.statIssuedInstType_0::IntMult 1998187.086642
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 88826.124441
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 12435.14733
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 59562.847452999995
system.switch_cpus.statIssuedInstType_0::SimdCmp 10549.999563000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 117424.58386700001
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 45809.057907
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 22111253.760629002
system.switch_cpus.statIssuedInstType_0::MemWrite 6752667.191507
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 118743772.25725901
system.switch_cpus.issueRate 0.6779585466020001
system.switch_cpus.fuBusy 9087.888541
system.switch_cpus.fuBusyRate 7.7369402e-05
system.switch_cpus.intInstQueueReads 416379666.21657395
system.switch_cpus.intInstQueueWrites 157181039.64408004
system.switch_cpus.intInstQueueWakeupAccesses 115934647.89587101
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1442564.948763
system.switch_cpus.vecInstQueueWrites 731366.7186970001
system.switch_cpus.vecInstQueueWakeupAccesses 700018.0163659999
system.switch_cpus.intAluAccesses 118031569.45337701
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 721290.6916109999
system.switch_cpus.numSquashedInsts 1163615.8099940002
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 246.53002800000002
system.switch_cpus.idleCycles 15716.347736000002
system.switch_cpus.MemDepUnit__0.insertedLoads 24180394.204333
system.switch_cpus.MemDepUnit__0.insertedStores 7200900.633636
system.switch_cpus.MemDepUnit__0.conflictingLoads 5202914.612621998
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 22363241.230005004
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 1817152.974328
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2470971.4605500004
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 342326.260947
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 118570.767821
system.switch_cpus.branchPred.lookups_0::CallDirect 35313.746394
system.switch_cpus.branchPred.lookups_0::CallIndirect 51069.57434500001
system.switch_cpus.branchPred.lookups_0::DirectCond 19273188.424030002
system.switch_cpus.branchPred.lookups_0::DirectUncond 1138426.4082179999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 5744.084952000001
system.switch_cpus.branchPred.lookups_0::total 20622313.00576
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 35471.67694700001
system.switch_cpus.branchPred.squashes_0::CallDirect 1806.390996
system.switch_cpus.branchPred.squashes_0::CallIndirect 1477.7473739999998
system.switch_cpus.branchPred.squashes_0::DirectCond 7046583.908280001
system.switch_cpus.branchPred.squashes_0::DirectUncond 188145.550151
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 446.089529
system.switch_cpus.branchPred.squashes_0::total 7273931.363277
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.32593099999999997
system.switch_cpus.branchPred.corrected_0::CallDirect 4.693115
system.switch_cpus.branchPred.corrected_0::CallIndirect 31.946804
system.switch_cpus.branchPred.corrected_0::DirectCond 1314070.6115880003
system.switch_cpus.branchPred.corrected_0::DirectUncond 24.174325
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 20.468068999999996
system.switch_cpus.branchPred.corrected_0::total 1314152.219832
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 83098.94208700002
system.switch_cpus.branchPred.committed_0::CallDirect 33507.206611
system.switch_cpus.branchPred.committed_0::CallIndirect 49591.826971
system.switch_cpus.branchPred.committed_0::DirectCond 12226606.567132
system.switch_cpus.branchPred.committed_0::DirectUncond 950280.3834489998
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5297.846636
system.switch_cpus.branchPred.committed_0::total 13348382.772886
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.175421
system.switch_cpus.branchPred.mispredicted_0::CallDirect 1.4377179999999998
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 28.698578
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1214283.3704920001
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 7.6558910000000004
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 17.327965
system.switch_cpus.branchPred.mispredicted_0::total 1214338.6660650002
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8962533.025052
system.switch_cpus.branchPred.targetProvider_0::BTB 11484612.278048998
system.switch_cpus.branchPred.targetProvider_0::RAS 118570.30037
system.switch_cpus.branchPred.targetProvider_0::Indirect 56597.402289
system.switch_cpus.branchPred.targetProvider_0::total 20622313.00576
system.switch_cpus.branchPred.targetWrong_0::NoBranch 590737.773994
system.switch_cpus.branchPred.targetWrong_0::Return 723407.66074
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.121307
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 6.663791
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1314152.219832
system.switch_cpus.branchPred.condPredicted 19273188.424030002
system.switch_cpus.branchPred.condPredictedTaken 10319930.954711
system.switch_cpus.branchPred.condIncorrect 1314152.219832
system.switch_cpus.branchPred.predTakenBTBMiss 60.389441999999995
system.switch_cpus.branchPred.NotTakenMispredicted 590744.559092
system.switch_cpus.branchPred.TakenMispredicted 723407.66074
system.switch_cpus.branchPred.BTBLookups 20622313.00576
system.switch_cpus.branchPred.BTBUpdates 590691.8182880001
system.switch_cpus.branchPred.BTBHits 17956821.040827
system.switch_cpus.branchPred.BTBHitRatio 0.8728053468839999
system.switch_cpus.branchPred.BTBMispredicted 127.03718199999999
system.switch_cpus.branchPred.indirectLookups 56813.659297
system.switch_cpus.branchPred.indirectHits 56597.402289
system.switch_cpus.branchPred.indirectMisses 216.25700799999998
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 118570.767821
system.switch_cpus.branchPred.btb.lookups::CallDirect 35313.746394
system.switch_cpus.branchPred.btb.lookups::CallIndirect 51069.57434500001
system.switch_cpus.branchPred.btb.lookups::DirectCond 19273188.424030002
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1138426.4082179999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 5744.084952000001
system.switch_cpus.branchPred.btb.lookups::total 20622313.00576
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 118570.767821
system.switch_cpus.branchPred.btb.misses::CallDirect 10.641789
system.switch_cpus.branchPred.btb.misses::CallIndirect 51069.57434500001
system.switch_cpus.branchPred.btb.misses::DirectCond 2490049.189669
system.switch_cpus.branchPred.btb.misses::DirectUncond 47.706357000000004
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 5744.084952000001
system.switch_cpus.branchPred.btb.misses::total 2665491.9649330005
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4.693115
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 590662.950848
system.switch_cpus.branchPred.btb.updates::DirectUncond 24.174325
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 590691.8182880001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4.693115
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 590662.950848
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 24.174325
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 590691.8182880001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.switch_cpus.branchPred.indirectBranchPred.lookups 56813.659297
system.switch_cpus.branchPred.indirectBranchPred.hits 56597.402289
system.switch_cpus.branchPred.indirectBranchPred.misses 216.25700799999998
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 52.414872999999986
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 56866.07417000001
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.000203
system.switch_cpus.branchPred.ras.pushes 121854.99768600002
system.switch_cpus.branchPred.ras.pops 121854.90619100002
system.switch_cpus.branchPred.ras.squashes 38755.815317
system.switch_cpus.branchPred.ras.used 83098.94208700002
system.switch_cpus.branchPred.ras.correct 83098.76666600001
system.switch_cpus.branchPred.ras.incorrect 0.175421
system.switch_cpus.commit.commitSquashedInsts 27968331.733297
system.switch_cpus.commit.branchMispredicts 1314123.352392
system.switch_cpus.commit.numCommittedDist::samples 170406216.662496
system.switch_cpus.commit.numCommittedDist::mean 0.6183430568609999
system.switch_cpus.commit.numCommittedDist::stdev 1.0369466806370002
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 119656374.02448598
system.switch_cpus.commit.numCommittedDist::1 19494922.787252996
system.switch_cpus.commit.numCommittedDist::2 11277385.818585001
system.switch_cpus.commit.numCommittedDist::3 19977534.032172002
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 170406216.662496
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 83099.033582
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.000812
system.switch_cpus.commit.committedInstType_0::IntAlu 75218731.827772
system.switch_cpus.commit.committedInstType_0::IntMult 1903267.9169519998
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 88775.41181599998
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 11712.759214999998
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 59513.083255000005
system.switch_cpus.commit.committedInstType_0::SimdCmp 10504.142057000001
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 114514.648755
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 45807.47337600001
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 18728085.693045
system.switch_cpus.commit.committedInstType_0::MemWrite 5801383.563883999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 101982296.520939
system.switch_cpus.commit.commitEligibleSamples 19977534.032172002
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100005388.42247
system.switch_cpus.commitStats0.numOps 101982296.520939
system.switch_cpus.commitStats0.numInstsNotNOP 100000100.316873
system.switch_cpus.commitStats0.numOpsNotNOP 101977008.415342
system.switch_cpus.commitStats0.cpi 1.8033278709769998
system.switch_cpus.commitStats0.ipc 0.574682389513
system.switch_cpus.commitStats0.numMemRefs 24529469.256929
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 90470417.459585
system.switch_cpus.commitStats0.numLoadInsts 18728085.693045
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5801383.5634779995
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 695460.6101550001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.000812
system.switch_cpus.commitStats0.committedInstType::IntAlu 75218731.827772
system.switch_cpus.commitStats0.committedInstType::IntMult 1903267.9169519998
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 88775.41181599998
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 11712.759214999998
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 59513.083255000005
system.switch_cpus.commitStats0.committedInstType::SimdCmp 10504.142057000001
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 114514.648755
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 45807.47337600001
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 18728085.693045
system.switch_cpus.commitStats0.committedInstType::MemWrite 5801383.563883999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 101982296.520939
system.switch_cpus.commitStats0.committedControl::IsControl 13348382.725769999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 13210394.110076
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 137988.615694
system.switch_cpus.commitStats0.committedControl::IsCondControl 12226606.388939999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1121776.33683
system.switch_cpus.commitStats0.committedControl::IsCall 83099.033582
system.switch_cpus.commitStats0.committedControl::IsReturn 83098.94208700002
system.switch_cpus.decode.idleCycles 35968344.425051995
system.switch_cpus.decode.blockedCycles 80108176.24137299
system.switch_cpus.decode.runCycles 61149984.266026
system.switch_cpus.decode.unblockCycles 1784019.635042
system.switch_cpus.decode.squashCycles 1314123.352798
system.switch_cpus.decode.branchResolved 10444612.389859002
system.switch_cpus.decode.branchMispred 31.192428000000003
system.switch_cpus.decode.decodedInsts 135339405.373525
system.switch_cpus.decode.squashedInsts 30.370488
system.switch_cpus.executeStats0.numInsts 117580156.33183901
system.switch_cpus.executeStats0.numNop 5334.112384
system.switch_cpus.executeStats0.numBranches 15640339.725909
system.switch_cpus.executeStats0.numLoadInsts 21732456.965586
system.switch_cpus.executeStats0.numStoreInsts 6678945.338792999
system.switch_cpus.executeStats0.instRate 0.6713432711539999
system.switch_cpus.executeStats0.numCCRegReads 50594541.927162
system.switch_cpus.executeStats0.numCCRegWrites 50551869.700371
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 155253833.917201
system.switch_cpus.executeStats0.numIntRegWrites 79245679.195222
system.switch_cpus.executeStats0.numMemRefs 28411402.304378998
system.switch_cpus.executeStats0.numMiscRegReads 9948070.366215002
system.switch_cpus.executeStats0.numMiscRegWrites 1.0006100000000002
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11659779.980708
system.switch_cpus.fetch.cycles 133021215.09278803
system.switch_cpus.fetch.squashCycles 2628304.440476
system.switch_cpus.fetch.cacheLines 45103485.028496996
system.switch_cpus.fetch.icacheSquashes 390620.81442999997
system.switch_cpus.fetch.nisnDist::samples 180324647.92029098
system.switch_cpus.fetch.nisnDist::mean 0.826319824702
system.switch_cpus.fetch.nisnDist::stdev 1.164152725353
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 108480923.84390901
system.switch_cpus.fetch.nisnDist::1 31416352.995299
system.switch_cpus.fetch.nisnDist::2 6606883.602716001
system.switch_cpus.fetch.nisnDist::3 33820487.478367
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 180324647.92029098
system.switch_cpus.fetchStats0.numInsts 143610696.493193
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.812122271659
system.switch_cpus.fetchStats0.numBranches 20622313.00576
system.switch_cpus.fetchStats0.branchRate 0.114768722983
system.switch_cpus.fetchStats0.icacheStallCycles 45989280.607264996
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1314123.352798
system.switch_cpus.iew.blockCycles 30193092.934734
system.switch_cpus.iew.unblockCycles 527827.139657
system.switch_cpus.iew.dispatchedInsts 129950041.096872
system.switch_cpus.iew.dispSquashedInsts 266684.668075
system.switch_cpus.iew.dispLoadInsts 24180394.204333
system.switch_cpus.iew.dispStoreInsts 7200900.633636
system.switch_cpus.iew.dispNonSpecInsts 0.001218
system.switch_cpus.iew.iqFullEvents 117732.59776400002
system.switch_cpus.iew.lsqFullEvents 274332.82421500003
system.switch_cpus.iew.predictedTakenIncorrect 775834.5464199999
system.switch_cpus.iew.predictedNotTakenIncorrect 663352.62064
system.switch_cpus.iew.branchMispredicts 1439187.1670600001
system.switch_cpus.iew.instsToCommit 116839261.03896402
system.switch_cpus.iew.writebackCount 116634665.912237
system.switch_cpus.iew.producerInst 60885459.558495
system.switch_cpus.iew.consumerInst 96825918.31113002
system.switch_cpus.iew.wbRate 0.6662582723170001
system.switch_cpus.iew.wbFanout 0.631818973972
system.switch_cpus.lsq0.forwLoads 132913.63993700003
system.switch_cpus.lsq0.squashedLoads 5452307.259411001
system.switch_cpus.lsq0.ignoredResponses 323.18549900000005
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 1399516.314119
system.switch_cpus.lsq0.rescheduledLoads 20280.684756
system.switch_cpus.lsq0.blockedByCache 10711.982393
system.switch_cpus.lsq0.loadToUse::samples 18728086.232557002
system.switch_cpus.lsq0.loadToUse::mean 14.515524668017
system.switch_cpus.lsq0.loadToUse::stdev 46.727193689159
system.switch_cpus.lsq0.loadToUse::0-9 16802296.896884
system.switch_cpus.lsq0.loadToUse::110-119 4606.795953
system.switch_cpus.lsq0.loadToUse::120-129 4748.901615000001
system.switch_cpus.lsq0.loadToUse::140-149 61596.818329
system.switch_cpus.lsq0.loadToUse::150-159 13443.581024000001
system.switch_cpus.lsq0.loadToUse::170-179 210247.478107
system.switch_cpus.lsq0.loadToUse::180-189 29778.318792000002
system.switch_cpus.lsq0.loadToUse::overflows 66256.56037500002
system.switch_cpus.lsq0.loadToUse::min_value 1.050971
system.switch_cpus.lsq0.loadToUse::max_value 2038.700403
system.switch_cpus.lsq0.loadToUse::total 18728086.232557002
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.000203
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.000203
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.000203
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.000203
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 90170157870.1515
system.switch_cpus.rename.squashCycles 1314123.352798
system.switch_cpus.rename.idleCycles 37105374.880969
system.switch_cpus.rename.blockCycles 77042692.10552602
system.switch_cpus.rename.serializeStallCycles 164.34968399999997
system.switch_cpus.rename.runCycles 61337955.265873
system.switch_cpus.rename.unblockCycles 3524337.9654409997
system.switch_cpus.rename.renamedInsts 133764879.608201
system.switch_cpus.rename.ROBFullEvents 694718.015261
system.switch_cpus.rename.IQFullEvents 539293.681424
system.switch_cpus.rename.fullRegistersEvents 405714.414534
system.switch_cpus.rename.renamedOperands 168968409.67636302
system.switch_cpus.rename.lookups 253469201.69255796
system.switch_cpus.rename.intLookups 177655056.10094303
system.switch_cpus.rename.committedMaps 126343330.87189099
system.switch_cpus.rename.undoneMaps 42625081.757971995
system.switch_cpus.rename.serializing 3.5539229999999997
system.switch_cpus.rename.tempSerializing 0.000406
system.switch_cpus.rename.skidInsts 2857286.5352499997
system.switch_cpus.rob.reads 280379310.87928194
system.switch_cpus.rob.writes 269830403.85955
system.switch_cpus.rob.squashedLoads 5607205.475157001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1445492.405629
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000100.316873
system.switch_cpus.thread_0.numOps 101977008.415342
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1355817.678759
system.tol2bus.transDist::CleanEvict 925415.0476800001
system.tol2bus.transDist::ReadExReq 57492.755252999996
system.tol2bus.transDist::ReadExResp 57492.72605
system.tol2bus.transDist::ReadCleanReq 274.54641000000004
system.tol2bus.transDist::ReadSharedReq 1355543.605814
system.tol2bus.pktCount::total 4239912.152577001
system.tol2bus.pktSize::total 142883243.544832
system.tol2bus.snoops 772983.7344150001
system.tol2bus.snoopTraffic 28263674.508288004
system.tol2bus.snoopFanout::samples 2186293.9664379996
system.tol2bus.snoopFanout::mean 0.00017048257500000002
system.tol2bus.snoopFanout::stdev 0.010653122679
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 2186116.1305019995
system.tol2bus.snoopFanout::1 177.835936
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 2186293.9664379996
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 90170157870.1515
system.tol2bus.reqLayer0.occupancy 2232541372.6775
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 412830.95854300004
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 2119554367.0594997
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2826601.8881050004
system.tol2bus.snoop_filter.hitSingleRequests 1413291.656082
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 177.835936
system.tol2bus.snoop_filter.hitSingleSnoops 177.835936
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 441619.91419200005
system.l2.writebacks::total 441619.91419200005
system.l2.WritebackClean.hits::writebacks 255.258849
system.l2.WritebackClean.hits::total 255.258849
system.l2.WritebackClean.accesses::writebacks 255.258849
system.l2.WritebackClean.accesses::total 255.258849
system.l2.WritebackDirty.hits::writebacks 818985.1697760001
system.l2.WritebackDirty.hits::total 818985.1697760001
system.l2.WritebackDirty.accesses::writebacks 818985.1697760001
system.l2.WritebackDirty.accesses::total 818985.1697760001
system.mem_ctrls.avgPriority_writebacks::samples 441620.01606500003
system.mem_ctrls.rdPerTurnAround::samples 27063.561205
system.mem_ctrls.rdPerTurnAround::mean 30.593199635288997
system.mem_ctrls.rdPerTurnAround::gmean 28.300875390076
system.mem_ctrls.rdPerTurnAround::stdev 40.439250062941994
system.mem_ctrls.rdPerTurnAround::0-2047 141.897203
system.mem_ctrls.rdPerTurnAround::45056-47103 0.000203
system.mem_ctrls.rdPerTurnAround::total 27063.561205
system.mem_ctrls.wrPerTurnAround::samples 27063.663078
system.mem_ctrls.wrPerTurnAround::mean 15.950722893181
system.mem_ctrls.wrPerTurnAround::gmean 15.932106071713001
system.mem_ctrls.wrPerTurnAround::stdev 0.7953782124840001
system.mem_ctrls.wrPerTurnAround::16 23168.562309
system.mem_ctrls.wrPerTurnAround::18 2833.065787
system.mem_ctrls.wrPerTurnAround::19 788.7476009999999
system.mem_ctrls.wrPerTurnAround::20 80.09548500000001
system.mem_ctrls.wrPerTurnAround::total 27063.663078
system.mem_ctrls.requestorWriteBytes::writebacks 28263774.314687997
system.mem_ctrls.requestorWriteRate::writebacks 300443732.33988625
system.mem_ctrls.requestorWriteAccesses::writebacks 441620.01606500003
system.mem_ctrls.requestorWriteTotalLat::writebacks 2171248797102.2454
system.mem_ctrls.requestorWriteAvgLat::writebacks 8509043.27669602
system.mem_ctrls.dram.bytesWritten::writebacks 28263681.028160002
system.mem_ctrls.dram.bytesWritten::total 28263681.028160002
system.mem_ctrls.dram.numWrites::writebacks 441620.01606500003
system.mem_ctrls.dram.numWrites::total 441620.01606500003
system.mem_ctrls.dram.bwWrite::writebacks 300443411.91982406
system.mem_ctrls.dram.bwWrite::total 300443411.91982406
system.mem_ctrls.dram.bwTotal::writebacks 300443411.91982406
system.mem_ctrls.dram.bytesPerActivate::896-1023 127.540113
system.membus.transDist::WritebackDirty 441620.01606500003
system.membus.transDist::CleanEvict 331186.128544
system.switch_cpus.nonSpecInstsAdded 0.001218
system.switch_cpus.commit.commitNonSpecStalls 0.001218
system.switch_cpus.executeStats0.numVecPredRegReads 31523.551246999996
system.switch_cpus.executeStats0.numVecPredRegWrites 10538.423349
system.switch_cpus.executeStats0.numVecRegReads 599608.351675
system.switch_cpus.executeStats0.numVecRegWrites 280219.926194
system.switch_cpus.lsq0.loadToUse::10-19 70925.018442
system.switch_cpus.lsq0.loadToUse::20-29 786885.0630829999
system.switch_cpus.lsq0.loadToUse::30-39 75721.599332
system.switch_cpus.lsq0.loadToUse::40-49 2428.549409
system.switch_cpus.lsq0.loadToUse::50-59 7013.487546
system.switch_cpus.lsq0.loadToUse::60-69 4065.8495999999996
system.switch_cpus.lsq0.loadToUse::70-79 1203.921678
system.switch_cpus.lsq0.loadToUse::80-89 1570.3982829999998
system.switch_cpus.lsq0.loadToUse::90-99 2015.0459740000001
system.switch_cpus.lsq0.loadToUse::100-109 2640.04017
system.switch_cpus.lsq0.loadToUse::130-139 9644.507012000002
system.switch_cpus.lsq0.loadToUse::160-169 30763.256240000002
system.switch_cpus.lsq0.loadToUse::200-209 426803.53124399995
system.switch_cpus.lsq0.loadToUse::210-219 31803.91002
system.switch_cpus.lsq0.loadToUse::220-229 747.712206
system.switch_cpus.lsq0.loadToUse::230-239 576.052211
system.switch_cpus.lsq0.loadToUse::240-249 675.710978
system.switch_cpus.lsq0.loadToUse::250-259 1145.17099
system.switch_cpus.lsq0.loadToUse::260-269 2679.4490840000003
system.switch_cpus.lsq0.loadToUse::270-279 1525.457813
system.switch_cpus.lsq0.loadToUse::280-289 2043.9518630000002
system.switch_cpus.lsq0.loadToUse::290-299 5421.980066
system.switch_cpus.rename.LQFullEvents 526681.930323
system.switch_cpus.rename.SQFullEvents 777184.892302
system.switch_cpus.rename.vecLookups 613601.81445
system.switch_cpus.rename.vecPredLookups 21135.93421
system.tol2bus.transDist::WritebackDirty 1260605.083968
system.tol2bus.transDist::WritebackClean 255.258849
system.l2.demandHits::switch_cpus.inst 173.70948899999996
system.l2.demandHits::switch_cpus.data 638178.520986
system.l2.demandHits::total 638352.230475
system.l2.overallHits::switch_cpus.inst 173.70948899999996
system.l2.overallHits::switch_cpus.data 638178.520986
system.l2.overallHits::total 638352.230475
system.l2.ReadCleanReq.hits::switch_cpus.inst 173.70948899999996
system.l2.ReadCleanReq.hits::total 173.70948899999996
system.l2.ReadExReq.hits::switch_cpus.data 20420.831294
system.l2.ReadExReq.hits::total 20420.831294
system.l2.ReadSharedReq.hits::switch_cpus.data 617757.689692
system.l2.ReadSharedReq.hits::total 617757.689692
system.l2.tags.occupancies::writebacks 5.7919475876740005
system.l2.tags.avgOccs::writebacks 0.00017678344300000004
system.mem_ctrls.rdPerTurnAround::0-511 1603.015062
system.mem_ctrls.rdPerTurnAround::512-1023 2.827961
system.mem_ctrls.rdPerTurnAround::15360-15871 0.148787
system.mem_ctrls.wrPerTurnAround::17 179.22673600000002
system.mem_ctrls.wrPerTurnAround::21 12.997945999999999
system.switch_cpus.squashedInstsIssued 950.9574130000001
system.switch_cpus.lsq0.loadToUse::190-199 66811.575431
system.l2.tags.ageTaskId_1024::4 2564.842433
system.mem_ctrls.rdPerTurnAround::14-15 1.2200730000000002
system.mem_ctrls.rdPerTurnAround::16-17 42.545559
system.mem_ctrls.rdPerTurnAround::18-19 335.76183899999995
system.mem_ctrls.rdPerTurnAround::20-21 1132.797347
system.mem_ctrls.rdPerTurnAround::22-23 2480.519295
system.mem_ctrls.rdPerTurnAround::24-25 3755.850989
system.mem_ctrls.rdPerTurnAround::26-27 4436.065004
system.mem_ctrls.rdPerTurnAround::28-29 4328.672883
system.mem_ctrls.rdPerTurnAround::30-31 3613.975809
system.mem_ctrls.rdPerTurnAround::32-33 2650.110673
system.mem_ctrls.rdPerTurnAround::34-35 1742.957912
system.mem_ctrls.rdPerTurnAround::36-37 1049.689163
system.mem_ctrls.rdPerTurnAround::38-39 592.668003
system.mem_ctrls.rdPerTurnAround::40-41 315.26887800000003
system.mem_ctrls.rdPerTurnAround::42-43 154.606876
system.mem_ctrls.rdPerTurnAround::44-45 75.27166700000001
system.mem_ctrls.rdPerTurnAround::46-47 36.685334999999995
system.mem_ctrls.rdPerTurnAround::48-49 13.672461
system.mem_ctrls.rdPerTurnAround::50-51 4.628484
system.mem_ctrls.rdPerTurnAround::52-53 3.1356390000000003
system.mem_ctrls.rdPerTurnAround::54-55 1.563411
system.mem_ctrls.dram.bytesPerActivate::64-127 4.332517999999999
system.mem_ctrls.dram.bytesPerActivate::192-255 4.357867
system.mem_ctrls.dram.bytesPerActivate::320-383 4.33245
system.mem_ctrls.dram.bytesPerActivate::448-511 4.33245
system.mem_ctrls.dram.bytesPerActivate::576-639 4.357867
system.mem_ctrls.dram.bytesPerActivate::704-767 4.332517999999999
system.mem_ctrls.dram.bytesPerActivate::768-831 126.02332499999999
system.mem_ctrls.rdPerTurnAround::14336-14847 0.20263100000000003
system.mem_ctrls.wrPerTurnAround::23 0.190225
system.mem_ctrls.rdPerTurnAround::0-1023 54.871849999999995
system.mem_ctrls.rdPerTurnAround::17408-18431 0.043365
system.mem_ctrls.rdPerTurnAround::1024-1535 0.390219
system.mem_ctrls.rdPerTurnAround::14848-15359 0.419218
system.mem_ctrls.wrPerTurnAround::22 0.7769889999999999
system.mem_ctrls.rdPerTurnAround::58-59 0.034949
system.l2.InvalidateReq.hits::switch_cpus.data 0.012709
system.l2.InvalidateReq.hits::total 0.012709
system.l2.InvalidateReq.accesses::switch_cpus.data 0.012709
system.l2.InvalidateReq.accesses::total 0.012709
system.mem_ctrls.rdPerTurnAround::1024-2047 0.012709
system.mem_ctrls.rdPerTurnAround::20480-21503 0.012709
system.tol2bus.transDist::InvalidateReq 0.012709
system.tol2bus.transDist::InvalidateResp 0.012709
system.mem_ctrls.rdPerTurnAround::56-57 0.193469
system.mem_ctrls.rdPerTurnAround::13824-14335 0.14760299999999998
system.l2.CleanEvict.mshrMisses::writebacks 0.144257
system.l2.CleanEvict.mshrMisses::total 0.144257
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::12-15 0.02366
system.mem_ctrls.rdPerTurnAround::16-19 2.17672
system.mem_ctrls.rdPerTurnAround::20-23 17.608955
system.mem_ctrls.rdPerTurnAround::24-27 32.207175
system.mem_ctrls.rdPerTurnAround::28-31 26.64116
system.mem_ctrls.rdPerTurnAround::32-35 13.361985
system.mem_ctrls.rdPerTurnAround::36-39 4.55455
system.mem_ctrls.rdPerTurnAround::40-43 1.49058
system.mem_ctrls.rdPerTurnAround::44-47 0.39039
system.mem_ctrls.rdPerTurnAround::48-51 0.159705
system.mem_ctrls.rdPerTurnAround::52-55 0.053235000000000005
system.mem_ctrls.rdPerTurnAround::56-59 0.076895
system.mem_ctrls.rdPerTurnAround::60-63 0.02366
system.mem_ctrls.rdPerTurnAround::64-67 0.017745
system.mem_ctrls.rdPerTurnAround::68-71 0.005915
system.mem_ctrls.rdPerTurnAround::80-83 0.005915
system.mem_ctrls.rdPerTurnAround::12-13 0.029203
CPI 1.8034013482871898

Per-Address PND Load Violations:
