Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 30 15:45:12 2018
| Host         : jzsmith-VirtualBox running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_id/dna_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.623     -215.530                    522                16165       -1.762      -65.102                    127                16165        1.000        0.000                       0                  5736  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -1.623     -215.530                    522                11042       -0.029       -0.081                      3                11042        3.020        0.000                       0                  3701  
  pll_dac_clk_1x        0.821        0.000                      0                 2843       -0.194       -0.502                      5                 2843        3.500        0.000                       0                   998  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk           0.505        0.000                      0                  431        0.164        0.000                      0                  431        1.500        0.000                       0                   215  
clk_fpga_3              0.048        0.000                      0                 1775        0.020        0.000                      0                 1775        1.000        0.000                       0                   813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.064        0.000                      0                   28       -1.762      -47.627                     28                   28  
pll_adc_clk     pll_dac_clk_1x        0.826        0.000                      0                 2722        0.210        0.000                      0                 2722  
pll_adc_clk     pll_pwm_clk           1.345        0.000                      0                   96       -0.299      -16.892                     91                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :          522  Failing Endpoints,  Worst Slack       -1.623ns,  Total Violation     -215.530ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.029ns,  Total Violation       -0.081ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 i_scope/set_a_filt_aa_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/aa_mult/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 6.706ns (72.670%)  route 2.522ns (27.330%))
  Logic Levels:           15  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     1.672     5.905    i_scope/adc_clk_i
    SLICE_X6Y18          FDRE                                         r  i_scope/set_a_filt_aa_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     6.423 r  i_scope/set_a_filt_aa_reg[12]/Q
                         net (fo=2, estimated)        0.406     6.829    i_scope/i_dfilt1_cha/cfg_aa_i[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      3.656    10.485 f  i_scope/i_dfilt1_cha/aa_mult/P[0]
                         net (fo=1, estimated)        0.746    11.231    i_scope/i_dfilt1_cha/aa_mult_n_105
    SLICE_X9Y14          LUT1 (Prop_lut1_I0_O)        0.124    11.355 r  i_scope/i_dfilt1_cha/r3_reg_dsp2[3]_i_35/O
                         net (fo=1, estimated)        0.334    11.689    i_scope/i_dfilt1_cha/r3_sum10_in[0]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.284 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_30/CO[3]
                         net (fo=1, estimated)        0.000    12.284    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_30_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.401 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_25/CO[3]
                         net (fo=1, estimated)        0.000    12.401    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_25_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.518 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_20/CO[3]
                         net (fo=1, estimated)        0.000    12.518    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_20_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.635 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_15/CO[3]
                         net (fo=1, estimated)        0.000    12.635    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_15_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.752 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_10/CO[3]
                         net (fo=1, estimated)        0.000    12.752    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_10_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.869 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    12.869    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_2_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.986 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.986    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[3]_i_1_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.103 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.103    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[7]_i_1_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.220 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.220    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[11]_i_1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.337 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.337    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[15]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.454 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[19]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.454    i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[19]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.791 r  i_scope/i_dfilt1_cha/r3_reg_dsp2_reg[22]_i_1/O[1]
                         net (fo=3, estimated)        0.517    14.308    i_scope/i_dfilt1_cha/r3_sum[46]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.306    14.614 r  i_scope/i_dfilt1_cha/aa_mult_i_2/O
                         net (fo=1, estimated)        0.519    15.133    i_scope/i_dfilt1_cha/r3_reg_dsp1[21]
    DSP48_X0Y6           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     1.593    13.615    i_scope/i_dfilt1_cha/adc_clk_i
    DSP48_X0Y6           DSP48E1                                      r  i_scope/i_dfilt1_cha/aa_mult/CLK
                         clock pessimism              0.326    13.941    
                         clock uncertainty           -0.069    13.872    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362    13.510    i_scope/i_dfilt1_cha/aa_mult
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                 -1.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.029ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/dac_pnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[0]/dac_pntp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.346%)  route 0.157ns (52.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     0.555     2.323    i_asg/ch[0]/dac_clk_i
    SLICE_X23Y32         FDRE                                         r  i_asg/ch[0]/dac_pnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141     2.464 r  i_asg/ch[0]/dac_pnt_reg[15]/Q
                         net (fo=5, estimated)        0.157     2.621    i_asg/ch[0]/dac_pnt_reg_n_0_[15]
    SLICE_X20Y32         FDRE                                         r  i_asg/ch[0]/dac_pntp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     0.824     2.698    i_asg/ch[0]/dac_clk_i
    SLICE_X20Y32         FDRE                                         r  i_asg/ch[0]/dac_pntp_reg[15]/C
                         clock pessimism             -0.110     2.587    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.063     2.650    i_asg/ch[0]/dac_pntp_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                 -0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y10     i_pid/i_pid11/kd_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y20    i_scope/adc_rval_reg[1]_srl2___adc_rval_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X10Y20    i_scope/adc_rval_reg[1]_srl2___adc_rval_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.194ns,  Total Violation       -0.502ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_avg_sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 2.392ns (34.264%)  route 4.589ns (65.736%))
  Logic Levels:           10  (CARRY4=5 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=996, estimated)      1.677     5.910    dac_clk_1x
    SLICE_X17Y46         FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.456     6.366 r  i_reg[0]/Q
                         net (fo=343, estimated)      1.384     7.750    i_reg[0]
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     7.874 f  m_avg_sum[3]_i_56/O
                         net (fo=1, routed)           0.000     7.874    m_avg_sum[3]_i_56_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I1_O)      0.217     8.091 f  m_avg_sum_reg[3]_i_28/O
                         net (fo=1, routed)           0.000     8.091    m_avg_sum_reg[3]_i_28_n_0
    SLICE_X5Y48          MUXF8 (Prop_muxf8_I1_O)      0.094     8.185 f  m_avg_sum_reg[3]_i_14/O
                         net (fo=1, estimated)        1.807     9.992    m_avg_sum_reg[3]_i_14_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.316    10.308 f  m_avg_sum[3]_i_10/O
                         net (fo=2, estimated)        0.771    11.079    m_avg[2]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124    11.203 r  m_avg_sum[3]_i_2/O
                         net (fo=2, estimated)        0.627    11.830    m_avg_sum[3]_i_2_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.215 r  m_avg_sum_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.215    m_avg_sum_reg[3]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.329 r  m_avg_sum_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.329    m_avg_sum_reg[7]_i_1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.443 r  m_avg_sum_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.443    m_avg_sum_reg[11]_i_1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.557 r  m_avg_sum_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.557    m_avg_sum_reg[15]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.891 r  m_avg_sum_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.891    m_avg_sum_reg[19]_i_1_n_6
    SLICE_X35Y54         FDRE                                         r  m_avg_sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=996, estimated)      1.486    13.508    dac_clk_1x
    SLICE_X35Y54         FDRE                                         r  m_avg_sum_reg[17]/C
                         clock pessimism              0.211    13.719    
                         clock uncertainty           -0.069    13.650    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.062    13.712    m_avg_sum_reg[17]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  0.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.194ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.562%)  route 0.297ns (64.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=996, estimated)      0.587     2.355    dac_clk_1x
    SLICE_X42Y56         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     2.519 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.297     2.816    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=996, estimated)      1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.339     2.534    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.010    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                 -0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDSE/C             n/a            0.500         4.000       3.500      SLICE_X4Y43     m_avg_reg[0][13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y62    dac_dat_a_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 pwm[0]/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[0]/v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.890ns (27.495%)  route 2.347ns (72.505%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.599ns = ( 9.599 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.755     5.988    pwm[0]/clk
    SLICE_X38Y45         FDRE                                         r  pwm[0]/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518     6.506 r  pwm[0]/vcnt_reg[4]/Q
                         net (fo=9, estimated)        0.763     7.269    pwm[0]/vcnt[4]
    SLICE_X41Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.393 f  pwm[0]/vcnt[7]_i_2/O
                         net (fo=9, estimated)        0.788     8.181    pwm[0]/vcnt[7]_i_2_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.305 f  pwm[0]/v_reg[0]_CE_cooolgate_en_gate_290_LOPT_REMAP/O
                         net (fo=1, estimated)        0.427     8.732    pwm[0]/xlnx_opt_v_reg[0]_CE_cooolgate_en_sig_17_1
    SLICE_X38Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.856 r  pwm[0]/v_reg[0]_CE_cooolgate_en_gate_290_LOPT_REMAP_2/O
                         net (fo=8, estimated)        0.369     9.225    pwm[0]/v_reg[0]_CE_cooolgate_en_sig_17
    SLICE_X38Y41         FDRE                                         r  pwm[0]/v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.577     9.599    pwm[0]/clk
    SLICE_X38Y41         FDRE                                         r  pwm[0]/v_reg[0]/C
                         clock pessimism              0.363     9.962    
                         clock uncertainty           -0.063     9.899    
    SLICE_X38Y41         FDRE (Setup_fdre_C_CE)      -0.169     9.730    pwm[0]/v_reg[0]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  0.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pwm_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/pwm_o_reg/R
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.430%)  route 0.643ns (77.570%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      0.584     2.352    pwm_clk
    SLICE_X40Y29         FDRE                                         r  pwm_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141     2.493 f  pwm_rstn_reg/Q
                         net (fo=103, estimated)      0.381     2.874    pwm[3]/rstn
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045     2.919 r  pwm[3]/pwm_o_i_1/O
                         net (fo=13, estimated)       0.262     3.182    pwm[3]/clear
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.007     2.881    pwm[3]/clk
    OLOGIC_X0Y44         FDRE                                         r  pwm[3]/pwm_o_reg/C
                         clock pessimism             -0.339     2.541    
    OLOGIC_X0Y44         FDRE (Hold_fdre_C_R)         0.476     3.017    pwm[3]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y45    pwm[0]/v_r_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X39Y35    pwm[0]/b_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.138ns (24.526%)  route 3.502ns (75.474%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 7.730 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/ACLK
    SLICE_X8Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.518     3.493 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, estimated)       0.992     4.485    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr[3]
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124     4.609 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[0]_i_2/O
                         net (fo=2, estimated)        0.447     5.056    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[0]_i_2_n_0
    SLICE_X9Y56          LUT4 (Prop_lut4_I1_O)        0.124     5.180 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r[0]_i_1/O
                         net (fo=6, estimated)        0.674     5.854    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.124     5.978 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r[3]_i_1/O
                         net (fo=2, estimated)        0.683     6.661    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len[3]
    SLICE_X6Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.785 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r[3]_i_1/O
                         net (fo=2, estimated)        0.356     7.141    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt[3]
    SLICE_X7Y55          LUT4 (Prop_lut4_I2_O)        0.124     7.265 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]_CE_cooolgate_en_gate_410/O
                         net (fo=3, estimated)        0.350     7.615    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]_CE_cooolgate_en_sig_45
    SLICE_X6Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.238 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      1.492     7.730    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X6Y54          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism              0.185     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X6Y54          FDRE (Setup_fdre_C_CE)      -0.169     7.663    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.229%)  route 0.259ns (64.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.535 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      0.585     1.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X1Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.261 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, estimated)        0.259     1.520    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[6]
    SLICE_X0Y53          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.565 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=813, estimated)      0.848     1.413    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X0Y53          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.030     1.383    
    SLICE_X0Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.500    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y61  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y61  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.064ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -1.762ns,  Total Violation      -47.627ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.488ns (57.440%)  route 0.362ns (42.560%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_raw_reg[0][5]_i_1/O
                         net (fo=1, estimated)        0.362     4.250    adc_dat_raw_reg[0][5]_i_1_n_0
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     0.713    10.481    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_raw_reg[0][5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.002    10.313    adc_dat_raw_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.313    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  6.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.762ns  (arrival time - required time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_raw_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.805ns (50.978%)  route 0.774ns (49.022%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_raw_reg[1][1]_i_1/O
                         net (fo=1, estimated)        0.774     4.979    adc_dat_raw_reg[1][1]_i_1_n_0
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_raw_reg[1][1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     6.741    adc_dat_raw_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.741    
                         arrival time                           4.979    
  -------------------------------------------------------------------
                         slack                                 -1.762    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            m_avg_sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 3.573ns (52.722%)  route 3.204ns (47.278%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 13.508 - 8.000 ) 
    Source Clock Delay      (SCD):    5.891ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     1.658     5.891    i_asg/ch[0]/dac_clk_i
    SLICE_X26Y26         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.456     6.347 r  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, estimated)        0.618     6.965    asg_dat[0][1]
    SLICE_X27Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.089 r  i_scope_i_50/O
                         net (fo=1, routed)           0.000     7.089    i_scope_i_50_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.639 r  i_scope_i_32/CO[3]
                         net (fo=1, estimated)        0.000     7.639    i_scope_i_32_n_0
    SLICE_X27Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.753 r  i_scope_i_31/CO[3]
                         net (fo=1, estimated)        0.000     7.753    i_scope_i_31_n_0
    SLICE_X27Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.867 r  i_scope_i_30/CO[3]
                         net (fo=1, estimated)        0.000     7.867    i_scope_i_30_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.201 f  i_scope_i_29/O[1]
                         net (fo=872, estimated)      1.573     9.774    i_scope_i_29_n_6
    SLICE_X35Y50         LUT4 (Prop_lut4_I1_O)        0.329    10.103 r  m_avg_sum[3]_i_4/O
                         net (fo=2, estimated)        1.013    11.116    m_avg_sum[3]_i_4_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.326    11.442 r  m_avg_sum[3]_i_8/O
                         net (fo=1, routed)           0.000    11.442    m_avg_sum[3]_i_8_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.992 r  m_avg_sum_reg[3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.992    m_avg_sum_reg[3]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  m_avg_sum_reg[7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.106    m_avg_sum_reg[7]_i_1_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  m_avg_sum_reg[11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.220    m_avg_sum_reg[11]_i_1_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  m_avg_sum_reg[15]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    12.334    m_avg_sum_reg[15]_i_1_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.668 r  m_avg_sum_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.668    m_avg_sum_reg[19]_i_1_n_6
    SLICE_X35Y54         FDRE                                         r  m_avg_sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=996, estimated)      1.486    13.508    dac_clk_1x
    SLICE_X35Y54         FDRE                                         r  m_avg_sum_reg[17]/C
                         clock pessimism              0.113    13.621    
                         clock uncertainty           -0.189    13.433    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)        0.062    13.495    m_avg_sum_reg[17]
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                         -12.668    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.437ns (51.921%)  route 0.405ns (48.079%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     0.556     2.324    i_asg/ch[1]/dac_clk_i
    SLICE_X35Y19         FDRE                                         r  i_asg/ch[1]/dac_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     2.465 r  i_asg/ch[1]/dac_o_reg[11]/Q
                         net (fo=2, estimated)        0.165     2.631    asg_dat[1][11]
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     2.748 r  i_scope_i_34/CO[3]
                         net (fo=1, estimated)        0.000     2.748    i_scope_i_34_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     2.814 f  i_scope_i_33/CO[2]
                         net (fo=28, estimated)       0.239     3.053    i_scope_i_33_n_1
    SLICE_X37Y19         LUT3 (Prop_lut3_I1_O)        0.113     3.166 r  dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     3.166    p_1_out[5]
    SLICE_X37Y19         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=996, estimated)      0.850     2.724    dac_clk_1x
    SLICE_X37Y19         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism             -0.063     2.660    
                         clock uncertainty            0.189     2.849    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.107     2.956    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
Hold  :           91  Failing Endpoints,  Worst Slack       -0.299ns,  Total Violation      -16.892ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 i_ams/dac_d_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.779ns (36.283%)  route 1.368ns (63.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 9.596 - 4.000 ) 
    Source Clock Delay      (SCD):    5.981ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     1.748     5.981    i_ams/clk_i
    SLICE_X38Y34         FDRE                                         r  i_ams/dac_d_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.478     6.459 r  i_ams/dac_d_o_reg[15]/Q
                         net (fo=2, estimated)        0.832     7.291    pwm[3]/cfg[15]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.301     7.592 r  pwm[3]/b[15]_i_2/O
                         net (fo=1, estimated)        0.536     8.128    pwm[3]/p_0_in[15]
    SLICE_X40Y35         FDRE                                         r  pwm[3]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      1.574     9.596    pwm[3]/clk
    SLICE_X40Y35         FDRE                                         r  pwm[3]/b_reg[15]/C
                         clock pessimism              0.113     9.709    
                         clock uncertainty           -0.189     9.521    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)       -0.047     9.474    pwm[3]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.299ns  (arrival time - required time)
  Source:                 i_ams/dac_b_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[1]/b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.348%)  route 0.133ns (41.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=3706, estimated)     0.586     2.354    i_ams/clk_i
    SLICE_X36Y33         FDRE                                         r  i_ams/dac_b_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     2.495 r  i_ams/dac_b_o_reg[11]/Q
                         net (fo=2, estimated)        0.133     2.628    pwm[1]/cfg[11]
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.045     2.673 r  pwm[1]/b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.673    pwm[1]/p_0_in[11]
    SLICE_X38Y33         FDRE                                         r  pwm[1]/b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=213, estimated)      0.853     2.727    pwm[1]/clk
    SLICE_X38Y33         FDRE                                         r  pwm[1]/b_reg[11]/C
                         clock pessimism             -0.063     2.663    
                         clock uncertainty            0.189     2.852    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     2.972    pwm[1]/b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                 -0.299    





