# compile vhdl design source files
vhdl work  "../../../project_module_workspace.srcs/sources_1/new/utility.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/imports/Hardware_designs/sigmoid.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/new/feedforward_dataflow.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/new/feedforward_controller.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/new/AXIS_controller.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/new/main_controller.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/imports/project_module_workspace/AXIS_interface.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/imports/project_module_workspace/lfsr_counter.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/new/weights_generator.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/new/prediction.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/imports/bp_GOOD/back_prop_controller.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sources_1/imports/bp_GOOD/back_prop_dataflow.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/imports/project_module_workspace/test_AXIS_interface_v1.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_feedforward_dataflow_v1.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_feedforward_controller_v1.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_feedforward_controller_stage2.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_feedforward_controller_stage3.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_feedforward_controller_stage4.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_axis_controller_v1.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_main_controller_v1.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_lfsr_counter.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_weights_generator.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_prediction_single_ended.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/imports/new/sigmoid_test.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_backprop_single_ended.vhd"
vhdl xil_defaultlib  "../../../project_module_workspace.srcs/sim_1/new/test_prediction_multi_ended.vhd"

# Do not sort compile order
nosort
