# MIPS-Processor
Implementation and verification of a 5 stage MIPS pipelined processor - WIP
