cfg2_setb	,	V_92
SPI_CFG1_MBR_SHIFT	,	V_156
cur_speed	,	V_26
spin_lock_init	,	F_54
DIV_ROUND_UP	,	F_13
dma_addr_t	,	V_189
stm32_spi_clr_bits	,	F_4
writel_relaxed	,	F_2
stm32_spi_setup	,	F_30
"%s%s: %d bytes left\n"	,	L_4
SPI_CFG2_MASTER	,	V_178
dev	,	V_14
len	,	V_72
STM32_SPI_CFG1	,	V_17
STM32_SPI_CFG2	,	V_100
DMA_MEM_TO_DEV	,	V_119
"%d-bit maximum data frame\n"	,	L_2
"period=%dns, midi=%d(=%dns)\n"	,	L_30
stm32_spi_unprepare_msg	,	F_49
gpio_is_valid	,	F_31
spi_message	,	V_86
SPI_CFG2_CPHA	,	V_97
stm32_spi_get_fifo_size	,	F_5
SPI_CFG1_TXDMAEN	,	V_61
devm_spi_register_master	,	F_71
xfer	,	V_130
SPI_CR1_SSI	,	V_176
"failed to request rx dma channel\n"	,	L_49
"Communication suspended\n"	,	L_14
cfg2_clrb	,	V_91
SPI_BPW_RANGE_MASK	,	F_11
"false"	,	L_12
writew_relaxed	,	F_17
"high"	,	L_20
SPI_CS_HIGH	,	V_85
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_111
"irq%d request failed: %d\n"	,	L_41
reset_control_deassert	,	F_67
stm32_spi	,	V_1
of_node	,	V_90
dma_submit_error	,	F_42
SPI_CPOL	,	V_94
dst_maxburst	,	V_122
device	,	V_214
spi_master_get_devdata	,	F_27
dma_rx	,	V_60
""	,	L_6
stm32_spi_resume	,	F_85
maxburst	,	V_108
src_addr_width	,	V_117
IRQ_NONE	,	V_78
stm32_spi_transfer_one_irq	,	F_38
"Tx DMA submit failed\n"	,	L_28
cur_bpw	,	V_30
SPI_CFG1_DSIZE_SHIFT	,	V_19
devm_gpio_request	,	F_72
device_node	,	V_88
of_property_read_u32	,	F_35
rst	,	V_195
min	,	F_47
transfer_one	,	V_208
stm32_spi_suspend	,	F_82
SPI_SR_TXP	,	V_12
err_dma_release	,	V_210
num_chipselect	,	V_212
sr	,	V_41
EMSGSIZE	,	V_172
"low"	,	L_19
devm_ioremap_resource	,	F_56
stm32_spi_runtime_resume	,	F_81
cfg1	,	V_15
u8	,	T_2
SPI_IER_TXTFIE	,	V_127
irq	,	V_73
src_addr	,	V_115
i	,	V_185
"Rx DMA submit failed\n"	,	L_27
nents	,	V_138
ENOENT	,	V_191
fls	,	F_14
stm32_spi_config	,	F_50
spi_device	,	V_68
mbrdiv	,	V_21
spi_master_suspend	,	F_83
dst_addr_width	,	V_121
"no CS gpios available\n"	,	L_51
dma_release_channel	,	F_73
SPI_CFG2_AFCNTR	,	V_180
IRQF_ONESHOT	,	V_192
stm32_spi_prepare_msg	,	F_34
platform_device	,	V_181
stm32_spi_prepare_mbr	,	F_12
tx_buf	,	V_35
SPI_CFG2_LSBFRST	,	V_99
cur_midi	,	V_93
"clk rate = 0\n"	,	L_44
cs_gpios	,	V_211
DRIVER_NAME	,	V_213
dev_dbg	,	F_9
dir	,	V_105
tx_dma_desc	,	V_134
SPI_CFG1_MBR	,	V_155
cs_gpio	,	V_83
rx_sg	,	V_136
SPI_LOOP	,	V_202
max_speed_hz	,	V_204
cur_comm	,	V_144
dst_addr	,	V_120
sgl	,	V_137
dmaengine_submit	,	F_43
"can't get CS gpio %i\n"	,	L_53
"st,spi-midi-ns"	,	L_21
platform_get_irq	,	F_59
reset_control_assert	,	F_65
"Overrun: received value discarded\n"	,	L_16
ret	,	V_82
fifo_size	,	V_29
"data frame of %d-bit, data packet of %d data frames\n"	,	L_32
res	,	V_184
dmaengine_prep_slave_sg	,	F_41
count	,	V_7
dma_slave_config	,	V_102
SPI_CFG2_COMM_SHIFT	,	V_163
"tx"	,	L_46
clk_get_rate	,	F_63
spin_unlock_irqrestore	,	F_8
SPI_CFG2_SSM	,	V_179
SPI_IER_EOTIE	,	V_126
dma_async_tx_descriptor	,	V_133
readl_relaxed	,	F_3
STM32_SPI_TXDR	,	V_13
"%s: set gpio%d output %s\n"	,	L_18
"Tx DMA config buswidth=%d, maxburst=%d\n"	,	L_26
readw_relaxed	,	F_19
"clk enable failed: %d\n"	,	L_43
callback_param	,	V_143
name	,	V_193
SPI_I2SCFGR_I2SMOD	,	V_175
stm32_spi_remove	,	F_77
platform_get_resource	,	F_55
dma_slave_buswidth	,	V_106
can_dma	,	V_173
SPI_SR_RXPLVL	,	V_43
rx_buf8	,	V_52
"Mode fault: transfer aborted\n"	,	L_15
prepare_message	,	V_207
SPI_IER_MODFIE	,	V_129
SPI_SR_MODF	,	V_79
dev_err	,	F_32
offs	,	V_32
stm32_spi_set_bits	,	F_1
flush	,	V_40
SPI_SIMPLEX_RX	,	V_161
SPI_SR_RXP	,	V_46
ier	,	V_75
stm32_spi_transfer_one_dma	,	F_39
stm32_spi_transfer_one	,	F_48
src_maxburst	,	V_118
end	,	V_77
dma_desc_error	,	V_141
max_bpw	,	V_16
spi_master_resume	,	F_87
cfg1_clrb	,	V_146
SPI_MBR_DIV_MIN	,	V_23
mask	,	V_76
pm_runtime_force_suspend	,	F_84
SPI_IER_TXPIE	,	V_124
devm_clk_get	,	F_61
"(flush)"	,	L_5
spi_finalize_current_transfer	,	F_29
"DMA error (sr=0x%08x)\n"	,	L_24
SPI_CR1_HDDIR	,	V_160
"spi master registration failed: %d\n"	,	L_50
clk_rate	,	V_22
stm32_spi_write_txfifo	,	F_16
dma_conf	,	V_103
start	,	V_190
clk_disable_unprepare	,	F_75
STM32_SPI_CR2	,	V_171
STM32_SPI_CR1	,	V_9
speed_hz	,	V_20
readl_relaxed_poll_timeout_atomic	,	F_23
sck_period_ns	,	V_165
"controller configuration failed: %d\n"	,	L_45
"enable controller\n"	,	L_7
"speed set to %dHz\n"	,	L_33
STM32_SPI_IFCR	,	V_65
"spi master allocation failed\n"	,	L_39
setup	,	V_206
stm32_spi_transfer_one_setup	,	F_46
SPI_CR1_MASRX	,	V_177
stm32_spi_prepare_fthlv	,	F_15
base	,	V_5
ENOMEM	,	V_186
stm32_spi_disable	,	F_22
SPI_1HZ_NS	,	V_166
dev_get_drvdata	,	F_80
pm_runtime_force_resume	,	F_86
dma_transfer_direction	,	V_104
STM32_SPI_I2SCFGR	,	V_174
dev_info	,	F_45
min_speed_hz	,	V_205
bus_num	,	V_198
spi_master_put	,	F_76
stm32_spi_can_dma	,	F_26
"%dns inter-data idleness\n"	,	L_22
midi	,	V_167
spi_master	,	V_66
devm_request_threaded_irq	,	F_60
SPI_SIMPLEX_TX	,	V_145
lock	,	V_8
SPI_CPHA	,	V_96
id	,	V_199
phys_addr	,	V_116
SPI_MODE_3	,	V_201
"%s: %d bytes left\n"	,	L_3
dma_request_slave_channel	,	F_68
buswidth	,	V_107
SPI_CFG2_MIDI	,	V_164
SPI_FULL_DUPLEX	,	V_157
clk	,	V_194
"disabled"	,	L_37
bits	,	V_4
"rx"	,	L_48
cfg1_setb	,	V_147
IRQ_HANDLED	,	V_81
rx_buf32	,	V_48
SPI_CFG2_CPOL	,	V_95
SPI_CFG2_COMM	,	V_162
__func__	,	V_39
SPI_SR_EOT	,	V_54
tx_dma_conf	,	V_131
tx_buf32	,	V_34
err_clk_disable	,	V_196
SPI_SR_RXPLVL_SHIFT	,	V_44
DMA_SLAVE_BUSWIDTH_2_BYTES	,	V_110
unprepare_message	,	V_209
flags	,	V_6
"SPI transfer setup failed\n"	,	L_38
"clk get failed: %d\n"	,	L_42
SPI_SR_RXWNE	,	V_47
SPI_SR_SUSP	,	V_57
"transfer of %d bytes (%d data frames)\n"	,	L_34
out	,	V_154
SPI_CFG1_DSIZE	,	V_18
SPI_SR_OVR	,	V_80
mode_bits	,	V_200
bits_per_word	,	V_149
pm_runtime_disable	,	F_74
stm32_spi_dma_config	,	F_37
u16	,	V_36
clk_prepare_enable	,	F_62
"transfer communication mode set to %d\n"	,	L_31
"%d x 8-bit fifo size\n"	,	L_1
tx_len	,	V_31
gpio_direction_output	,	F_33
devm_reset_control_get_exclusive	,	F_64
SPI_CFG1_RXDMAEN	,	V_62
stm32_spi_irq	,	F_28
"dma %s\n"	,	L_35
SPI_CR2_TSIZE_SHIFT	,	V_169
EINVAL	,	V_25
rx_dma_conf	,	V_132
cur_fthlv	,	V_112
DMA_DEV_TO_MEM	,	V_114
tx_sg	,	V_140
rx_buf16	,	V_51
SPI_CFG1_FTHLV	,	V_151
"%i is not a valid gpio\n"	,	L_52
udelay	,	F_66
auto_runtime_pm	,	V_197
mbr	,	V_153
spi_dev	,	V_69
cur_usedma	,	V_58
msg	,	V_87
tx_buf8	,	V_38
err_master_put	,	V_188
SPI_CR1_SPE	,	V_10
"disable controller\n"	,	L_8
data	,	V_101
SPI_3WIRE	,	V_158
"failed to request tx dma channel\n"	,	L_47
mode	,	V_84
DMA_SLAVE_BUSWIDTH_1_BYTE	,	V_109
pdev	,	V_182
u32	,	T_1
stm32_spi_get_bpw_mask	,	F_10
SPI_IER_RXPIE	,	V_125
SPI_CR2_TSIZE	,	V_170
nb_words	,	V_148
rxplvl	,	V_42
cr1	,	V_53
offset	,	V_3
stm32_spi_read_rxfifo	,	F_18
dma_async_issue_pending	,	F_44
resource	,	V_183
spi_transfer	,	V_70
rx_buf	,	V_49
spi	,	V_2
PTR_ERR	,	F_58
SPI_CR1_CSTART	,	V_55
transfer	,	V_71
spin_lock_irqsave	,	F_6
STM32_SPI_SR	,	V_11
stm32_spi_dma_cb	,	F_36
fthlv	,	V_27
SPI_CR1_CSUSP	,	V_56
DMA_PREP_INTERRUPT	,	V_139
platform_set_drvdata	,	F_53
np	,	V_89
SPI_CFG2_MIDI_SHIFT	,	V_168
SPI_CFG1_FTHLV_SHIFT	,	V_152
platform_get_drvdata	,	F_78
SPI_LSB_FIRST	,	V_98
rx_dma_desc	,	V_135
rx_len	,	V_45
"Suspend request timeout\n"	,	L_9
"DMA issue: fall back to irq transfer\n"	,	L_29
"spurious IT (sr=0x%08x, ier=0x%08x)\n"	,	L_13
pm_runtime_set_active	,	F_69
stm32_spi_runtime_suspend	,	F_79
cur_xferlen	,	V_33
dmaengine_slave_config	,	F_40
"driver initialized\n"	,	L_54
STM32_SPI_IER	,	V_63
"enabled"	,	L_36
"%d is not a valid gpio\n"	,	L_17
IORESOURCE_MEM	,	V_187
direction	,	V_113
pm_runtime_enable	,	F_70
half_fifo	,	V_28
"%s: %s\n"	,	L_10
SPI_IER_OVRIE	,	V_128
irqreturn_t	,	T_3
bpw	,	V_150
dev_warn	,	F_24
"cpol=%d cpha=%d lsb_first=%d cs_high=%d\n"	,	L_23
bits_per_word_mask	,	V_203
master	,	V_67
"true"	,	L_11
dev_id	,	V_74
SPI_MBR_DIV_MAX	,	V_24
dmaengine_terminate_all	,	F_25
"Rx DMA config buswidth=%d, maxburst=%d\n"	,	L_25
tx_buf16	,	V_37
stm32_spi_enable	,	F_21
STM32_SPI_RXDR	,	V_50
SPI_IER_DXPIE	,	V_123
readb_relaxed	,	F_20
SPI_IFCR_ALL	,	V_64
writeb_relaxed	,	F_7
dma_tx	,	V_59
callback	,	V_142
"no irq: %d\n"	,	L_40
SPI_HALF_DUPLEX	,	V_159
stm32_spi_probe	,	F_51
spi_alloc_master	,	F_52
IS_ERR	,	F_57
