// Seed: 1511004659
module module_0;
  reg id_2, id_3;
  assign id_2 = id_1;
  always_comb #1 id_1 <= id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    output wire id_3
    , id_57,
    input supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    input supply0 id_7,
    input wire id_8,
    output wor id_9,
    input supply0 id_10,
    output supply1 id_11
    , id_58,
    output tri id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wor id_15,
    output tri id_16,
    output supply1 id_17,
    output tri1 id_18,
    output wor id_19,
    input supply1 id_20,
    input supply0 id_21,
    output tri0 id_22,
    input supply1 id_23,
    input tri0 id_24,
    output tri id_25,
    input tri1 id_26
    , id_59,
    input tri0 id_27,
    input uwire id_28,
    output tri1 id_29,
    input tri0 id_30,
    inout wire id_31,
    input wire id_32,
    input wand id_33,
    input tri0 id_34,
    input supply0 id_35,
    output tri1 id_36,
    input wor id_37,
    output tri0 id_38,
    input uwire id_39,
    output tri0 id_40,
    output wand id_41,
    output tri0 id_42,
    inout wand id_43,
    input wire id_44,
    input wor id_45,
    input tri0 id_46#(.product(1)),
    output supply1 id_47,
    input tri1 id_48,
    input uwire id_49,
    input tri id_50,
    output tri0 id_51,
    output tri id_52,
    output wire id_53,
    output tri0 id_54,
    input tri1 id_55
);
  wire id_60;
  assign id_11 = 1'b0;
  module_0();
  wire id_61, id_62 = 1, id_63;
endmodule
