  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/KhanhTran_Lab4 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/KhanhTran_Lab4/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/KhanhTran_Lab4'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=main.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/main.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=maxmul.h' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/maxmul.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=main_testbench.cpp' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/main_testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=maxmul2x2' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a35tcpg236-1' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab4/KhanhTran_Lab4/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../main_testbench.cpp in debug mode
   Compiling ../../../../main.cpp in debug mode
   Generating csim.exe
Vec1 C=[[19,22],[43,50]]
Vec2 C=[[-2,9],[8,-11]]
[PASS] All tests
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.307 seconds; peak allocated memory: 144.086 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 12s
