
ubuntu-preinstalled/toe:     file format elf32-littlearm


Disassembly of section .init:

00000bac <.init>:
 bac:	push	{r3, lr}
 bb0:	bl	1284 <closedir@plt+0x4ac>
 bb4:	pop	{r3, pc}

Disassembly of section .plt:

00000bb8 <calloc@plt-0x14>:
 bb8:	push	{lr}		; (str lr, [sp, #-4]!)
 bbc:	ldr	lr, [pc, #4]	; bc8 <calloc@plt-0x4>
 bc0:	add	lr, pc, lr
 bc4:	ldr	pc, [lr, #8]!
 bc8:	andeq	r1, r1, ip, lsr r3

00000bcc <calloc@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #69632	; 0x11000
 bd4:	ldr	pc, [ip, #828]!	; 0x33c

00000bd8 <strcmp@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #69632	; 0x11000
 be0:	ldr	pc, [ip, #820]!	; 0x334

00000be4 <__cxa_finalize@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #69632	; 0x11000
 bec:	ldr	pc, [ip, #812]!	; 0x32c

00000bf0 <_nc_read_file_entry@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #69632	; 0x11000
 bf8:	ldr	pc, [ip, #804]!	; 0x324

00000bfc <fflush@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #69632	; 0x11000
 c04:	ldr	pc, [ip, #796]!	; 0x31c

00000c08 <free@plt>:
 c08:			; <UNDEFINED> instruction: 0xe7fd4778
 c0c:	add	ip, pc, #0, 12
 c10:	add	ip, ip, #69632	; 0x11000
 c14:	ldr	pc, [ip, #784]!	; 0x310

00000c18 <memcpy@plt>:
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #69632	; 0x11000
 c20:	ldr	pc, [ip, #776]!	; 0x308

00000c24 <strdup@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #69632	; 0x11000
 c2c:	ldr	pc, [ip, #768]!	; 0x300

00000c30 <__stack_chk_fail@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #69632	; 0x11000
 c38:	ldr	pc, [ip, #760]!	; 0x2f8

00000c3c <_nc_first_db@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #69632	; 0x11000
 c44:	ldr	pc, [ip, #752]!	; 0x2f0

00000c48 <_nc_free_termtype2@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #69632	; 0x11000
 c50:	ldr	pc, [ip, #744]!	; 0x2e8

00000c54 <chdir@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #69632	; 0x11000
 c5c:	ldr	pc, [ip, #736]!	; 0x2e0

00000c60 <perror@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #69632	; 0x11000
 c68:	ldr	pc, [ip, #728]!	; 0x2d8

00000c6c <curses_version@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #69632	; 0x11000
 c74:	ldr	pc, [ip, #720]!	; 0x2d0

00000c78 <opendir@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #69632	; 0x11000
 c80:	ldr	pc, [ip, #712]!	; 0x2c8

00000c84 <puts@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #69632	; 0x11000
 c8c:	ldr	pc, [ip, #704]!	; 0x2c0

00000c90 <malloc@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #69632	; 0x11000
 c98:	ldr	pc, [ip, #696]!	; 0x2b8

00000c9c <__libc_start_main@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #69632	; 0x11000
 ca4:	ldr	pc, [ip, #688]!	; 0x2b0

00000ca8 <__gmon_start__@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #69632	; 0x11000
 cb0:	ldr	pc, [ip, #680]!	; 0x2a8

00000cb4 <freopen64@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #69632	; 0x11000
 cbc:	ldr	pc, [ip, #672]!	; 0x2a0

00000cc0 <__ctype_b_loc@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #69632	; 0x11000
 cc8:	ldr	pc, [ip, #664]!	; 0x298

00000ccc <exit@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #69632	; 0x11000
 cd4:	ldr	pc, [ip, #656]!	; 0x290

00000cd8 <_nc_last_db@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #69632	; 0x11000
 ce0:	ldr	pc, [ip, #648]!	; 0x288

00000ce4 <strlen@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #69632	; 0x11000
 cec:	ldr	pc, [ip, #640]!	; 0x280

00000cf0 <getopt@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #69632	; 0x11000
 cf8:	ldr	pc, [ip, #632]!	; 0x278

00000cfc <_nc_is_dir_path@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #69632	; 0x11000
 d04:	ldr	pc, [ip, #624]!	; 0x270

00000d08 <_nc_name_match@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #69632	; 0x11000
 d10:	ldr	pc, [ip, #616]!	; 0x268

00000d14 <_nc_first_name@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #69632	; 0x11000
 d1c:	ldr	pc, [ip, #608]!	; 0x260

00000d20 <_nc_set_source@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #69632	; 0x11000
 d28:	ldr	pc, [ip, #600]!	; 0x258

00000d2c <__sprintf_chk@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #69632	; 0x11000
 d34:	ldr	pc, [ip, #592]!	; 0x250

00000d38 <_nc_doalloc@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #69632	; 0x11000
 d40:	ldr	pc, [ip, #584]!	; 0x248

00000d44 <__printf_chk@plt>:
 d44:			; <UNDEFINED> instruction: 0xe7fd4778
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #69632	; 0x11000
 d50:	ldr	pc, [ip, #572]!	; 0x23c

00000d54 <__fprintf_chk@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #69632	; 0x11000
 d5c:	ldr	pc, [ip, #564]!	; 0x234

00000d60 <_nc_next_db@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #69632	; 0x11000
 d68:	ldr	pc, [ip, #556]!	; 0x22c

00000d6c <_nc_read_entry_source@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #69632	; 0x11000
 d74:	ldr	pc, [ip, #548]!	; 0x224

00000d78 <strrchr@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #69632	; 0x11000
 d80:	ldr	pc, [ip, #540]!	; 0x21c

00000d84 <readdir64@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #69632	; 0x11000
 d8c:	ldr	pc, [ip, #532]!	; 0x214

00000d90 <putc@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #69632	; 0x11000
 d98:	ldr	pc, [ip, #524]!	; 0x20c

00000d9c <_nc_is_file_path@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #69632	; 0x11000
 da4:	ldr	pc, [ip, #516]!	; 0x204

00000da8 <qsort@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #69632	; 0x11000
 db0:	ldr	pc, [ip, #508]!	; 0x1fc

00000db4 <_nc_rootname@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #69632	; 0x11000
 dbc:	ldr	pc, [ip, #500]!	; 0x1f4

00000dc0 <strncmp@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #69632	; 0x11000
 dc8:	ldr	pc, [ip, #492]!	; 0x1ec

00000dcc <abort@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #69632	; 0x11000
 dd4:	ldr	pc, [ip, #484]!	; 0x1e4

00000dd8 <closedir@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #69632	; 0x11000
 de0:	ldr	pc, [ip, #476]!	; 0x1dc

Disassembly of section .text:

00000de4 <.text>:
     de4:	svcmi	0x00f0e92d
     de8:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
     dec:	strmi	r8, [r8], r2, lsl #22
     df0:	strcs	r4, [r0], #-2806	; 0xfffff50a
     df4:	ldrbtmi	r4, [sl], #-3062	; 0xfffff40a
     df8:	addslt	r6, r1, r8, lsl #16
     dfc:	ldmpl	r3, {r0, r2, r4, r5, r6, r7, r9, sl, fp, lr}^
     e00:	bicsge	pc, r4, #14614528	; 0xdf0000
     e04:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
     e08:			; <UNDEFINED> instruction: 0xf04f930f
     e0c:	blmi	ffcc1a14 <closedir@plt+0xffcc0c3c>
     e10:	ldrbtmi	r4, [sl], #4083	; 0xff3
     e14:	movwls	r4, #17531	; 0x447b
     e18:			; <UNDEFINED> instruction: 0x461d447f
     e1c:	svc	0x00caf7ff
     e20:			; <UNDEFINED> instruction: 0x462a4bf0
     e24:	strtmi	r9, [r5], -r5, lsl #8
     e28:	eorscs	r5, pc, #13828096	; 0xd30000
     e2c:	strmi	lr, [r6], #-2509	; 0xfffff633
     e30:	movwls	r9, #37896	; 0x9408
     e34:	andsvs	r9, r8, r3, lsl #4
     e38:			; <UNDEFINED> instruction: 0x46414652
     e3c:			; <UNDEFINED> instruction: 0xf7ff4648
     e40:			; <UNDEFINED> instruction: 0xf1b0ef58
     e44:			; <UNDEFINED> instruction: 0x46833fff
     e48:			; <UNDEFINED> instruction: 0xf7ffd05f
     e4c:	stmdavs	r3, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
     e50:	andseq	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
     e54:	ldrle	r0, [sl], #-1282	; 0xfffffafe
     e58:	subseq	pc, r5, fp, lsr #3
     e5c:	stmdale	r6, {r0, r5, fp, sp}^
     e60:			; <UNDEFINED> instruction: 0xf000e8df
     e64:	strbmi	r3, [r5, #-1597]	; 0xfffff9c3
     e68:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
     e6c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
     e70:	strbmi	r4, [r5, #-1331]	; 0xfffffacd
     e74:	movtne	r4, #21829	; 0x5545
     e78:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
     e7c:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
     e80:	ldrmi	r4, [r1, #-1349]	; 0xfffffabb
     e84:	ldrtmi	r2, [lr], -fp, lsr #18
     e88:	strcs	lr, [r1, #-2006]	; 0xfffff82a
     e8c:	bls	fade4 <closedir@plt+0xfa00c>
     e90:	svclt	0x00082a76
     e94:	ldrteq	pc, [r0], #-427	; 0xfffffe55	; <UNPREDICTABLE>
     e98:	bls	f51d8 <closedir@plt+0xf4400>
     e9c:	andlt	pc, ip, sp, asr #17
     ea0:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
     ea4:	movwvs	pc, #1043	; 0x413	; <UNPREDICTABLE>
     ea8:	movwcs	fp, #44828	; 0xaf1c
     eac:			; <UNDEFINED> instruction: 0xf1ab4363
     eb0:	ldrmi	r0, [ip], #-1072	; 0xfffffbd0
     eb4:	strcs	lr, [r1], #-1984	; 0xfffff840
     eb8:	andcs	lr, r1, #49807360	; 0x2f80000
     ebc:	andls	r4, r6, #206848	; 0x32800
     ec0:	ldmpl	r3, {r2, r9, fp, ip, pc}^
     ec4:	movwls	r6, #22555	; 0x581b
     ec8:	movwcs	lr, #6070	; 0x17b6
     ecc:	ldr	r9, [r3, r8, lsl #6]!
     ed0:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ed4:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
     ed8:			; <UNDEFINED> instruction: 0xf7ff2000
     edc:	andcs	lr, r1, #248, 28	; 0xf80
     ee0:	andls	r4, r7, #197632	; 0x30400
     ee4:	ldmpl	r3, {r2, r9, fp, ip, pc}^
     ee8:	movwls	r6, #22555	; 0x581b
     eec:	stcls	7, cr14, [r4], {164}	; 0xa4
     ef0:	ldmmi	lr!, {r0, r8, sp}
     ef4:	bmi	fefa7b20 <closedir@plt+0xfefa6d48>
     ef8:	ldmdavs	fp, {r5, fp, ip, lr}
     efc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     f00:	svc	0x0028f7ff
     f04:			; <UNDEFINED> instruction: 0xf7ff2001
     f08:	bmi	feebca98 <closedir@plt+0xfeebbcc0>
     f0c:	mvnsvc	pc, #78643200	; 0x4b00000
     f10:			; <UNDEFINED> instruction: 0xf2c09f04
     f14:	stmdals	r5, {r0, r1, r8, r9}
     f18:	ldmdavs	r1, {r1, r3, r4, r5, r7, fp, ip, lr}
     f1c:	b	10d0f50 <closedir@plt+0x10d0178>
     f20:	andsvs	r3, r4, r4, asr #8
     f24:	blmi	fed2d58c <closedir@plt+0xfed2c7b4>
     f28:	ldmpl	ip!, {r2, r4, r5, r7, r8, fp, lr}^
     f2c:	stmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}
     f30:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f34:			; <UNDEFINED> instruction: 0xf0002800
     f38:	stmdals	r5, {r1, r2, r5, r6, r7, pc}
     f3c:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
     f40:	stmdavs	r0!, {r8, r9, sp}
     f44:			; <UNDEFINED> instruction: 0x4619461a
     f48:			; <UNDEFINED> instruction: 0xf7ff9300
     f4c:	blls	1bcb94 <closedir@plt+0x1bbdbc>
     f50:	eorsle	r2, r2, r0, lsl #22
     f54:	bls	113e04 <closedir@plt+0x11302c>
     f58:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
     f5c:			; <UNDEFINED> instruction: 0xf8dfb354
     f60:	ldrmi	r8, [r1], r4, lsr #5
     f64:	ldrbtmi	r4, [r8], #4008	; 0xfa8
     f68:	and	r4, r2, pc, ror r4
     f6c:	ldrsbmi	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
     f70:	bvs	fe8edb88 <closedir@plt+0xfe8ecdb0>
     f74:	rscsle	r2, r9, r0, lsl #22
     f78:			; <UNDEFINED> instruction: 0xf7ff6820
     f7c:	strbmi	lr, [r1], -ip, asr #29
     f80:	andcs	r4, r1, r2, lsl #12
     f84:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f88:	cmplt	fp, r3, lsr #21
     f8c:	strcs	r4, [r0, #-1574]	; 0xfffff9da
     f90:	strdcs	r6, [r1], -r2
     f94:	strmi	r4, [r5], #-1593	; 0xfffff9c7
     f98:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
     f9c:	strcc	r6, [ip], -r3, lsr #21
     fa0:	ldmle	r5!, {r0, r1, r3, r5, r7, r9, lr}^
     fa4:	mulcs	sl, r9, fp
     fa8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     fac:			; <UNDEFINED> instruction: 0xf7ff6819
     fb0:			; <UNDEFINED> instruction: 0xe7dbeef0
     fb4:			; <UNDEFINED> instruction: 0xf7ff2000
     fb8:	blls	1fc9e8 <closedir@plt+0x1fbc10>
     fbc:	teqle	r5, r0, lsl #22
     fc0:	bls	113e14 <closedir@plt+0x11303c>
     fc4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     fc8:	vmls.f<illegal width 8>	d20, d0, d0[2]
     fcc:	blls	2212cc <closedir@plt+0x2204f4>
     fd0:			; <UNDEFINED> instruction: 0xf0002b00
     fd4:	blls	1e12ec <closedir@plt+0x1e0514>
     fd8:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
     fdc:	eorsls	pc, r4, #14614528	; 0xdf0000
     fe0:			; <UNDEFINED> instruction: 0xf8dfaf0b
     fe4:	ldrbtmi	sl, [r9], #564	; 0x234
     fe8:	strpl	lr, [r3], -sp, asr #19
     fec:			; <UNDEFINED> instruction: 0x461d44fa
     ff0:			; <UNDEFINED> instruction: 0x4641461e
     ff4:			; <UNDEFINED> instruction: 0xf7ff4638
     ff8:	strcs	lr, [r0], #-3618	; 0xfffff1de
     ffc:	ldrtmi	r4, [r8], -r1, asr #12
    1000:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1004:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1008:	andcs	sp, r4, #106	; 0x6a
    100c:			; <UNDEFINED> instruction: 0xf7ff4649
    1010:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1014:	andcs	sp, r4, #242	; 0xf2
    1018:			; <UNDEFINED> instruction: 0x46584651
    101c:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
    1020:	rscle	r2, fp, r0, lsl #16
    1024:	cmple	r3, r0, lsl #26
    1028:	strb	r3, [r7, r1, lsl #8]!
    102c:	blmi	1d13a20 <closedir@plt+0x1d12c48>
    1030:			; <UNDEFINED> instruction: 0xf8df447a
    1034:	mvf<illegal precision>z	f2, #4.0
    1038:	bls	10b880 <closedir@plt+0x10aaa8>
    103c:	ldmpl	r3, {r1, r3, r4, r5, r6, r7, sl, lr}^
    1040:	ldrdhi	pc, [r0], -r3
    1044:			; <UNDEFINED> instruction: 0xf1b89303
    1048:	adcsle	r0, r3, r0, lsl #30
    104c:	ldmdavs	lr, {r0, r1, r8, r9, fp, ip, pc}
    1050:	eorsle	r2, sl, r0, lsl #28
    1054:	ldrdls	pc, [ip, #143]	; 0x8f
    1058:	ldrbtmi	r2, [r9], #1792	; 0x700
    105c:			; <UNDEFINED> instruction: 0xf8d6e002
    1060:	cmplt	r6, #252, 2	; 0x3f
    1064:	blcs	1bb38 <closedir@plt+0x1ad60>
    1068:			; <UNDEFINED> instruction: 0x4635d0f9
    106c:	and	r2, sp, r0, lsl #8
    1070:			; <UNDEFINED> instruction: 0x465f6830
    1074:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1078:			; <UNDEFINED> instruction: 0x46024651
    107c:			; <UNDEFINED> instruction: 0xf7ff2001
    1080:	bvs	fecfca18 <closedir@plt+0xfecfbc40>
    1084:	strcc	r3, [ip, #-1025]	; 0xfffffbff
    1088:	stmible	r8!, {r0, r1, r5, r7, r9, lr}^
    108c:	strbmi	r6, [sl], -r9, ror #21
    1090:	ldrdeq	pc, [r0], -r8
    1094:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
    1098:	rscsle	r2, r2, r0, lsl #16
    109c:	bleq	7d4c0 <closedir@plt+0x7c6e8>
    10a0:	mvnle	r2, r0, lsl #30
    10a4:	ldrdeq	pc, [r0], -r8
    10a8:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    10ac:	bne	43c914 <closedir@plt+0x43bb3c>
    10b0:	andcs	r4, r1, r2, lsl #12
    10b4:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    10b8:	teqlt	r7, sl	; <illegal shifter operand>
    10bc:	andcs	r4, sl, r3, asr fp
    10c0:	ldmpl	r3, {r2, r9, fp, ip, pc}^
    10c4:			; <UNDEFINED> instruction: 0xf7ff6819
    10c8:			; <UNDEFINED> instruction: 0xf8d8ee64
    10cc:			; <UNDEFINED> instruction: 0xe7ba81fc
    10d0:			; <UNDEFINED> instruction: 0xf7ff4658
    10d4:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    10d8:			; <UNDEFINED> instruction: 0xf846d073
    10dc:	str	r0, [r3, r4, lsr #32]!
    10e0:	strtmi	fp, [r0], -r5, asr #6
    10e4:	movwcs	lr, #14813	; 0x39dd
    10e8:			; <UNDEFINED> instruction: 0xf0004631
    10ec:			; <UNDEFINED> instruction: 0x4604f95f
    10f0:			; <UNDEFINED> instruction: 0x4630b116
    10f4:	blx	feebd0fe <closedir@plt+0xfeebc326>
    10f8:	tstle	r9, r1, lsl #26
    10fc:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    1100:			; <UNDEFINED> instruction: 0xf7ff4620
    1104:	stcls	13, cr14, [r4], {228}	; 0xe4
    1108:	stmiapl	r3!, {r6, r8, r9, fp, lr}^
    110c:			; <UNDEFINED> instruction: 0xf7ff6818
    1110:	ldmdami	r6!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1114:	tstcs	r1, r9, lsl #22
    1118:	stmdapl	r0!, {r0, r1, r6, r9, fp, lr}
    111c:	ldrbtmi	r9, [sl], #-3077	; 0xfffff3fb
    1120:	strls	r6, [r0], #-2075	; 0xfffff7e5
    1124:			; <UNDEFINED> instruction: 0xf7ff6800
    1128:	andcs	lr, r1, r6, lsl lr
    112c:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    1130:	ldrb	r3, [lr, -r1, lsl #10]
    1134:	tstcs	r4, r0, ror #24
    1138:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    113c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1140:	ldmdami	sl!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1144:			; <UNDEFINED> instruction: 0xf0004478
    1148:	bl	23f554 <closedir@plt+0x23e77c>
    114c:	ldrtmi	r0, [r3], -r0, lsl #3
    1150:	andeq	lr, r0, r9, lsr #23
    1154:			; <UNDEFINED> instruction: 0xf000462a
    1158:	strmi	pc, [r4], -r9, lsr #18
    115c:	smlabtcs	r4, lr, r7, lr
    1160:			; <UNDEFINED> instruction: 0xf7ff2003
    1164:			; <UNDEFINED> instruction: 0x4607ed34
    1168:	rscle	r2, sl, r0, lsl #16
    116c:	stmdage	sp, {r1, r2, r3, r8, fp, sp, pc}
    1170:	andls	r9, r3, r4, lsl #2
    1174:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1178:	ldrdeq	lr, [r3, -sp]
    117c:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
    1180:	cmnlt	r0, r4, lsl #12
    1184:	andcs	r4, r4, #688128	; 0xa8000
    1188:			; <UNDEFINED> instruction: 0xf7ff4479
    118c:	teqlt	r0, sl, lsl lr
    1190:	andcs	r4, r4, #40, 18	; 0xa0000
    1194:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1198:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    119c:	stmdals	r8, {r4, r6, r8, fp, ip, sp, pc}
    11a0:			; <UNDEFINED> instruction: 0x462a4633
    11a4:			; <UNDEFINED> instruction: 0xf0004639
    11a8:	strmi	pc, [r4], -r1, lsl #18
    11ac:			; <UNDEFINED> instruction: 0xf0004638
    11b0:	sbfx	pc, sp, #22, #4
    11b4:			; <UNDEFINED> instruction: 0xf7ff4620
    11b8:	tstlt	r0, r6, lsr sp
    11bc:	andcs	r6, r1, r8, lsr r0
    11c0:	ldmdami	sp, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    11c4:			; <UNDEFINED> instruction: 0xf0004478
    11c8:	svclt	0x0000f8c1
    11cc:	andeq	r1, r1, sl, lsl #2
    11d0:	andeq	r0, r0, r8, asr #1
    11d4:	andeq	r0, r0, r1, asr #20
    11d8:	andeq	r0, r0, r2, ror #25
    11dc:	andeq	r1, r1, ip, ror #1
    11e0:	andeq	r0, r0, r1, ror sl
    11e4:	ldrdeq	r0, [r0], -ip
    11e8:	strdeq	r0, [r0], -r8
    11ec:	ldrdeq	r0, [r0], -r4
    11f0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    11f4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    11f8:	andeq	r0, r0, r0, ror #1
    11fc:	ldrdeq	r0, [r0], -ip
    1200:	andeq	r0, r0, r8, ror #1
    1204:			; <UNDEFINED> instruction: 0x00000bba
    1208:			; <UNDEFINED> instruction: 0x00000bbc
    120c:	andeq	r0, r0, ip, ror #1
    1210:	andeq	r0, r0, ip, asr #1
    1214:	andeq	r0, r0, r6, asr #22
    1218:	andeq	r0, r0, r8, asr #22
    121c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1220:	andeq	r0, r0, r8, ror #21
    1224:	andeq	r0, r0, lr, asr #21
    1228:	andeq	r0, r0, lr, ror #19
    122c:	strdeq	r0, [r0], -r8
    1230:	andeq	r0, r0, r4, lsr #19
    1234:	muleq	r0, lr, r9
    1238:	strdeq	r0, [r0], -ip
    123c:	bleq	3d380 <closedir@plt+0x3c5a8>
    1240:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1244:	strbtmi	fp, [sl], -r2, lsl #24
    1248:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    124c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1250:	ldrmi	sl, [sl], #776	; 0x308
    1254:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1258:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    125c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1260:			; <UNDEFINED> instruction: 0xf85a4b06
    1264:	stmdami	r6, {r0, r1, ip, sp}
    1268:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    126c:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1270:	stc	7, cr15, [ip, #1020]!	; 0x3fc
    1274:	muleq	r1, r0, ip
    1278:	strheq	r0, [r0], -ip
    127c:	andeq	r0, r0, r4, ror #1
    1280:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1284:	ldr	r3, [pc, #20]	; 12a0 <closedir@plt+0x4c8>
    1288:	ldr	r2, [pc, #20]	; 12a4 <closedir@plt+0x4cc>
    128c:	add	r3, pc, r3
    1290:	ldr	r2, [r3, r2]
    1294:	cmp	r2, #0
    1298:	bxeq	lr
    129c:	b	ca8 <__gmon_start__@plt>
    12a0:	andeq	r0, r1, r0, ror ip
    12a4:	ldrdeq	r0, [r0], -r8
    12a8:	blmi	1d32c8 <closedir@plt+0x1d24f0>
    12ac:	bmi	1d2494 <closedir@plt+0x1d16bc>
    12b0:	addmi	r4, r3, #2063597568	; 0x7b000000
    12b4:	andle	r4, r3, sl, ror r4
    12b8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    12bc:	ldrmi	fp, [r8, -r3, lsl #2]
    12c0:	svclt	0x00004770
    12c4:	andeq	r0, r1, r8, asr sp
    12c8:	andeq	r0, r1, r4, asr sp
    12cc:	andeq	r0, r1, ip, asr #24
    12d0:	andeq	r0, r0, r4, asr #1
    12d4:	stmdbmi	r9, {r3, fp, lr}
    12d8:	bmi	2524c0 <closedir@plt+0x2516e8>
    12dc:	bne	2524c8 <closedir@plt+0x2516f0>
    12e0:	svceq	0x00cb447a
    12e4:			; <UNDEFINED> instruction: 0x01a1eb03
    12e8:	andle	r1, r3, r9, asr #32
    12ec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    12f0:	ldrmi	fp, [r8, -r3, lsl #2]
    12f4:	svclt	0x00004770
    12f8:	andeq	r0, r1, ip, lsr #26
    12fc:	andeq	r0, r1, r8, lsr #26
    1300:	andeq	r0, r1, r0, lsr #24
    1304:	strdeq	r0, [r0], -r4
    1308:	blmi	2ae730 <closedir@plt+0x2ad958>
    130c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1310:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1314:	blmi	26f8c8 <closedir@plt+0x26eaf0>
    1318:	ldrdlt	r5, [r3, -r3]!
    131c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1320:			; <UNDEFINED> instruction: 0xf7ff6818
    1324:			; <UNDEFINED> instruction: 0xf7ffec60
    1328:	blmi	1c122c <closedir@plt+0x1c0454>
    132c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1330:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1334:	strdeq	r0, [r1], -r6
    1338:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    133c:	andeq	r0, r0, r0, asr #1
    1340:	andeq	r0, r1, r2, ror #25
    1344:	ldrdeq	r0, [r1], -r6
    1348:	svclt	0x0000e7c4
    134c:			; <UNDEFINED> instruction: 0xf7ffb508
    1350:	andcs	lr, r1, r8, lsl #25
    1354:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1358:			; <UNDEFINED> instruction: 0x4605b538
    135c:	stmvs	r0, {r2, r3, r9, sl, lr}
    1360:			; <UNDEFINED> instruction: 0xf7ff6889
    1364:	ldmdblt	r0, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
    1368:	stmdavs	r3!, {r3, r5, fp, sp, lr}
    136c:	vldmdblt	r8!, {s2-s193}
    1370:	tsteq	r3, r0, lsl #2	; <UNPREDICTABLE>
    1374:	addlt	fp, r3, r0, lsr r5
    1378:	tstls	r1, r8, lsl #12
    137c:	ldc	7, cr15, [r2], #1020	; 0x3fc
    1380:	andcc	r4, r1, r4, lsl #12
    1384:	stc	7, cr15, [r4], {255}	; 0xff
    1388:	cmplt	r0, r1, lsl #18
    138c:	strmi	r4, [r5], -r2, lsr #12
    1390:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    1394:	strtmi	r2, [r8], -r0, lsl #6
    1398:	andlt	r5, r3, fp, lsr #10
    139c:	stmdami	r2, {r4, r5, r8, sl, fp, ip, sp, pc}
    13a0:			; <UNDEFINED> instruction: 0xf7ff4478
    13a4:	svclt	0x0000ffd3
    13a8:	andeq	r0, r0, r8, asr r6
    13ac:	svcmi	0x00f0e92d
    13b0:	bleq	3da78 <closedir@plt+0x3cca0>
    13b4:	blhi	13c870 <closedir@plt+0x13ba98>
    13b8:	stmib	sp, {r0, r2, r4, r7, ip, sp, pc}^
    13bc:	bmi	ffd49fd8 <closedir@plt+0xffd49200>
    13c0:	ldrbtmi	r4, [sl], #-3061	; 0xfffff40b
    13c4:	ldmpl	r3, {r0, r1, r2, r8, ip, pc}^
    13c8:	tstls	r3, #1769472	; 0x1b0000
    13cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    13d0:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
    13d4:	stclle	3, cr9, [r5, #-12]
    13d8:			; <UNDEFINED> instruction: 0x27004bf1
    13dc:	mcr	4, 0, r4, cr8, cr11, {3}
    13e0:	blls	1cfc28 <closedir@plt+0x1cee50>
    13e4:	blmi	ffbc9064 <closedir@plt+0xffbc828c>
    13e8:	mcr	4, 0, r4, cr9, cr11, {3}
    13ec:	blmi	ffb8fc34 <closedir@plt+0xffb8ee5c>
    13f0:	mcr	4, 0, r4, cr8, cr11, {3}
    13f4:	mul	r2, r0, sl
    13f8:	ldrmi	r3, [fp, #1793]!	; 0x701
    13fc:			; <UNDEFINED> instruction: 0xf856d032
    1400:			; <UNDEFINED> instruction: 0xf7ff0f04
    1404:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    1408:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
    140c:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1410:	stmdacs	r0, {r7, r9, sl, lr}
    1414:	sbchi	pc, lr, r0
    1418:	blcs	28034 <closedir@plt+0x2725c>
    141c:	adchi	pc, ip, r0, asr #32
    1420:	strbmi	r2, [r0], -r0, lsl #10
    1424:	stc	7, cr15, [lr], #1020	; 0x3fc
    1428:	orrlt	r4, r0, r4, lsl #12
    142c:			; <UNDEFINED> instruction: 0xffa0f7ff
    1430:	strmi	r7, [r1], r3, lsl #16
    1434:			; <UNDEFINED> instruction: 0xd12a2b2e
    1438:	bllt	10df54c <closedir@plt+0x10de774>
    143c:			; <UNDEFINED> instruction: 0xf7ff4648
    1440:	strbmi	lr, [r0], -r6, ror #23
    1444:	ldc	7, cr15, [lr], {255}	; 0xff
    1448:	stmdacs	r0, {r2, r9, sl, lr}
    144c:	strbmi	sp, [r0], -lr, ror #3
    1450:	stcl	7, cr15, [r2], {255}	; 0xff
    1454:	sbcle	r2, pc, r0, lsl #26
    1458:	strtmi	r3, [r8], -r1, lsl #14
    145c:	bl	ff5bf460 <closedir@plt+0xff5be688>
    1460:	strhle	r4, [ip, #91]	; 0x5b
    1464:	bls	1943b0 <closedir@plt+0x1935d8>
    1468:	addsmi	r4, sl, #2063597568	; 0x7b000000
    146c:	adcshi	pc, fp, r0
    1470:	blmi	ff253fb4 <closedir@plt+0xff2531dc>
    1474:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1478:	blls	4db4e8 <closedir@plt+0x4da710>
    147c:			; <UNDEFINED> instruction: 0xf040405a
    1480:	andcs	r8, r0, r7, lsl #3
    1484:	ldc	0, cr11, [sp], #84	; 0x54
    1488:	pop	{r2, r8, r9, fp, pc}
    148c:			; <UNDEFINED> instruction: 0xf8998ff0
    1490:	blcs	b8d498 <closedir@plt+0xb8c6c0>
    1494:			; <UNDEFINED> instruction: 0xf899d107
    1498:	blcs	b8d4a4 <closedir@plt+0xb8c6cc>
    149c:			; <UNDEFINED> instruction: 0xf899d103
    14a0:	blcs	d4b0 <closedir@plt+0xc6d8>
    14a4:			; <UNDEFINED> instruction: 0xf104d0ca
    14a8:			; <UNDEFINED> instruction: 0xf7ff0013
    14ac:			; <UNDEFINED> instruction: 0x4604ec1c
    14b0:			; <UNDEFINED> instruction: 0xf7ff6830
    14b4:	stmdane	r1!, {r3, r4, sl, fp, sp, lr, pc}
    14b8:	tstcc	r3, r8, lsr #12
    14bc:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    14c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    14c4:	msrhi	SPSR_, r0
    14c8:			; <UNDEFINED> instruction: 0xf04f6834
    14cc:	mrc	2, 0, r3, cr8, cr15, {7}
    14d0:	tstcs	r1, r0, lsl sl
    14d4:	andls	pc, r4, sp, asr #17
    14d8:			; <UNDEFINED> instruction: 0xf7ff9400
    14dc:	strbmi	lr, [r8], -r8, lsr #24
    14e0:	bl	fe53f4e4 <closedir@plt+0xfe53e70c>
    14e4:			; <UNDEFINED> instruction: 0xf7ff4628
    14e8:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    14ec:	mrc	1, 0, sp, cr8, cr9, {4}
    14f0:			; <UNDEFINED> instruction: 0xf7ff0a90
    14f4:	strmi	lr, [r1], r2, asr #23
    14f8:	rsbsle	r2, r0, r0, lsl #16
    14fc:	beq	93d938 <closedir@plt+0x93cb60>
    1500:	and	r9, r7, r2, lsl #10
    1504:	blcs	b9f698 <closedir@plt+0xb9e8c0>
    1508:	stmiavc	r3!, {r2, r4, r8, ip, lr, pc}
    150c:			; <UNDEFINED> instruction: 0x4620b993
    1510:	bl	1f3f514 <closedir@plt+0x1f3e73c>
    1514:			; <UNDEFINED> instruction: 0xf7ff4648
    1518:	movtlt	lr, #3126	; 0xc36
    151c:			; <UNDEFINED> instruction: 0xff28f7ff
    1520:	strmi	r7, [r4], -r3, lsl #16
    1524:	tstle	r2, lr, lsr #22
    1528:	blcs	1f63c <closedir@plt+0x1e864>
    152c:	stmdavc	r3!, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    1530:	rscle	r2, r7, lr, lsr #22
    1534:			; <UNDEFINED> instruction: 0xf7ff4620
    1538:	stmdacs	r0, {r1, r4, r5, sl, fp, sp, lr, pc}
    153c:	ldrbmi	sp, [r1], -r7, ror #1
    1540:			; <UNDEFINED> instruction: 0xf7ff4620
    1544:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1548:	stmdals	r9, {r0, r2, r3, r4, r8, sl, fp, ip, lr, pc}
    154c:	bl	ff8bf550 <closedir@plt+0xff8be778>
    1550:	andls	r4, r4, r1, lsr #12
    1554:	bl	103f558 <closedir@plt+0x103e780>
    1558:	bls	12fa00 <closedir@plt+0x12ec28>
    155c:	stcls	6, cr4, [r6, #-332]	; 0xfffffeb4
    1560:			; <UNDEFINED> instruction: 0x46384659
    1564:	ldrbmi	r4, [r0], -r8, lsr #15
    1568:	bl	1bbf56c <closedir@plt+0x1bbe794>
    156c:	strbmi	lr, [r8], -pc, asr #15
    1570:			; <UNDEFINED> instruction: 0xf7ff9d02
    1574:	smmlar	r4, r2, ip, lr
    1578:	andcs	r4, r1, lr, lsl #19
    157c:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
    1580:	bl	ff8bf584 <closedir@plt+0xff8be7ac>
    1584:	stcls	7, cr14, [r3, #-304]	; 0xfffffed0
    1588:	stmiapl	fp!, {r0, r1, r3, r7, r8, r9, fp, lr}^
    158c:			; <UNDEFINED> instruction: 0xf7ff6818
    1590:	blmi	fe2bc270 <closedir@plt+0xfe2bb498>
    1594:	smlabbcs	r1, sl, r8, r4
    1598:	stmiapl	fp!, {r0, r1, r8, sl, ip, pc}^
    159c:	cdp	8, 1, cr5, cr9, cr8, {1}
    15a0:	strls	r2, [r0], #-2576	; 0xfffff5f0
    15a4:	stmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
    15a8:	bl	ff53f5ac <closedir@plt+0xff53e7d4>
    15ac:			; <UNDEFINED> instruction: 0xf7ff4620
    15b0:	str	lr, [pc, lr, lsr #22]!
    15b4:	blmi	fe0285c8 <closedir@plt+0xfe0277f0>
    15b8:	stmiapl	r3!, {r0, r2, r5, r9, sl, lr}^
    15bc:			; <UNDEFINED> instruction: 0xf7ff6818
    15c0:	bmi	1fbc240 <closedir@plt+0x1fbb468>
    15c4:	tstcs	r1, lr, ror fp
    15c8:	stmiapl	r2!, {r4, r5, fp, sp, lr}
    15cc:	andls	r5, r0, r4, ror #17
    15d0:	bmi	1f1b624 <closedir@plt+0x1f1a84c>
    15d4:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    15d8:	bl	fef3f5dc <closedir@plt+0xfef3e804>
    15dc:	strtmi	lr, [r8], -ip, lsl #14
    15e0:	bl	fbf5e4 <closedir@plt+0xfbe80c>
    15e4:	blmi	1e3b260 <closedir@plt+0x1e3a488>
    15e8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    15ec:			; <UNDEFINED> instruction: 0xf0002900
    15f0:			; <UNDEFINED> instruction: 0xf1bb8098
    15f4:	vpmax.f32	d16, d0, d1
    15f8:	mrcmi	0, 3, r8, cr4, cr10, {5}
    15fc:	svcls	0x00072501
    1600:	ldrdls	pc, [ip, #143]	; 0x8f
    1604:	bl	1d2804 <closedir@plt+0x1d1a2c>
    1608:	ldrbtmi	r0, [r9], #2187	; 0x88b
    160c:	strcc	r2, [r1], #-1024	; 0xfffffc00
    1610:	andcs	r4, r1, r1, lsr r6
    1614:	bl	fe63f618 <closedir@plt+0xfe63e840>
    1618:	mvnsle	r4, r5, lsr #5
    161c:	andcs	r4, r1, r9, asr #12
    1620:	bl	fe4bf624 <closedir@plt+0xfe4be84c>
    1624:	bleq	13f788 <closedir@plt+0x13e9b0>
    1628:	bl	b3f62c <closedir@plt+0xb3e854>
    162c:	ldrmi	r3, [r8, #1281]!	; 0x501
    1630:	blmi	1a35de8 <closedir@plt+0x1a35010>
    1634:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    1638:	vmla.i8	d2, d0, d1
    163c:	stmdbcs	r0, {r0, r1, r3, r4, r7, pc}
    1640:	blmi	1975804 <closedir@plt+0x1974a2c>
    1644:			; <UNDEFINED> instruction: 0xf8df2600
    1648:	ldrbtmi	r9, [fp], #-404	; 0xfffffe6c
    164c:	blmi	192625c <closedir@plt+0x1925484>
    1650:			; <UNDEFINED> instruction: 0xf8df44f9
    1654:	ldrbtmi	r8, [fp], #-400	; 0xfffffe70
    1658:	mcr	4, 0, r4, cr8, cr8, {7}
    165c:	and	r3, fp, r0, lsl sl
    1660:	andcs	r4, r1, r1, ror #18
    1664:	stmiavs	sl!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    1668:			; <UNDEFINED> instruction: 0xf7ff4479
    166c:	blmi	17fc42c <closedir@plt+0x17fb654>
    1670:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    1674:	ldmdble	lr, {r2, r4, r5, r7, r9, lr}^
    1678:			; <UNDEFINED> instruction: 0xf1bb9b02
    167c:			; <UNDEFINED> instruction: 0xf8d30f01
    1680:	svclt	0x00dca004
    1684:	strne	lr, [r6, #-2826]	; 0xfffff4f6
    1688:	stclle	6, cr3, [r9, #4]!
    168c:	smladxcs	r0, r5, r1, r0
    1690:	bl	292f80 <closedir@plt+0x2921a8>
    1694:			; <UNDEFINED> instruction: 0xf85a0305
    1698:	mrrcne	0, 0, r1, r4, cr5
    169c:	blle	8120cc <closedir@plt+0x8112f4>
    16a0:			; <UNDEFINED> instruction: 0xb127222a
    16a4:	addsmi	r6, r7, #5898240	; 0x5a0000
    16a8:	eorcs	fp, sl, #20, 30	; 0x50
    16ac:	strbmi	r2, [r9], -fp, lsr #4
    16b0:	strmi	r2, [r6], #-1
    16b4:	bl	123f6b8 <closedir@plt+0x123e8e0>
    16b8:	bne	3be20 <closedir@plt+0x3b048>
    16bc:	andeq	lr, r5, #10240	; 0x2800
    16c0:	ldmdavs	r7, {r1, r2, r3, r7, r9, lr}^
    16c4:	ldmibvs	r1, {r3, r4, r9, ip, lr, pc}
    16c8:			; <UNDEFINED> instruction: 0xf7ff6890
    16cc:	ldmiblt	r8, {r1, r2, r7, r9, fp, sp, lr, pc}
    16d0:			; <UNDEFINED> instruction: 0x46220135
    16d4:	andne	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    16d8:	movweq	lr, #23306	; 0x5b0a
    16dc:	addmi	r1, sl, #84, 24	; 0x5400
    16e0:			; <UNDEFINED> instruction: 0xee18dade
    16e4:	andcs	r1, r1, r0, lsl sl
    16e8:	bl	bbf6ec <closedir@plt+0xbbe914>
    16ec:	strtmi	r4, [r2], -r0, asr #22
    16f0:			; <UNDEFINED> instruction: 0xf8d3447b
    16f4:	strb	sl, [sp, r4]!
    16f8:	cfstr32le	mvfx4, [r8, #-652]	; 0xfffffd74
    16fc:	ldrbtmi	r4, [pc], #-3901	; 1704 <closedir@plt+0x92c>
    1700:	ldrtmi	r3, [r9], -r1, lsl #8
    1704:			; <UNDEFINED> instruction: 0xf7ff2001
    1708:	strmi	lr, [r3, #2848]!	; 0xb20
    170c:	ldmdbmi	sl!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    1710:	ldrbtmi	r2, [r9], #-1
    1714:	bl	63f718 <closedir@plt+0x63e940>
    1718:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    171c:	ldrmi	r6, [sp], #-2139	; 0xfffff7a5
    1720:	blmi	dfb5a0 <closedir@plt+0xdfa7c8>
    1724:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    1728:	blmi	dafe6c <closedir@plt+0xdaf094>
    172c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1730:	addsvs	r6, sl, sl, lsl r0
    1734:	ldmdavs	pc, {r2, r3, r4, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1738:	rscsle	r2, r6, r0, lsl #30
    173c:	bl	1edd34 <closedir@plt+0x1ecf5c>
    1740:	ldrmi	r1, [lr], -r4, lsl #10
    1744:	stceq	8, cr15, [r8], {85}	; 0x55
    1748:	eorsvs	r3, r4, r1, lsl #24
    174c:	b	17bf750 <closedir@plt+0x17be978>
    1750:	stceq	8, cr15, [r4], {85}	; 0x55
    1754:			; <UNDEFINED> instruction: 0xf7ff3d10
    1758:			; <UNDEFINED> instruction: 0x2c00ea5a
    175c:			; <UNDEFINED> instruction: 0x4638d1f2
    1760:	b	153f764 <closedir@plt+0x153e98c>
    1764:	andcs	r4, r0, #40, 22	; 0xa000
    1768:	subsvs	r4, sl, fp, ror r4
    176c:	stmdbcs	r1, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1770:	svcge	0x0067f67f
    1774:	andscs	r4, r0, #9472	; 0x2500
    1778:	ldrbtmi	r4, [ip], #-2853	; 0xfffff4db
    177c:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1780:	bl	4bf784 <closedir@plt+0x4be9ac>
    1784:	ldrb	r6, [sl, -r1, lsr #16]
    1788:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    178c:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    1790:	b	13bf794 <closedir@plt+0x13be9bc>
    1794:	andeq	r0, r1, lr, lsr fp
    1798:	andeq	r0, r0, r8, asr #1
    179c:	andeq	r0, r1, lr, lsr #22
    17a0:	andeq	r0, r0, r0, ror r6
    17a4:	andeq	r0, r0, r0, ror r6
    17a8:	andeq	r0, r0, r4, ror #12
    17ac:	andeq	r0, r0, r1, lsr #8
    17b0:	andeq	r0, r1, ip, lsl #21
    17b4:			; <UNDEFINED> instruction: 0x000004b2
    17b8:	andeq	r0, r0, ip, ror #1
    17bc:	ldrdeq	r0, [r0], -ip
    17c0:	ldrdeq	r0, [r0], -r4
    17c4:	andeq	r0, r0, r2, lsr r4
    17c8:	andeq	r0, r1, r0, lsr #20
    17cc:	andeq	r0, r0, ip, ror r4
    17d0:	andeq	r0, r0, sl, ror r4
    17d4:	ldrdeq	r0, [r1], -r4
    17d8:			; <UNDEFINED> instruction: 0x000109be
    17dc:	andeq	r0, r0, r8, lsr r4
    17e0:	andeq	r0, r0, sl, lsr #8
    17e4:			; <UNDEFINED> instruction: 0x000109b0
    17e8:	andeq	r0, r0, r8, lsr #8
    17ec:	muleq	r1, r8, r9
    17f0:	andeq	r0, r1, r8, lsl r9
    17f4:	andeq	r0, r0, r2, lsl #7
    17f8:	andeq	r0, r0, sl, ror r3
    17fc:	andeq	r0, r1, lr, ror #17
    1800:	andeq	r0, r1, r4, ror #17
    1804:	ldrdeq	r0, [r1], -sl
    1808:	andeq	r0, r1, r0, lsr #17
    180c:	andeq	r0, r1, lr, lsl #17
    1810:			; <UNDEFINED> instruction: 0xfffffbd9
    1814:			; <UNDEFINED> instruction: 0x000002b2
    1818:	strlt	fp, [r8, #-360]	; 0xfffffe98
    181c:			; <UNDEFINED> instruction: 0xf7ff217c
    1820:			; <UNDEFINED> instruction: 0xb128eaac
    1824:	andcc	r7, r1, r3, asr #16
    1828:	stmdami	r4, {r0, r1, r3, r8, fp, ip, sp, pc}
    182c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    1830:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1834:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
    1838:			; <UNDEFINED> instruction: 0x47704478
    183c:	andeq	r0, r0, r0, ror r2
    1840:	andeq	r0, r0, sl, ror #4
    1844:	andeq	r0, r0, r4, ror #4
    1848:	addlt	fp, r3, r0, lsl #10
    184c:	andls	r6, r1, #24, 16	; 0x180000
    1850:			; <UNDEFINED> instruction: 0xffe2f7ff
    1854:	bls	53c6c <closedir@plt+0x52e94>
    1858:			; <UNDEFINED> instruction: 0x46034479
    185c:	andlt	r2, r3, r1
    1860:	bl	13f9dc <closedir@plt+0x13ec04>
    1864:	blt	1bbf868 <closedir@plt+0x1bbea90>
    1868:	andeq	r0, r0, r8, lsr r2
    186c:			; <UNDEFINED> instruction: 0x4605b538
    1870:	teqlt	r0, r0, lsl #16
    1874:			; <UNDEFINED> instruction: 0xf7ff462c
    1878:			; <UNDEFINED> instruction: 0xf854e9ca
    187c:	stmdacs	r0, {r2, r8, r9, sl, fp}
    1880:			; <UNDEFINED> instruction: 0x4628d1f9
    1884:	ldrhtmi	lr, [r8], -sp
    1888:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    188c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1890:			; <UNDEFINED> instruction: 0xf8df4689
    1894:	strmi	r8, [r2], r8, lsl #2
    1898:			; <UNDEFINED> instruction: 0x4617461e
    189c:			; <UNDEFINED> instruction: 0xf8d844f8
    18a0:			; <UNDEFINED> instruction: 0xf8d84000
    18a4:	stclne	0, cr1, [r0], #-32	; 0xffffffe0
    18a8:	ldrdcc	pc, [r4], -r8
    18ac:	subsle	r4, r9, #136, 4	; 0x80000008
    18b0:			; <UNDEFINED> instruction: 0x01244a3b
    18b4:	svceq	0x0001f1b9
    18b8:			; <UNDEFINED> instruction: 0xf843447a
    18bc:	svclt	0x00d8a004
    18c0:	ldrmi	r2, [ip], #-256	; 0xffffff00
    18c4:	ldcle	0, cr6, [r0], {16}
    18c8:	rsbvs	r4, r1, r8, lsr r6
    18cc:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18d0:	subsle	r2, fp, r0, lsl #16
    18d4:	ldmdavs	r0!, {r5, r7, sp, lr}
    18d8:			; <UNDEFINED> instruction: 0xff9ef7ff
    18dc:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18e0:	subsle	r2, r3, r0, lsl #16
    18e4:	pop	{r5, r6, r7, sp, lr}
    18e8:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
    18ec:	suble	r1, r9, sp, asr ip
    18f0:	suble	r2, r7, r0, lsl #22
    18f4:	bcs	1f964 <closedir@plt+0x1eb8c>
    18f8:	tstcs	r0, r6, asr #32
    18fc:			; <UNDEFINED> instruction: 0xf8134411
    1900:	bcs	d50c <closedir@plt+0xc734>
    1904:	blhi	fecb60f4 <closedir@plt+0xfecb531c>
    1908:	ldmvs	r3!, {r1, r4, r5, r8, ip, sp, pc}
    190c:			; <UNDEFINED> instruction: 0xf813441a
    1910:	addsmi	r0, sl, #1024	; 0x400
    1914:	mvnsle	r4, r1, lsl #8
    1918:	strdlt	r8, [r2, #-178]	; 0xffffff4e
    191c:	blcc	11bcf0 <closedir@plt+0x11af18>
    1920:	addeq	lr, r2, #3072	; 0xc00
    1924:	svceq	0x0004f853
    1928:	strmi	r4, [r1], #-659	; 0xfffffd6d
    192c:	ldfhid	f5, [r3], #-1000	; 0xfffffc18
    1930:	sbcle	r2, r9, r0, lsl #22
    1934:	bcc	11be04 <closedir@plt+0x11b02c>
    1938:	vstmiaeq	r3, {d14}
    193c:	svccc	0x0004f852
    1940:	svclt	0x00081c58
    1944:	mvnscc	pc, r1, lsl #2
    1948:	cmplt	r3, r9
    194c:	teqlt	r5, sp, lsl r8
    1950:	strtmi	r2, [r8], #-0
    1954:	svcpl	0x0001f813
    1958:	mvnsle	r2, r0, lsl #26
    195c:	ldrmi	r4, [r4, #1025]	; 0x401
    1960:	ldr	sp, [r1, ip, ror #3]!
    1964:	ldrmi	r1, [r8], -r5, lsr #27
    1968:	rsbeq	r0, sp, r9, ror #2
    196c:	andpl	pc, r8, r8, asr #17
    1970:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1974:			; <UNDEFINED> instruction: 0xf8c84603
    1978:	cmplt	r8, r4
    197c:	ldrdmi	pc, [r0], -r8
    1980:	ldr	r1, [r5, r0, ror #24]
    1984:			; <UNDEFINED> instruction: 0xe7be4619
    1988:			; <UNDEFINED> instruction: 0xe7bc4611
    198c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    1990:	ldc2l	7, cr15, [ip], {255}	; 0xff
    1994:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    1998:	ldc2l	7, cr15, [r8], {255}	; 0xff
    199c:	andeq	r0, r1, ip, ror #14
    19a0:	andeq	r0, r1, r0, asr r7
    19a4:	andeq	r0, r0, r2, lsr r1
    19a8:	andeq	r0, r0, sl, lsl r1
    19ac:	mvnsmi	lr, #737280	; 0xb4000
    19b0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    19b4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    19b8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    19bc:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19c0:	blne	1d92bbc <closedir@plt+0x1d91de4>
    19c4:	strhle	r1, [sl], -r6
    19c8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    19cc:	svccc	0x0004f855
    19d0:	strbmi	r3, [sl], -r1, lsl #8
    19d4:	ldrtmi	r4, [r8], -r1, asr #12
    19d8:	adcmi	r4, r6, #152, 14	; 0x2600000
    19dc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    19e0:	svclt	0x000083f8
    19e4:	andeq	r0, r1, r2, lsr r4
    19e8:	andeq	r0, r1, r8, lsr #8
    19ec:	svclt	0x00004770

Disassembly of section .fini:

000019f0 <.fini>:
    19f0:	push	{r3, lr}
    19f4:	pop	{r3, pc}
