Flow report for FPGA_power_test
Mon Jul 25 13:40:14 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Mon Jul 25 13:40:14 2016       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; FPGA_power_test                             ;
; Top-level Entity Name           ; ComputeUnit                                 ;
; Family                          ; Stratix V                                   ;
; Device                          ; 5SGSMD4E3H29I4                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 11 / 135,840 ( < 1 % )                      ;
; Total registers                 ; 7                                           ;
; Total pins                      ; 58 / 416 ( 14 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 19,599,360 ( 0 % )                      ;
; Total DSP Blocks                ; 1 / 1,044 ( < 1 % )                         ;
; Total HSSI STD RX PCSs          ; 0 / 12 ( 0 % )                              ;
; Total HSSI 10G RX PCSs          ; 0 / 12 ( 0 % )                              ;
; Total HSSI GEN3 RX PCSs         ; 0 / 12 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 0 / 12 ( 0 % )                              ;
; Total HSSI STD TX PCSs          ; 0 / 12 ( 0 % )                              ;
; Total HSSI 10G TX PCSs          ; 0 / 12 ( 0 % )                              ;
; Total HSSI GEN3 TX PCSs         ; 0 / 12 ( 0 % )                              ;
; Total HSSI TX Channels          ; 0 / 12 ( 0 % )                              ;
; Total HSSI PIPE GEN1_2s         ; 0 / 12 ( 0 % )                              ;
; Total HSSI GEN3s                ; 0 / 12 ( 0 % )                              ;
; Total PLLs                      ; 0 / 40 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/25/2016 13:09:17 ;
; Main task         ; Compilation         ;
; Revision Name     ; FPGA_power_test     ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                             ;
+-------------------------------------+---------------------------------------+-----------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value   ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+-----------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.146947735706644                     ; --              ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                           ; --              ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)             ; <None>          ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --              ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --              ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --              ; ComputeUnit ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --              ; ComputeUnit ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --              ; ComputeUnit ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --              ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --              ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --              ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; ComputeUnit                           ; FPGA_power_test ; --          ; --             ;
+-------------------------------------+---------------------------------------+-----------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 732 MB              ; 00:00:02                           ;
; Fitter                    ; 00:01:46     ; 3.2                     ; 3455 MB             ; 00:03:06                           ;
; Assembler                 ; 00:00:34     ; 1.0                     ; 1091 MB             ; 00:00:34                           ;
; TimeQuest Timing Analyzer ; 00:00:14     ; 1.0                     ; 1273 MB             ; 00:00:14                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 951 MB              ; 00:00:02                           ;
; PowerPlay Power Analyzer  ; 00:00:11     ; 1.0                     ; 1323 MB             ; 00:00:10                           ;
; Total                     ; 00:02:49     ; --                      ; --                  ; 00:04:08                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; tucson           ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; Fitter                    ; tucson           ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; Assembler                 ; tucson           ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; TimeQuest Timing Analyzer ; tucson           ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; EDA Netlist Writer        ; tucson           ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
; PowerPlay Power Analyzer  ; tucson           ; Ubuntu 14.04.3 ; 14         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off FPGA_power_test -c FPGA_power_test
quartus_fit --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test
quartus_asm --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test
quartus_sta FPGA_power_test -c FPGA_power_test
quartus_eda --read_settings_files=off --write_settings_files=off FPGA_power_test -c FPGA_power_test
quartus_pow --read_settings_files=on --write_settings_files=off FPGA_power_test -c FPGA_power_test



