// Seed: 4152160175
module module_0;
  reg id_1;
  assign module_1.id_3 = 0;
  always if ((id_3) - -1'd0) id_1 = -1'b0;
  always for (id_2 = 1; ""; id_2 = -1) id_1 <= id_1;
  wire id_4;
  assign id_1.id_3 = id_2;
  genvar id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    output wor id_5
);
  wire id_7 = id_3;
  module_0 modCall_1 ();
endmodule
