{"vcs1":{"timestamp_begin":1681681222.506536240, "rt":0.77, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681681223.311139559, "rt":0.87, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681681224.203094649, "rt":0.66, "ut":0.07, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681681222.213344124}
{"VCS_COMP_START_TIME": 1681681222.213344124}
{"VCS_COMP_END_TIME": 1681681225.419518971}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 222604}}
