#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003E8030 .scope module, "testbench" "testbench" 2 8;
 .timescale 0 0;
v006124A0_0 .net "clk", 0 0, v003E7300_0; 1 drivers
v00612560_0 .net "clr", 0 0, v006115F0_0; 1 drivers
v006125B8_0 .net "data_in", 7 0, v00611660_0; 1 drivers
v00612648_0 .net "data_out", 7 0, L_00612A30; 1 drivers
v006126A0_0 .net "done", 0 0, L_00612B08; 1 drivers
v006126F8_0 .net "enable", 0 0, v006116E8_0; 1 drivers
v006127B8_0 .net "enabled", 0 0, L_00612D98; 1 drivers
v00612838_0 .var "initial_count", 7 0;
v00612890_0 .net "load", 0 0, v00611758_0; 1 drivers
v00612918_0 .net "sio", 0 0, L_00612970; 1 drivers
S_00611FF8 .scope module, "writer" "shift_out" 2 26, 3 3, S_003E8030;
 .timescale 0 0;
P_00612084 .param/l "cwidth" 3 5, +C4<011>;
P_00612098 .param/l "width" 3 4, +C4<01000>;
v00612140_0 .alias "clk", 0 0, v006124A0_0;
v006121A8_0 .var "data", 7 0;
v00612200_0 .var "done", 0 0;
v00612288_0 .alias "enable", 0 0, v006126F8_0;
v006122E0_0 .var "index", 2 0;
v00612338_0 .alias "init_value", 7 0, v006125B8_0;
v00612390_0 .alias "load", 0 0, v00612890_0;
v00612448_0 .alias "sout", 0 0, v00612918_0;
L_00612970 .part/v v006121A8_0, v006122E0_0, 1;
S_00611C08 .scope module, "reader" "shift_in" 2 27, 4 3, S_003E8030;
 .timescale 0 0;
P_003E7DFC .param/l "width" 4 4, +C4<01000>;
v00611CE0_0 .net *"_s1", 7 0, L_006129C8; 1 drivers
v00611D48_0 .alias "clk", 0 0, v006124A0_0;
v00611DA0_0 .alias "clr", 0 0, v00612560_0;
v00611E10_0 .var "data", 8 0;
v00611E68_0 .alias "done", 0 0, v006126A0_0;
v00611EC0_0 .alias "dout", 7 0, v00612648_0;
v00611F30_0 .alias "enable", 0 0, v006126F8_0;
v00611F88_0 .alias "si", 0 0, v00612918_0;
E_003E8F58 .event posedge, v006115F0_0, v003E7300_0;
L_006129C8 .part v00611E10_0, 0, 8;
L_00612A30 .concat [ 8 0 0 0], L_006129C8;
L_00612B08 .part v00611E10_0, 8, 1;
S_003E93A8 .scope module, "enabler1" "enabler" 2 28, 5 3, S_003E8030;
 .timescale 0 0;
P_003E7C9C .param/l "width" 5 4, +C4<01000>;
L_00612D98 .functor AND 1, v006116E8_0, L_00612CD0, C4<1>, C4<1>;
v006117E0_0 .net *"_s0", 8 0, L_00612BD0; 1 drivers
v00611860_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v006118D0_0 .net *"_s4", 8 0, C4<000000000>; 1 drivers
v00611958_0 .net *"_s6", 0 0, L_00612CD0; 1 drivers
v006119C8_0 .alias "clk", 0 0, v006124A0_0;
v00611A20_0 .var "count", 7 0;
v00611A78_0 .alias "enable", 0 0, v006126F8_0;
v00611AD0_0 .alias "enabled", 0 0, v006127B8_0;
v00611B28_0 .net "initial_count", 7 0, v00612838_0; 1 drivers
v00611BB0_0 .alias "reset", 0 0, v00612890_0;
E_003E76E8 .event posedge, v00611758_0, v003E7300_0;
L_00612BD0 .concat [ 8 1 0 0], v00611A20_0, C4<0>;
L_00612CD0 .cmp/gt 9, L_00612BD0, C4<000000000>;
S_003E8ED0 .scope module, "test1" "tester" 2 30, 2 34, S_003E8030;
 .timescale 0 0;
v003E7300_0 .var "clk", 0 0;
v006115F0_0 .var "clr", 0 0;
v00611660_0 .var "data_in", 7 0;
v006116E8_0 .var "enable", 0 0;
v00611758_0 .var "load", 0 0;
    .scope S_00611FF8;
T_0 ;
    %wait E_003E76E8;
    %load/v 8, v00612390_0, 1;
    %jmp/0xz  T_0.0, 8;
    %load/v 8, v00612338_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v006121A8_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v006122E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00612200_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v00612288_0, 1;
    %load/v 9, v00612200_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v006122E0_0, 3;
    %mov 11, 0, 29;
    %addi 8, 1, 32;
    %ix/load 0, 3, 0;
    %assign/v0 v006122E0_0, 0, 8;
    %load/v 8, v006122E0_0, 3;
    %and/r 8, 8, 3;
    %ix/load 0, 1, 0;
    %assign/v0 v00612200_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00611C08;
T_1 ;
    %wait E_003E8F58;
    %load/v 8, v00611DA0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %movi 8, 1, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00611E10_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v00611F30_0, 1;
    %load/v 9, v00611E68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v00611F88_0, 1;
    %load/v 9, v00611E10_0, 8; Select 8 out of 9 bits
    %ix/load 0, 9, 0;
    %assign/v0 v00611E10_0, 0, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_003E93A8;
T_2 ;
    %wait E_003E76E8;
    %load/v 8, v00611BB0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v00611B28_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v00611A20_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00611A78_0, 1;
    %load/v 9, v00611A20_0, 8;
    %mov 17, 0, 1;
    %cmp/u 0, 9, 9;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v00611A20_0, 8;
    %mov 16, 0, 24;
    %subi 8, 1, 32;
    %ix/load 0, 8, 0;
    %assign/v0 v00611A20_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_003E8ED0;
T_3 ;
    %delay 1, 0;
    %load/v 8, v003E7300_0, 1;
    %inv 8, 1;
    %set/v v003E7300_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_003E8ED0;
T_4 ;
    %set/v v003E7300_0, 0, 1;
    %set/v v006115F0_0, 0, 1;
    %set/v v00611758_0, 0, 1;
    %set/v v006116E8_0, 0, 1;
    %movi 8, 195, 8;
    %set/v v00611660_0, 8, 8;
    %delay 2, 0;
    %set/v v00611758_0, 1, 1;
    %set/v v006115F0_0, 1, 1;
    %delay 2, 0;
    %set/v v00611758_0, 0, 1;
    %set/v v006115F0_0, 0, 1;
    %delay 2, 0;
    %set/v v006116E8_0, 1, 1;
    %delay 24, 0;
    %set/v v006116E8_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 69 "$finish";
    %end;
    .thread T_4;
    .scope S_003E8030;
T_5 ;
    %movi 8, 12, 8;
    %set/v v00612838_0, 8, 8;
    %vpi_call 2 12 "$dumpfile", "shifter_test.vcd";
    %vpi_call 2 13 "$dumpvars";
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "shifter_test.v";
    "./shift_out.v";
    "./shift_in.v";
    "./enabler.v";
