<stg><name>imf2</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4">
<![CDATA[
:1  %i_3_load = load i4* @i_3, align 1

]]></Node>
<StgValue><ssdm name="i_3_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln22 = icmp eq i4 %i_3_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln22, label %1, label %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  store i18 %x_read, i18* @in_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:1  %zext_ln27 = zext i4 %i_3_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:2  %c_1_addr = getelementptr inbounds [12 x i18]* @c_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:3  %c_1_load = load i18* %c_1_addr, align 4

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:3  %c_1_load = load i18* %c_1_addr, align 4

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:4  %in_2_load = load i18* @in_2, align 4

]]></Node>
<StgValue><ssdm name="in_2_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv:21  %sext_ln36 = sext i18 %c_1_load to i36

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="36" op_0_bw="18">
<![CDATA[
._crit_edge_ifconv:22  %sext_ln36_1 = sext i18 %in_2_load to i36

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:23  %m = mul nsw i36 %sext_ln36, %sext_ln36_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:0  %inc = add i4 1, %i_3_load

]]></Node>
<StgValue><ssdm name="inc"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:23  %m = mul nsw i36 %sext_ln36, %sext_ln36_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:6  %ch_2_load = load i1* @ch_2, align 1

]]></Node>
<StgValue><ssdm name="ch_2_load"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:10  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %inc, i1 %ch_2_load)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:11  %zext_ln27_1 = zext i5 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:12  %shift_reg_p_1_addr_1 = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="shift_reg_p_1_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="38" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:13  %shift_reg_p_1_load = load i38* %shift_reg_p_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_p_1_load"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:23  %m = mul nsw i36 %sext_ln36, %sext_ln36_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:5  %init_3_load = load i1* @init_3, align 1

]]></Node>
<StgValue><ssdm name="init_3_load"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="38" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:13  %shift_reg_p_1_load = load i38* %shift_reg_p_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="shift_reg_p_1_load"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:14  %icmp_ln27 = icmp eq i4 %i_3_load, -5

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:15  %icmp_ln27_1 = icmp eq i4 %i_3_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:16  %xor_ln27 = xor i1 %init_3_load, true

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:17  %or_ln27 = or i1 %icmp_ln27, %icmp_ln27_1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:18  %and_ln27 = and i1 %or_ln27, %xor_ln27

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:19  %or_ln27_1 = or i1 %and_ln27, %init_3_load

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge_ifconv:20  %select_ln27 = select i1 %or_ln27_1, i38 0, i38 %shift_reg_p_1_load

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:23  %m = mul nsw i36 %sext_ln36, %sext_ln36_1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="35" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:25  %trunc_ln37 = trunc i36 %m to i35

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="35" op_0_bw="38">
<![CDATA[
._crit_edge_ifconv:26  %trunc_ln37_1 = trunc i38 %select_ln27 to i35

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:24  %sext_ln37 = sext i36 %m to i38

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge_ifconv:27  %sum = add nsw i38 %sext_ln37, %select_ln27

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge_ifconv:28  %add_ln37_1 = add i35 %trunc_ln37_1, %trunc_ln37

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:7  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_3_load, i1 %ch_2_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge_ifconv:8  %zext_ln29 = zext i5 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:9  %shift_reg_p_1_addr = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="shift_reg_p_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="38" op_1_bw="5">
<![CDATA[
._crit_edge_ifconv:29  store i38 %sum, i38* %shift_reg_p_1_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv:30  br i1 %icmp_ln27, label %2, label %._crit_edge8_ifconv

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2">
<![CDATA[
:0  %cnt_load = load i2* @cnt, align 1

]]></Node>
<StgValue><ssdm name="cnt_load"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln31 = icmp eq i2 %cnt_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln31, label %3, label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %ch_2_load, label %4, label %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln31" val="1"/>
<literal name="ch_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @init_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln31" val="1"/>
<literal name="ch_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:0  %xor_ln33 = xor i1 %ch_2_load, true

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge10:1  store i1 %xor_ln33, i1* @ch_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:2  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge9:0  %add_ln35 = add i2 %cnt_load, 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge9:1  store i2 %add_ln35, i2* @cnt, align 1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9:2  br label %._crit_edge8_ifconv

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8_ifconv:0  %y_write_assign = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln37_1, i32 17, i32 34)

]]></Node>
<StgValue><ssdm name="y_write_assign"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge8_ifconv:1  %inc_3 = select i1 %icmp_ln27, i4 0, i4 %inc

]]></Node>
<StgValue><ssdm name="inc_3"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge8_ifconv:2  store i4 %inc_3, i4* @i_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="18">
<![CDATA[
._crit_edge8_ifconv:3  ret i18 %y_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="76" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="77" name="i_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="i_3"/></StgValue>
</port>
<port id="78" name="in_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_2"/></StgValue>
</port>
<port id="79" name="c_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="init_3" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="init_3"/></StgValue>
</port>
<port id="81" name="ch_2" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="ch_2"/></StgValue>
</port>
<port id="82" name="shift_reg_p_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_p_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="cnt" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="cnt"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.i18" to="x_read" fromId="84" toId="9">
</dataflow>
<dataflow id="86" from="x" to="x_read" fromId="76" toId="9">
</dataflow>
<dataflow id="87" from="i_3" to="i_3_load" fromId="77" toId="10">
</dataflow>
<dataflow id="88" from="i_3_load" to="icmp_ln22" fromId="10" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln22" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="icmp_ln22" to="br_ln22" fromId="11" toId="12">
</dataflow>
<dataflow id="92" from="x_read" to="store_ln23" fromId="9" toId="13">
</dataflow>
<dataflow id="93" from="in_2" to="store_ln23" fromId="78" toId="13">
</dataflow>
<dataflow id="94" from="i_3_load" to="zext_ln27" fromId="10" toId="15">
</dataflow>
<dataflow id="95" from="c_1" to="c_1_addr" fromId="79" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="c_1_addr" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="zext_ln27" to="c_1_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="99" from="c_1_addr" to="c_1_load" fromId="16" toId="17">
</dataflow>
<dataflow id="100" from="c_1_addr" to="c_1_load" fromId="16" toId="18">
</dataflow>
<dataflow id="101" from="in_2" to="in_2_load" fromId="78" toId="19">
</dataflow>
<dataflow id="102" from="c_1_load" to="sext_ln36" fromId="18" toId="20">
</dataflow>
<dataflow id="103" from="in_2_load" to="sext_ln36_1" fromId="19" toId="21">
</dataflow>
<dataflow id="104" from="sext_ln36" to="m" fromId="20" toId="22">
</dataflow>
<dataflow id="105" from="sext_ln36_1" to="m" fromId="21" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_106" to="inc" fromId="106" toId="23">
</dataflow>
<dataflow id="108" from="i_3_load" to="inc" fromId="10" toId="23">
</dataflow>
<dataflow id="109" from="sext_ln36" to="m" fromId="20" toId="24">
</dataflow>
<dataflow id="110" from="sext_ln36_1" to="m" fromId="21" toId="24">
</dataflow>
<dataflow id="111" from="ch_2" to="ch_2_load" fromId="81" toId="25">
</dataflow>
<dataflow id="113" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_6" fromId="112" toId="26">
</dataflow>
<dataflow id="114" from="inc" to="tmp_6" fromId="23" toId="26">
</dataflow>
<dataflow id="115" from="ch_2_load" to="tmp_6" fromId="25" toId="26">
</dataflow>
<dataflow id="116" from="tmp_6" to="zext_ln27_1" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="shift_reg_p_1" to="shift_reg_p_1_addr_1" fromId="82" toId="28">
</dataflow>
<dataflow id="118" from="StgValue_96" to="shift_reg_p_1_addr_1" fromId="96" toId="28">
</dataflow>
<dataflow id="119" from="zext_ln27_1" to="shift_reg_p_1_addr_1" fromId="27" toId="28">
</dataflow>
<dataflow id="120" from="shift_reg_p_1_addr_1" to="shift_reg_p_1_load" fromId="28" toId="29">
</dataflow>
<dataflow id="121" from="sext_ln36" to="m" fromId="20" toId="30">
</dataflow>
<dataflow id="122" from="sext_ln36_1" to="m" fromId="21" toId="30">
</dataflow>
<dataflow id="123" from="init_3" to="init_3_load" fromId="80" toId="31">
</dataflow>
<dataflow id="124" from="shift_reg_p_1_addr_1" to="shift_reg_p_1_load" fromId="28" toId="32">
</dataflow>
<dataflow id="125" from="i_3_load" to="icmp_ln27" fromId="10" toId="33">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln27" fromId="126" toId="33">
</dataflow>
<dataflow id="128" from="i_3_load" to="icmp_ln27_1" fromId="10" toId="34">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln27_1" fromId="129" toId="34">
</dataflow>
<dataflow id="131" from="init_3_load" to="xor_ln27" fromId="31" toId="35">
</dataflow>
<dataflow id="133" from="StgValue_132" to="xor_ln27" fromId="132" toId="35">
</dataflow>
<dataflow id="134" from="icmp_ln27" to="or_ln27" fromId="33" toId="36">
</dataflow>
<dataflow id="135" from="icmp_ln27_1" to="or_ln27" fromId="34" toId="36">
</dataflow>
<dataflow id="136" from="or_ln27" to="and_ln27" fromId="36" toId="37">
</dataflow>
<dataflow id="137" from="xor_ln27" to="and_ln27" fromId="35" toId="37">
</dataflow>
<dataflow id="138" from="and_ln27" to="or_ln27_1" fromId="37" toId="38">
</dataflow>
<dataflow id="139" from="init_3_load" to="or_ln27_1" fromId="31" toId="38">
</dataflow>
<dataflow id="140" from="or_ln27_1" to="select_ln27" fromId="38" toId="39">
</dataflow>
<dataflow id="142" from="StgValue_141" to="select_ln27" fromId="141" toId="39">
</dataflow>
<dataflow id="143" from="shift_reg_p_1_load" to="select_ln27" fromId="32" toId="39">
</dataflow>
<dataflow id="144" from="sext_ln36" to="m" fromId="20" toId="40">
</dataflow>
<dataflow id="145" from="sext_ln36_1" to="m" fromId="21" toId="40">
</dataflow>
<dataflow id="146" from="m" to="trunc_ln37" fromId="40" toId="41">
</dataflow>
<dataflow id="147" from="select_ln27" to="trunc_ln37_1" fromId="39" toId="42">
</dataflow>
<dataflow id="148" from="m" to="sext_ln37" fromId="40" toId="43">
</dataflow>
<dataflow id="149" from="sext_ln37" to="sum" fromId="43" toId="44">
</dataflow>
<dataflow id="150" from="select_ln27" to="sum" fromId="39" toId="44">
</dataflow>
<dataflow id="151" from="trunc_ln37_1" to="add_ln37_1" fromId="42" toId="45">
</dataflow>
<dataflow id="152" from="trunc_ln37" to="add_ln37_1" fromId="41" toId="45">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp" fromId="112" toId="46">
</dataflow>
<dataflow id="154" from="i_3_load" to="tmp" fromId="10" toId="46">
</dataflow>
<dataflow id="155" from="ch_2_load" to="tmp" fromId="25" toId="46">
</dataflow>
<dataflow id="156" from="tmp" to="zext_ln29" fromId="46" toId="47">
</dataflow>
<dataflow id="157" from="shift_reg_p_1" to="shift_reg_p_1_addr" fromId="82" toId="48">
</dataflow>
<dataflow id="158" from="StgValue_96" to="shift_reg_p_1_addr" fromId="96" toId="48">
</dataflow>
<dataflow id="159" from="zext_ln29" to="shift_reg_p_1_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="160" from="sum" to="store_ln29" fromId="44" toId="49">
</dataflow>
<dataflow id="161" from="shift_reg_p_1_addr" to="store_ln29" fromId="48" toId="49">
</dataflow>
<dataflow id="162" from="icmp_ln27" to="br_ln30" fromId="33" toId="50">
</dataflow>
<dataflow id="163" from="cnt" to="cnt_load" fromId="83" toId="51">
</dataflow>
<dataflow id="164" from="cnt_load" to="icmp_ln31" fromId="51" toId="52">
</dataflow>
<dataflow id="166" from="StgValue_165" to="icmp_ln31" fromId="165" toId="52">
</dataflow>
<dataflow id="167" from="icmp_ln31" to="br_ln31" fromId="52" toId="53">
</dataflow>
<dataflow id="168" from="ch_2_load" to="br_ln32" fromId="25" toId="54">
</dataflow>
<dataflow id="170" from="StgValue_169" to="store_ln32" fromId="169" toId="55">
</dataflow>
<dataflow id="171" from="init_3" to="store_ln32" fromId="80" toId="55">
</dataflow>
<dataflow id="172" from="ch_2_load" to="xor_ln33" fromId="25" toId="57">
</dataflow>
<dataflow id="173" from="StgValue_132" to="xor_ln33" fromId="132" toId="57">
</dataflow>
<dataflow id="174" from="xor_ln33" to="store_ln33" fromId="57" toId="58">
</dataflow>
<dataflow id="175" from="ch_2" to="store_ln33" fromId="81" toId="58">
</dataflow>
<dataflow id="176" from="cnt_load" to="add_ln35" fromId="51" toId="60">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln35" fromId="177" toId="60">
</dataflow>
<dataflow id="179" from="add_ln35" to="store_ln35" fromId="60" toId="61">
</dataflow>
<dataflow id="180" from="cnt" to="store_ln35" fromId="83" toId="61">
</dataflow>
<dataflow id="182" from="_ssdm_op_PartSelect.i18.i35.i32.i32" to="y_write_assign" fromId="181" toId="63">
</dataflow>
<dataflow id="183" from="add_ln37_1" to="y_write_assign" fromId="45" toId="63">
</dataflow>
<dataflow id="185" from="StgValue_184" to="y_write_assign" fromId="184" toId="63">
</dataflow>
<dataflow id="187" from="StgValue_186" to="y_write_assign" fromId="186" toId="63">
</dataflow>
<dataflow id="188" from="icmp_ln27" to="inc_3" fromId="33" toId="64">
</dataflow>
<dataflow id="189" from="StgValue_89" to="inc_3" fromId="89" toId="64">
</dataflow>
<dataflow id="190" from="inc" to="inc_3" fromId="23" toId="64">
</dataflow>
<dataflow id="191" from="inc_3" to="store_ln43" fromId="64" toId="65">
</dataflow>
<dataflow id="192" from="i_3" to="store_ln43" fromId="77" toId="65">
</dataflow>
<dataflow id="193" from="y_write_assign" to="ret_ln44" fromId="63" toId="66">
</dataflow>
<dataflow id="194" from="icmp_ln22" to="StgValue_1" fromId="11" toId="1">
</dataflow>
<dataflow id="195" from="icmp_ln27" to="StgValue_8" fromId="33" toId="8">
</dataflow>
<dataflow id="196" from="icmp_ln31" to="StgValue_8" fromId="52" toId="8">
</dataflow>
<dataflow id="197" from="ch_2_load" to="StgValue_8" fromId="25" toId="8">
</dataflow>
</dataflows>


</stg>
