//[File]            : wf_mdp_top.h
//[Revision time]   : Mon Jan  4 19:36:10 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __WF_MDP_TOP_REGS_H__
#define __WF_MDP_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_MDP_TOP CR Definitions
//
//****************************************************************************

#define WF_MDP_TOP_BASE                                        0x820CD000

#define WF_MDP_TOP_DCR0_ADDR                                   (WF_MDP_TOP_BASE + 0x00) // D000
#define WF_MDP_TOP_DCR1_ADDR                                   (WF_MDP_TOP_BASE + 0x04) // D004
#define WF_MDP_TOP_SPCR0_ADDR                                  (WF_MDP_TOP_BASE + 0x08) // D008
#define WF_MDP_TOP_BDR_ADDR                                    (WF_MDP_TOP_BASE + 0xC) // D00C
#define WF_MDP_TOP_VTR0_ADDR                                   (WF_MDP_TOP_BASE + 0x10) // D010
#define WF_MDP_TOP_VTR1_ADDR                                   (WF_MDP_TOP_BASE + 0x14) // D014
#define WF_MDP_TOP_VTR2_ADDR                                   (WF_MDP_TOP_BASE + 0x18) // D018
#define WF_MDP_TOP_VTR3_ADDR                                   (WF_MDP_TOP_BASE + 0x1C) // D01C
#define WF_MDP_TOP_VTR4_ADDR                                   (WF_MDP_TOP_BASE + 0x20) // D020
#define WF_MDP_TOP_VTR5_ADDR                                   (WF_MDP_TOP_BASE + 0x24) // D024
#define WF_MDP_TOP_VTR6_ADDR                                   (WF_MDP_TOP_BASE + 0x28) // D028
#define WF_MDP_TOP_VTR7_ADDR                                   (WF_MDP_TOP_BASE + 0x2C) // D02C
#define WF_MDP_TOP_VTR8_ADDR                                   (WF_MDP_TOP_BASE + 0x30) // D030
#define WF_MDP_TOP_VTR9_ADDR                                   (WF_MDP_TOP_BASE + 0x34) // D034
#define WF_MDP_TOP_VTR10_ADDR                                  (WF_MDP_TOP_BASE + 0x38) // D038
#define WF_MDP_TOP_VTR11_ADDR                                  (WF_MDP_TOP_BASE + 0x3C) // D03C
#define WF_MDP_TOP_VTR18_ADDR                                  (WF_MDP_TOP_BASE + 0x58) // D058
#define WF_MDP_TOP_VTR19_ADDR                                  (WF_MDP_TOP_BASE + 0x5C) // D05C
#define WF_MDP_TOP_VTR20_ADDR                                  (WF_MDP_TOP_BASE + 0x60) // D060
#define WF_MDP_TOP_VTR21_ADDR                                  (WF_MDP_TOP_BASE + 0x64) // D064
#define WF_MDP_TOP_VTR22_ADDR                                  (WF_MDP_TOP_BASE + 0x68) // D068
#define WF_MDP_TOP_VTR23_ADDR                                  (WF_MDP_TOP_BASE + 0x6C) // D06C
#define WF_MDP_TOP_VTR24_ADDR                                  (WF_MDP_TOP_BASE + 0x70) // D070
#define WF_MDP_TOP_VTR25_ADDR                                  (WF_MDP_TOP_BASE + 0x74) // D074
#define WF_MDP_TOP_DB1_BDR_ADDR                                (WF_MDP_TOP_BASE + 0x78) // D078
#define WF_MDP_TOP_ETBLR0_ADDR                                 (WF_MDP_TOP_BASE + 0x80) // D080
#define WF_MDP_TOP_ETBLR1_ADDR                                 (WF_MDP_TOP_BASE + 0x84) // D084
#define WF_MDP_TOP_ETBLR2_ADDR                                 (WF_MDP_TOP_BASE + 0x88) // D088
#define WF_MDP_TOP_ETBLR3_ADDR                                 (WF_MDP_TOP_BASE + 0x8C) // D08C
#define WF_MDP_TOP_RCFR0_ADDR                                  (WF_MDP_TOP_BASE + 0x90) // D090
#define WF_MDP_TOP_RCFR1_ADDR                                  (WF_MDP_TOP_BASE + 0x94) // D094
#define WF_MDP_TOP_RCFR2_ADDR                                  (WF_MDP_TOP_BASE + 0x98) // D098
#define WF_MDP_TOP_RCFR3_ADDR                                  (WF_MDP_TOP_BASE + 0x9C) // D09C
#define WF_MDP_TOP_RCFR4_ADDR                                  (WF_MDP_TOP_BASE + 0xA0) // D0A0
#define WF_MDP_TOP_RCFR5_ADDR                                  (WF_MDP_TOP_BASE + 0xA4) // D0A4
#define WF_MDP_TOP_RCFR9_ADDR                                  (WF_MDP_TOP_BASE + 0xB4) // D0B4
#define WF_MDP_TOP_RDACR_ADDR                                  (WF_MDP_TOP_BASE + 0xC0) // D0C0
#define WF_MDP_TOP_ICFR_ADDR                                   (WF_MDP_TOP_BASE + 0xC4) // D0C4
#define WF_MDP_TOP_TCFR_ADDR                                   (WF_MDP_TOP_BASE + 0xC8) // D0C8
#define WF_MDP_TOP_ADDBA_CR_ADDR                               (WF_MDP_TOP_BASE + 0xCC) // D0CC
#define WF_MDP_TOP_DBG_WDT_CTRL_ADDR                           (WF_MDP_TOP_BASE + 0xD0) // D0D0
#define WF_MDP_TOP_DBG_ERR_IND_ADDR                            (WF_MDP_TOP_BASE + 0xD4) // D0D4
#define WF_MDP_TOP_DBG_ERR_IND_EN_ADDR                         (WF_MDP_TOP_BASE + 0xD8) // D0D8
#define WF_MDP_TOP_DBG_CTRL_ADDR                               (WF_MDP_TOP_BASE + 0xDC) // D0DC
#define WF_MDP_TOP_DB1_DBG_CTRL_ADDR                           (WF_MDP_TOP_BASE + 0xE0) // D0E0
#define WF_MDP_TOP_DBG_CTRL_1_ADDR                             (WF_MDP_TOP_BASE + 0xE4) // D0E4
#define WF_MDP_TOP_DCR2_ADDR                                   (WF_MDP_TOP_BASE + 0xE8) // D0E8
#define WF_MDP_TOP_DBG_RXD_00_ADDR                             (WF_MDP_TOP_BASE + 0x100) // D100
#define WF_MDP_TOP_DBG_RXD_01_ADDR                             (WF_MDP_TOP_BASE + 0x104) // D104
#define WF_MDP_TOP_DBG_RXD_02_ADDR                             (WF_MDP_TOP_BASE + 0x108) // D108
#define WF_MDP_TOP_DBG_RXD_03_ADDR                             (WF_MDP_TOP_BASE + 0x10C) // D10C
#define WF_MDP_TOP_DBG_RDP_RXD_L_ADDR                          (WF_MDP_TOP_BASE + 0x110) // D110
#define WF_MDP_TOP_DBG_RDP_RXD_H_ADDR                          (WF_MDP_TOP_BASE + 0x114) // D114
#define WF_MDP_TOP_DBG_RDP_HDR_L_ADDR                          (WF_MDP_TOP_BASE + 0x118) // D118
#define WF_MDP_TOP_DBG_RDP_HDR_H_ADDR                          (WF_MDP_TOP_BASE + 0x11C) // D11C
#define WF_MDP_TOP_DBG_RDP_LEN_ADDR                            (WF_MDP_TOP_BASE + 0x120) // D120
#define WF_MDP_TOP_DBG_TDP_INFO_L_ADDR                         (WF_MDP_TOP_BASE + 0x124) // D124
#define WF_MDP_TOP_DBG_TDP_INFO_H_ADDR                         (WF_MDP_TOP_BASE + 0x128) // D128
#define WF_MDP_TOP_DBG_TDP_LEN_ADDR                            (WF_MDP_TOP_BASE + 0x12C) // D12C
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_L_ADDR                     (WF_MDP_TOP_BASE + 0x130) // D130
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_H_ADDR                     (WF_MDP_TOP_BASE + 0x134) // D134
#define WF_MDP_TOP_DB1_DBG_TDP_LEN_ADDR                        (WF_MDP_TOP_BASE + 0x138) // D138
#define WF_MDP_TOP_DBG_FID_01_ADDR                             (WF_MDP_TOP_BASE + 0x140) // D140
#define WF_MDP_TOP_DBG_FID_02_ADDR                             (WF_MDP_TOP_BASE + 0x144) // D144
#define WF_MDP_TOP_DBG_FID_03_ADDR                             (WF_MDP_TOP_BASE + 0x148) // D148
#define WF_MDP_TOP_DBG_IOC_ADDR                                (WF_MDP_TOP_BASE + 0x14C) // D14C
#define WF_MDP_TOP_DBG_FID_04_ADDR                             (WF_MDP_TOP_BASE + 0x150) // D150
#define WF_MDP_TOP_DBG_FID_05_ADDR                             (WF_MDP_TOP_BASE + 0x154) // D154
#define WF_MDP_TOP_DBG_CS_00_ADDR                              (WF_MDP_TOP_BASE + 0x160) // D160
#define WF_MDP_TOP_DBG_CS_01_ADDR                              (WF_MDP_TOP_BASE + 0x164) // D164
#define WF_MDP_TOP_DBG_CS_02_ADDR                              (WF_MDP_TOP_BASE + 0x168) // D168
#define WF_MDP_TOP_DBG_CS_03_ADDR                              (WF_MDP_TOP_BASE + 0x16C) // D16C
#define WF_MDP_TOP_DBG_CS_04_ADDR                              (WF_MDP_TOP_BASE + 0x170) // D170
#define WF_MDP_TOP_IOC_CTL_ADDR                                (WF_MDP_TOP_BASE + 0x18C) // D18C
#define WF_MDP_TOP_DB1_RCFR0_ADDR                              (WF_MDP_TOP_BASE + 0x190) // D190
#define WF_MDP_TOP_DB1_RCFR1_ADDR                              (WF_MDP_TOP_BASE + 0x194) // D194
#define WF_MDP_TOP_DB1_RCFR2_ADDR                              (WF_MDP_TOP_BASE + 0x198) // D198
#define WF_MDP_TOP_DB1_RCFR3_ADDR                              (WF_MDP_TOP_BASE + 0x19C) // D19C
#define WF_MDP_TOP_DB1_RCFR4_ADDR                              (WF_MDP_TOP_BASE + 0x1A0) // D1A0
#define WF_MDP_TOP_DB1_RCFR5_ADDR                              (WF_MDP_TOP_BASE + 0x1A4) // D1A4
#define WF_MDP_TOP_DB1_RCFR9_ADDR                              (WF_MDP_TOP_BASE + 0x1B4) // D1B4
#define WF_MDP_TOP_DB1_RDACR_ADDR                              (WF_MDP_TOP_BASE + 0x1C0) // D1C0
#define WF_MDP_TOP_DB1_ICFR_ADDR                               (WF_MDP_TOP_BASE + 0x1C4) // D1C4
#define WF_MDP_TOP_DB1_TCFR_ADDR                               (WF_MDP_TOP_BASE + 0x1C8) // D1C8




/* =====================================================================================

  ---DCR0 (0x820CD000 + 0x00)---

    DCR0_RSV1[7..0]              - (RW) Reserved
    VLAN2ETH_OFST[10..8]         - (RW)  xxx
    DCR0_RSV2[12..11]            - (RW) Reserved
    DCR0_RSV3[13]                - (RW) Reserved
    RFB_PF_FIELD_LASTSF_MODE[14] - (RW) RX status (RFB) Payload Format Field present last sub-frame mode
                                     1'b0: Payload Format field is 2'b11 (the first sub-frame of an AMSDU), when the AMSDU only has one sub-MSDU
                                     1'b1: Payload Format field is 2'b01 (the final sub-frame of an AMSDU), when the AMSDU only has one sub-MSDU
    DAMSDU_EN[15]                - (RW) Enables AMSDU de-aggregation
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    HW_AMS_SAF_MODE[16]          - (RW) enable Store-And-Forward mode
                                     1'b0: Only Cut-through
                                     1'b1: support Store-And-Forward
    RHTR_AMS_VLAN_EN[17]         - (RW) RX header translaiton supports AMSDU with VLAN.
                                     0: Disable RX header translation if AMSDU is with VLAN
                                     1: Enable RX header translation if AMSDU is with VLAN
    RX_HDR_TRANS_CHK_BSSID[18]   - (RW) Enables RX HDRT BSSID check
                                     0: No need to check BSSID field of frames (meeting RX translation rule) (default)
                                     1: Only when BSSID of frames (meeting RX translation rule) matches own BSSID will RX header translation be performed.
    RX_HDR_TRANS_EN[19]          - (RW) Enables RX header translation
                                     0: Disable HW header translation
                                     1: Enable HW header translation (default)
    PCP_EQ_TID[20]               - (RW) Selects RX PCP
                                     0: RX header translation uses firmware assigned VLAN TCI.PCP.
                                     1: RX header translation uses QoS_TID as VLAN TCI.PCP.
    RX_INS_VLAN[21]              - (RW) RX inserts VLAN
                                     0: RX header translation does not insert new VLAN field.
                                     1: RX header translation will insert new VLAN field if BSSID is matched.
    RX_RM_VLAN[22]               - (RW) RX removes VLAN
                                     0: RX header translation does not remove original VLAN field.
                                     1: RX header translation will remove original VLAN field.
    RX_HDR_TRANS_MODE[23]        - (RW) Selects RX header translation mode
                                     0: 802.11 to 802.3/ethernet
                                     1: 802.11 QoS data to 802.11 non-QoS data. The translation will remove QoS control field and HT control field.
    ETBL_EN[31..24]              - (RW) Ether-type black-list entry enable control
                                     bit[24]: Control ETBLR0.ETBL0
                                     bit[25]: Control ETBLR0.ETBL1
                                     bit[26]: Control ETBLR1.ETBL2
                                     bit[27]: Control ETBLR1.ETBL3
                                     bit[28]: Control ETBLR2.ETBL4
                                     bit[29]: Control ETBLR2.ETBL5
                                     bit[30]: Control ETBLR3.ETBL6
                                     bit[31]: Control ETBLR3.ETBL7
                                     0: Disable related ETBLn
                                     1: Enable related ETBLn

 =====================================================================================*/
#define WF_MDP_TOP_DCR0_ETBL_EN_ADDR                           WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_ETBL_EN_MASK                           0xFF000000                // ETBL_EN[31..24]
#define WF_MDP_TOP_DCR0_ETBL_EN_SHFT                           24
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_MODE_ADDR                 WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_MODE_MASK                 0x00800000                // RX_HDR_TRANS_MODE[23]
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_MODE_SHFT                 23
#define WF_MDP_TOP_DCR0_RX_RM_VLAN_ADDR                        WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_RX_RM_VLAN_MASK                        0x00400000                // RX_RM_VLAN[22]
#define WF_MDP_TOP_DCR0_RX_RM_VLAN_SHFT                        22
#define WF_MDP_TOP_DCR0_RX_INS_VLAN_ADDR                       WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_RX_INS_VLAN_MASK                       0x00200000                // RX_INS_VLAN[21]
#define WF_MDP_TOP_DCR0_RX_INS_VLAN_SHFT                       21
#define WF_MDP_TOP_DCR0_PCP_EQ_TID_ADDR                        WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_PCP_EQ_TID_MASK                        0x00100000                // PCP_EQ_TID[20]
#define WF_MDP_TOP_DCR0_PCP_EQ_TID_SHFT                        20
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_EN_ADDR                   WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_EN_MASK                   0x00080000                // RX_HDR_TRANS_EN[19]
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_EN_SHFT                   19
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_CHK_BSSID_ADDR            WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_CHK_BSSID_MASK            0x00040000                // RX_HDR_TRANS_CHK_BSSID[18]
#define WF_MDP_TOP_DCR0_RX_HDR_TRANS_CHK_BSSID_SHFT            18
#define WF_MDP_TOP_DCR0_RHTR_AMS_VLAN_EN_ADDR                  WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_RHTR_AMS_VLAN_EN_MASK                  0x00020000                // RHTR_AMS_VLAN_EN[17]
#define WF_MDP_TOP_DCR0_RHTR_AMS_VLAN_EN_SHFT                  17
#define WF_MDP_TOP_DCR0_HW_AMS_SAF_MODE_ADDR                   WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_HW_AMS_SAF_MODE_MASK                   0x00010000                // HW_AMS_SAF_MODE[16]
#define WF_MDP_TOP_DCR0_HW_AMS_SAF_MODE_SHFT                   16
#define WF_MDP_TOP_DCR0_DAMSDU_EN_ADDR                         WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_DAMSDU_EN_MASK                         0x00008000                // DAMSDU_EN[15]
#define WF_MDP_TOP_DCR0_DAMSDU_EN_SHFT                         15
#define WF_MDP_TOP_DCR0_RFB_PF_FIELD_LASTSF_MODE_ADDR          WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_RFB_PF_FIELD_LASTSF_MODE_MASK          0x00004000                // RFB_PF_FIELD_LASTSF_MODE[14]
#define WF_MDP_TOP_DCR0_RFB_PF_FIELD_LASTSF_MODE_SHFT          14
#define WF_MDP_TOP_DCR0_DCR0_RSV3_ADDR                         WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_DCR0_RSV3_MASK                         0x00002000                // DCR0_RSV3[13]
#define WF_MDP_TOP_DCR0_DCR0_RSV3_SHFT                         13
#define WF_MDP_TOP_DCR0_DCR0_RSV2_ADDR                         WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_DCR0_RSV2_MASK                         0x00001800                // DCR0_RSV2[12..11]
#define WF_MDP_TOP_DCR0_DCR0_RSV2_SHFT                         11
#define WF_MDP_TOP_DCR0_VLAN2ETH_OFST_ADDR                     WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_VLAN2ETH_OFST_MASK                     0x00000700                // VLAN2ETH_OFST[10..8]
#define WF_MDP_TOP_DCR0_VLAN2ETH_OFST_SHFT                     8
#define WF_MDP_TOP_DCR0_DCR0_RSV1_ADDR                         WF_MDP_TOP_DCR0_ADDR
#define WF_MDP_TOP_DCR0_DCR0_RSV1_MASK                         0x000000FF                // DCR0_RSV1[7..0]
#define WF_MDP_TOP_DCR0_DCR0_RSV1_SHFT                         0

/* =====================================================================================

  ---DCR1 (0x820CD000 + 0x04)---

    CG_SW_CTL[0]                 - (RW) Clock enable software control
                                     0 : Software clock gate
                                     1 : Software clock ungate
    RESERVED1[2..1]              - (RO) Reserved bits
    MAX_RX_DDWLEN[15..3]         - (RW) Max RX Length to host, unit by DDW(8 byte)
                                     default: 0x600 = 12288 byte
    DCR1_RSV1[30..16]            - (RW) Reserved
    PSE_DIF_WRDY_EN[31]          - (RW) RX/VEC DMAs WIFI-PSE interface option
                                     Selects RX and VEC DMAs WF_PSE interface write-data ready control scheme.
                                     1'b0: Disable write-data ready control
                                     1'b1: Enable write-data ready control
                                     (Used for RX/VEC DMA only)

 =====================================================================================*/
#define WF_MDP_TOP_DCR1_PSE_DIF_WRDY_EN_ADDR                   WF_MDP_TOP_DCR1_ADDR
#define WF_MDP_TOP_DCR1_PSE_DIF_WRDY_EN_MASK                   0x80000000                // PSE_DIF_WRDY_EN[31]
#define WF_MDP_TOP_DCR1_PSE_DIF_WRDY_EN_SHFT                   31
#define WF_MDP_TOP_DCR1_DCR1_RSV1_ADDR                         WF_MDP_TOP_DCR1_ADDR
#define WF_MDP_TOP_DCR1_DCR1_RSV1_MASK                         0x7FFF0000                // DCR1_RSV1[30..16]
#define WF_MDP_TOP_DCR1_DCR1_RSV1_SHFT                         16
#define WF_MDP_TOP_DCR1_MAX_RX_DDWLEN_ADDR                     WF_MDP_TOP_DCR1_ADDR
#define WF_MDP_TOP_DCR1_MAX_RX_DDWLEN_MASK                     0x0000FFF8                // MAX_RX_DDWLEN[15..3]
#define WF_MDP_TOP_DCR1_MAX_RX_DDWLEN_SHFT                     3
#define WF_MDP_TOP_DCR1_CG_SW_CTL_ADDR                         WF_MDP_TOP_DCR1_ADDR
#define WF_MDP_TOP_DCR1_CG_SW_CTL_MASK                         0x00000001                // CG_SW_CTL[0]
#define WF_MDP_TOP_DCR1_CG_SW_CTL_SHFT                         0

/* =====================================================================================

  ---SPCR0 (0x820CD000 + 0x08)---

    SPCR_DF1[15..0]              - (RW) Default 1 control registers
    SPCR_DF0[31..16]             - (RW) Default 0 control registers

 =====================================================================================*/
#define WF_MDP_TOP_SPCR0_SPCR_DF0_ADDR                         WF_MDP_TOP_SPCR0_ADDR
#define WF_MDP_TOP_SPCR0_SPCR_DF0_MASK                         0xFFFF0000                // SPCR_DF0[31..16]
#define WF_MDP_TOP_SPCR0_SPCR_DF0_SHFT                         16
#define WF_MDP_TOP_SPCR0_SPCR_DF1_ADDR                         WF_MDP_TOP_SPCR0_ADDR
#define WF_MDP_TOP_SPCR0_SPCR_DF1_MASK                         0x0000FFFF                // SPCR_DF1[15..0]
#define WF_MDP_TOP_SPCR0_SPCR_DF1_SHFT                         0

/* =====================================================================================

  ---BDR (0x820CD000 + 0xC)---

    BSSID00_DAMSDU_EN[0]         - (RW) Enables AMSDU de-aggregation for BSSID00
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID01_DAMSDU_EN[1]         - (RW) Enables AMSDU de-aggregation for BSSID01
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID02_DAMSDU_EN[2]         - (RW) Enables AMSDU de-aggregation for BSSID02
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID03_DAMSDU_EN[3]         - (RW) Enables AMSDU de-aggregation for BSSID03
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BDR_RSV1[16..4]              - (RW) Reserved
    BSSID11_DAMSDU_EN[17]        - (RW) Enables AMSDU de-aggregation for BSSID11
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID12_DAMSDU_EN[18]        - (RW) Enables AMSDU de-aggregation for BSSID12
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID13_DAMSDU_EN[19]        - (RW) Enables AMSDU de-aggregation for BSSID13
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID14_DAMSDU_EN[20]        - (RW) Enables AMSDU de-aggregation for BSSID14
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID15_DAMSDU_EN[21]        - (RW) Enables AMSDU de-aggregation for BSSID15
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID16_DAMSDU_EN[22]        - (RW) Enables AMSDU de-aggregation for BSSID16
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID17_DAMSDU_EN[23]        - (RW) Enables AMSDU de-aggregation for BSSID17
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID18_DAMSDU_EN[24]        - (RW) Enables AMSDU de-aggregation for BSSID18
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID19_DAMSDU_EN[25]        - (RW) Enables AMSDU de-aggregation for BSSID19
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID1A_DAMSDU_EN[26]        - (RW) Enables AMSDU de-aggregation for BSSID1A
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID1B_DAMSDU_EN[27]        - (RW) Enables AMSDU de-aggregation for BSSID1B
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID1C_DAMSDU_EN[28]        - (RW) Enables AMSDU de-aggregation for BSSID1C
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID1D_DAMSDU_EN[29]        - (RW) Enables AMSDU de-aggregation for BSSID1D
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID1E_DAMSDU_EN[30]        - (RW) Enables AMSDU de-aggregation for BSSID1E
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    BSSID1F_DAMSDU_EN[31]        - (RW) Enables AMSDU de-aggregation for BSSID1F
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation

 =====================================================================================*/
#define WF_MDP_TOP_BDR_BSSID1F_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID1F_DAMSDU_EN_MASK                  0x80000000                // BSSID1F_DAMSDU_EN[31]
#define WF_MDP_TOP_BDR_BSSID1F_DAMSDU_EN_SHFT                  31
#define WF_MDP_TOP_BDR_BSSID1E_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID1E_DAMSDU_EN_MASK                  0x40000000                // BSSID1E_DAMSDU_EN[30]
#define WF_MDP_TOP_BDR_BSSID1E_DAMSDU_EN_SHFT                  30
#define WF_MDP_TOP_BDR_BSSID1D_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID1D_DAMSDU_EN_MASK                  0x20000000                // BSSID1D_DAMSDU_EN[29]
#define WF_MDP_TOP_BDR_BSSID1D_DAMSDU_EN_SHFT                  29
#define WF_MDP_TOP_BDR_BSSID1C_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID1C_DAMSDU_EN_MASK                  0x10000000                // BSSID1C_DAMSDU_EN[28]
#define WF_MDP_TOP_BDR_BSSID1C_DAMSDU_EN_SHFT                  28
#define WF_MDP_TOP_BDR_BSSID1B_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID1B_DAMSDU_EN_MASK                  0x08000000                // BSSID1B_DAMSDU_EN[27]
#define WF_MDP_TOP_BDR_BSSID1B_DAMSDU_EN_SHFT                  27
#define WF_MDP_TOP_BDR_BSSID1A_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID1A_DAMSDU_EN_MASK                  0x04000000                // BSSID1A_DAMSDU_EN[26]
#define WF_MDP_TOP_BDR_BSSID1A_DAMSDU_EN_SHFT                  26
#define WF_MDP_TOP_BDR_BSSID19_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID19_DAMSDU_EN_MASK                  0x02000000                // BSSID19_DAMSDU_EN[25]
#define WF_MDP_TOP_BDR_BSSID19_DAMSDU_EN_SHFT                  25
#define WF_MDP_TOP_BDR_BSSID18_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID18_DAMSDU_EN_MASK                  0x01000000                // BSSID18_DAMSDU_EN[24]
#define WF_MDP_TOP_BDR_BSSID18_DAMSDU_EN_SHFT                  24
#define WF_MDP_TOP_BDR_BSSID17_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID17_DAMSDU_EN_MASK                  0x00800000                // BSSID17_DAMSDU_EN[23]
#define WF_MDP_TOP_BDR_BSSID17_DAMSDU_EN_SHFT                  23
#define WF_MDP_TOP_BDR_BSSID16_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID16_DAMSDU_EN_MASK                  0x00400000                // BSSID16_DAMSDU_EN[22]
#define WF_MDP_TOP_BDR_BSSID16_DAMSDU_EN_SHFT                  22
#define WF_MDP_TOP_BDR_BSSID15_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID15_DAMSDU_EN_MASK                  0x00200000                // BSSID15_DAMSDU_EN[21]
#define WF_MDP_TOP_BDR_BSSID15_DAMSDU_EN_SHFT                  21
#define WF_MDP_TOP_BDR_BSSID14_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID14_DAMSDU_EN_MASK                  0x00100000                // BSSID14_DAMSDU_EN[20]
#define WF_MDP_TOP_BDR_BSSID14_DAMSDU_EN_SHFT                  20
#define WF_MDP_TOP_BDR_BSSID13_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID13_DAMSDU_EN_MASK                  0x00080000                // BSSID13_DAMSDU_EN[19]
#define WF_MDP_TOP_BDR_BSSID13_DAMSDU_EN_SHFT                  19
#define WF_MDP_TOP_BDR_BSSID12_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID12_DAMSDU_EN_MASK                  0x00040000                // BSSID12_DAMSDU_EN[18]
#define WF_MDP_TOP_BDR_BSSID12_DAMSDU_EN_SHFT                  18
#define WF_MDP_TOP_BDR_BSSID11_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID11_DAMSDU_EN_MASK                  0x00020000                // BSSID11_DAMSDU_EN[17]
#define WF_MDP_TOP_BDR_BSSID11_DAMSDU_EN_SHFT                  17
#define WF_MDP_TOP_BDR_BDR_RSV1_ADDR                           WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BDR_RSV1_MASK                           0x0001FFF0                // BDR_RSV1[16..4]
#define WF_MDP_TOP_BDR_BDR_RSV1_SHFT                           4
#define WF_MDP_TOP_BDR_BSSID03_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID03_DAMSDU_EN_MASK                  0x00000008                // BSSID03_DAMSDU_EN[3]
#define WF_MDP_TOP_BDR_BSSID03_DAMSDU_EN_SHFT                  3
#define WF_MDP_TOP_BDR_BSSID02_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID02_DAMSDU_EN_MASK                  0x00000004                // BSSID02_DAMSDU_EN[2]
#define WF_MDP_TOP_BDR_BSSID02_DAMSDU_EN_SHFT                  2
#define WF_MDP_TOP_BDR_BSSID01_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID01_DAMSDU_EN_MASK                  0x00000002                // BSSID01_DAMSDU_EN[1]
#define WF_MDP_TOP_BDR_BSSID01_DAMSDU_EN_SHFT                  1
#define WF_MDP_TOP_BDR_BSSID00_DAMSDU_EN_ADDR                  WF_MDP_TOP_BDR_ADDR
#define WF_MDP_TOP_BDR_BSSID00_DAMSDU_EN_MASK                  0x00000001                // BSSID00_DAMSDU_EN[0]
#define WF_MDP_TOP_BDR_BSSID00_DAMSDU_EN_SHFT                  0

/* =====================================================================================

  ---VTR0 (0x820CD000 + 0x10)---

    BSSID00_TCI[15..0]           - (RW) VLAN TCI field for BSSID00
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID01_TCI[31..16]          - (RW) VLAN TCI field for BSSID01
                                     Bit[31:29]: Firmware assigned PCP
                                     Bit[28]: Firmware assigned CFI
                                     Bit[27:16]: Firmware assigned VID
                                     If VID is 0, do not attach VLAN field. If VID is not 0,  attached VLAN field.
                                     (Used for RX VLAN insertion)

 =====================================================================================*/
#define WF_MDP_TOP_VTR0_BSSID01_TCI_ADDR                       WF_MDP_TOP_VTR0_ADDR
#define WF_MDP_TOP_VTR0_BSSID01_TCI_MASK                       0xFFFF0000                // BSSID01_TCI[31..16]
#define WF_MDP_TOP_VTR0_BSSID01_TCI_SHFT                       16
#define WF_MDP_TOP_VTR0_BSSID00_TCI_ADDR                       WF_MDP_TOP_VTR0_ADDR
#define WF_MDP_TOP_VTR0_BSSID00_TCI_MASK                       0x0000FFFF                // BSSID00_TCI[15..0]
#define WF_MDP_TOP_VTR0_BSSID00_TCI_SHFT                       0

/* =====================================================================================

  ---VTR1 (0x820CD000 + 0x14)---

    BSSID02_TCI[15..0]           - (RW) VLAN TCI field for BSSID02
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID03_TCI[31..16]          - (RW) VLAN TCI field for BSSID03
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR1_BSSID03_TCI_ADDR                       WF_MDP_TOP_VTR1_ADDR
#define WF_MDP_TOP_VTR1_BSSID03_TCI_MASK                       0xFFFF0000                // BSSID03_TCI[31..16]
#define WF_MDP_TOP_VTR1_BSSID03_TCI_SHFT                       16
#define WF_MDP_TOP_VTR1_BSSID02_TCI_ADDR                       WF_MDP_TOP_VTR1_ADDR
#define WF_MDP_TOP_VTR1_BSSID02_TCI_MASK                       0x0000FFFF                // BSSID02_TCI[15..0]
#define WF_MDP_TOP_VTR1_BSSID02_TCI_SHFT                       0

/* =====================================================================================

  ---VTR2 (0x820CD000 + 0x18)---

    Reserved3[15..0]             - (RW) Reserved
    BSSID11_TCI[31..16]          - (RW) VLAN TCI field for BSSID11 (InfraAP Extend BSSID11)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR2_BSSID11_TCI_ADDR                       WF_MDP_TOP_VTR2_ADDR
#define WF_MDP_TOP_VTR2_BSSID11_TCI_MASK                       0xFFFF0000                // BSSID11_TCI[31..16]
#define WF_MDP_TOP_VTR2_BSSID11_TCI_SHFT                       16
#define WF_MDP_TOP_VTR2_Reserved3_ADDR                         WF_MDP_TOP_VTR2_ADDR
#define WF_MDP_TOP_VTR2_Reserved3_MASK                         0x0000FFFF                // Reserved3[15..0]
#define WF_MDP_TOP_VTR2_Reserved3_SHFT                         0

/* =====================================================================================

  ---VTR3 (0x820CD000 + 0x1C)---

    BSSID12_TCI[15..0]           - (RW) VLAN TCI field for BSSID12 (InfraAP Extend BSSID12)
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID13_TCI[31..16]          - (RW) VLAN TCI field for BSSID13 (InfraAP Extend BSSID13)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR3_BSSID13_TCI_ADDR                       WF_MDP_TOP_VTR3_ADDR
#define WF_MDP_TOP_VTR3_BSSID13_TCI_MASK                       0xFFFF0000                // BSSID13_TCI[31..16]
#define WF_MDP_TOP_VTR3_BSSID13_TCI_SHFT                       16
#define WF_MDP_TOP_VTR3_BSSID12_TCI_ADDR                       WF_MDP_TOP_VTR3_ADDR
#define WF_MDP_TOP_VTR3_BSSID12_TCI_MASK                       0x0000FFFF                // BSSID12_TCI[15..0]
#define WF_MDP_TOP_VTR3_BSSID12_TCI_SHFT                       0

/* =====================================================================================

  ---VTR4 (0x820CD000 + 0x20)---

    BSSID14_TCI[15..0]           - (RW) VLAN TCI field for BSSID14 (InfraAP Extend BSSID14)
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID15_TCI[31..16]          - (RW) VLAN TCI field for BSSID15 (InfraAP Extend BSSID15)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR4_BSSID15_TCI_ADDR                       WF_MDP_TOP_VTR4_ADDR
#define WF_MDP_TOP_VTR4_BSSID15_TCI_MASK                       0xFFFF0000                // BSSID15_TCI[31..16]
#define WF_MDP_TOP_VTR4_BSSID15_TCI_SHFT                       16
#define WF_MDP_TOP_VTR4_BSSID14_TCI_ADDR                       WF_MDP_TOP_VTR4_ADDR
#define WF_MDP_TOP_VTR4_BSSID14_TCI_MASK                       0x0000FFFF                // BSSID14_TCI[15..0]
#define WF_MDP_TOP_VTR4_BSSID14_TCI_SHFT                       0

/* =====================================================================================

  ---VTR5 (0x820CD000 + 0x24)---

    BSSID16_TCI[15..0]           - (RW) VLAN TCI field for BSSID16 (InfraAP Extend BSSID16)
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID17_TCI[31..16]          - (RW) VLAN TCI field for BSSID17 (InfraAP Extend BSSID17)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR5_BSSID17_TCI_ADDR                       WF_MDP_TOP_VTR5_ADDR
#define WF_MDP_TOP_VTR5_BSSID17_TCI_MASK                       0xFFFF0000                // BSSID17_TCI[31..16]
#define WF_MDP_TOP_VTR5_BSSID17_TCI_SHFT                       16
#define WF_MDP_TOP_VTR5_BSSID16_TCI_ADDR                       WF_MDP_TOP_VTR5_ADDR
#define WF_MDP_TOP_VTR5_BSSID16_TCI_MASK                       0x0000FFFF                // BSSID16_TCI[15..0]
#define WF_MDP_TOP_VTR5_BSSID16_TCI_SHFT                       0

/* =====================================================================================

  ---VTR6 (0x820CD000 + 0x28)---

    BSSID18_TCI[15..0]           - (RW) VLAN TCI field for BSSID18 (InfraAP Extend BSSID18)
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID19_TCI[31..16]          - (RW) VLAN TCI field for BSSID19 (InfraAP Extend BSSID19)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR6_BSSID19_TCI_ADDR                       WF_MDP_TOP_VTR6_ADDR
#define WF_MDP_TOP_VTR6_BSSID19_TCI_MASK                       0xFFFF0000                // BSSID19_TCI[31..16]
#define WF_MDP_TOP_VTR6_BSSID19_TCI_SHFT                       16
#define WF_MDP_TOP_VTR6_BSSID18_TCI_ADDR                       WF_MDP_TOP_VTR6_ADDR
#define WF_MDP_TOP_VTR6_BSSID18_TCI_MASK                       0x0000FFFF                // BSSID18_TCI[15..0]
#define WF_MDP_TOP_VTR6_BSSID18_TCI_SHFT                       0

/* =====================================================================================

  ---VTR7 (0x820CD000 + 0x2C)---

    BSSID1A_TCI[15..0]           - (RW) VLAN TCI field for BSSID1A (InfraAP Extend BSSID1A)
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID1B_TCI[31..16]          - (RW) VLAN TCI field for BSSID1B (InfraAP Extend BSSID1B)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR7_BSSID1B_TCI_ADDR                       WF_MDP_TOP_VTR7_ADDR
#define WF_MDP_TOP_VTR7_BSSID1B_TCI_MASK                       0xFFFF0000                // BSSID1B_TCI[31..16]
#define WF_MDP_TOP_VTR7_BSSID1B_TCI_SHFT                       16
#define WF_MDP_TOP_VTR7_BSSID1A_TCI_ADDR                       WF_MDP_TOP_VTR7_ADDR
#define WF_MDP_TOP_VTR7_BSSID1A_TCI_MASK                       0x0000FFFF                // BSSID1A_TCI[15..0]
#define WF_MDP_TOP_VTR7_BSSID1A_TCI_SHFT                       0

/* =====================================================================================

  ---VTR8 (0x820CD000 + 0x30)---

    BSSID1C_TCI[15..0]           - (RW) VLAN TCI field for BSSID1C (InfraAP Extend BSSID1C)
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID1D_TCI[31..16]          - (RW) VLAN TCI field for BSSID1D (InfraAP Extend BSSID1D)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR8_BSSID1D_TCI_ADDR                       WF_MDP_TOP_VTR8_ADDR
#define WF_MDP_TOP_VTR8_BSSID1D_TCI_MASK                       0xFFFF0000                // BSSID1D_TCI[31..16]
#define WF_MDP_TOP_VTR8_BSSID1D_TCI_SHFT                       16
#define WF_MDP_TOP_VTR8_BSSID1C_TCI_ADDR                       WF_MDP_TOP_VTR8_ADDR
#define WF_MDP_TOP_VTR8_BSSID1C_TCI_MASK                       0x0000FFFF                // BSSID1C_TCI[15..0]
#define WF_MDP_TOP_VTR8_BSSID1C_TCI_SHFT                       0

/* =====================================================================================

  ---VTR9 (0x820CD000 + 0x34)---

    BSSID1E_TCI[15..0]           - (RW) VLAN TCI field for BSSID1E (InfraAP Extend BSSID1E)
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    BSSID1F_TCI[31..16]          - (RW) VLAN TCI field for BSSID1F (InfraAP Extend BSSID1F)
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR9_BSSID1F_TCI_ADDR                       WF_MDP_TOP_VTR9_ADDR
#define WF_MDP_TOP_VTR9_BSSID1F_TCI_MASK                       0xFFFF0000                // BSSID1F_TCI[31..16]
#define WF_MDP_TOP_VTR9_BSSID1F_TCI_SHFT                       16
#define WF_MDP_TOP_VTR9_BSSID1E_TCI_ADDR                       WF_MDP_TOP_VTR9_ADDR
#define WF_MDP_TOP_VTR9_BSSID1E_TCI_MASK                       0x0000FFFF                // BSSID1E_TCI[15..0]
#define WF_MDP_TOP_VTR9_BSSID1E_TCI_SHFT                       0

/* =====================================================================================

  ---VTR10 (0x820CD000 + 0x38)---

    DB1_BSSID00_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID00
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    DB1_BSSID01_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID01
                                     Bit[31:29]: Firmware assigned PCP
                                     Bit[28]: Firmware assigned CFI
                                     Bit[27:16]: Firmware assigned VID
                                     If VID is 0, do not attach VLAN field. If VID is not 0,  attached VLAN field.
                                     (Used for RX VLAN insertion)

 =====================================================================================*/
#define WF_MDP_TOP_VTR10_DB1_BSSID01_TCI_ADDR                  WF_MDP_TOP_VTR10_ADDR
#define WF_MDP_TOP_VTR10_DB1_BSSID01_TCI_MASK                  0xFFFF0000                // DB1_BSSID01_TCI[31..16]
#define WF_MDP_TOP_VTR10_DB1_BSSID01_TCI_SHFT                  16
#define WF_MDP_TOP_VTR10_DB1_BSSID00_TCI_ADDR                  WF_MDP_TOP_VTR10_ADDR
#define WF_MDP_TOP_VTR10_DB1_BSSID00_TCI_MASK                  0x0000FFFF                // DB1_BSSID00_TCI[15..0]
#define WF_MDP_TOP_VTR10_DB1_BSSID00_TCI_SHFT                  0

/* =====================================================================================

  ---VTR11 (0x820CD000 + 0x3C)---

    DB1_BSSID02_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID02
                                     The bit definition is the same as VTR0.BSSID01_TCI.
    DB1_BSSID03_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID03
                                     The bit definition is the same as VTR0.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR11_DB1_BSSID03_TCI_ADDR                  WF_MDP_TOP_VTR11_ADDR
#define WF_MDP_TOP_VTR11_DB1_BSSID03_TCI_MASK                  0xFFFF0000                // DB1_BSSID03_TCI[31..16]
#define WF_MDP_TOP_VTR11_DB1_BSSID03_TCI_SHFT                  16
#define WF_MDP_TOP_VTR11_DB1_BSSID02_TCI_ADDR                  WF_MDP_TOP_VTR11_ADDR
#define WF_MDP_TOP_VTR11_DB1_BSSID02_TCI_MASK                  0x0000FFFF                // DB1_BSSID02_TCI[15..0]
#define WF_MDP_TOP_VTR11_DB1_BSSID02_TCI_SHFT                  0

/* =====================================================================================

  ---VTR18 (0x820CD000 + 0x58)---

    Reserved4[15..0]             - (RW) Reserved
    DB1_BSSID11_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID11 (InfraAP Extend BSSID11)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR18_DB1_BSSID11_TCI_ADDR                  WF_MDP_TOP_VTR18_ADDR
#define WF_MDP_TOP_VTR18_DB1_BSSID11_TCI_MASK                  0xFFFF0000                // DB1_BSSID11_TCI[31..16]
#define WF_MDP_TOP_VTR18_DB1_BSSID11_TCI_SHFT                  16
#define WF_MDP_TOP_VTR18_Reserved4_ADDR                        WF_MDP_TOP_VTR18_ADDR
#define WF_MDP_TOP_VTR18_Reserved4_MASK                        0x0000FFFF                // Reserved4[15..0]
#define WF_MDP_TOP_VTR18_Reserved4_SHFT                        0

/* =====================================================================================

  ---VTR19 (0x820CD000 + 0x5C)---

    DB1_BSSID12_TCI[15..0]       - (RW) VLAN TCI field for band 1  BSSID12 (InfraAP Extend BSSID12)
                                     The bit definition is the same as VTR10.BSSID01_TCI.
    DB1_BSSID13_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID13 (InfraAP Extend BSSID13)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR19_DB1_BSSID13_TCI_ADDR                  WF_MDP_TOP_VTR19_ADDR
#define WF_MDP_TOP_VTR19_DB1_BSSID13_TCI_MASK                  0xFFFF0000                // DB1_BSSID13_TCI[31..16]
#define WF_MDP_TOP_VTR19_DB1_BSSID13_TCI_SHFT                  16
#define WF_MDP_TOP_VTR19_DB1_BSSID12_TCI_ADDR                  WF_MDP_TOP_VTR19_ADDR
#define WF_MDP_TOP_VTR19_DB1_BSSID12_TCI_MASK                  0x0000FFFF                // DB1_BSSID12_TCI[15..0]
#define WF_MDP_TOP_VTR19_DB1_BSSID12_TCI_SHFT                  0

/* =====================================================================================

  ---VTR20 (0x820CD000 + 0x60)---

    DB1_BSSID14_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID14 (InfraAP Extend BSSID14)
                                     The bit definition is the same as VTR10.BSSID01_TCI.
    DB1_BSSID15_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID15 (InfraAP Extend BSSID15)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR20_DB1_BSSID15_TCI_ADDR                  WF_MDP_TOP_VTR20_ADDR
#define WF_MDP_TOP_VTR20_DB1_BSSID15_TCI_MASK                  0xFFFF0000                // DB1_BSSID15_TCI[31..16]
#define WF_MDP_TOP_VTR20_DB1_BSSID15_TCI_SHFT                  16
#define WF_MDP_TOP_VTR20_DB1_BSSID14_TCI_ADDR                  WF_MDP_TOP_VTR20_ADDR
#define WF_MDP_TOP_VTR20_DB1_BSSID14_TCI_MASK                  0x0000FFFF                // DB1_BSSID14_TCI[15..0]
#define WF_MDP_TOP_VTR20_DB1_BSSID14_TCI_SHFT                  0

/* =====================================================================================

  ---VTR21 (0x820CD000 + 0x64)---

    DB1_BSSID16_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID16 (InfraAP Extend BSSID16)
                                     The bit definition is the same as VTR10.BSSID01_TCI.
    DB1_BSSID17_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID17 (InfraAP Extend BSSID17)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR21_DB1_BSSID17_TCI_ADDR                  WF_MDP_TOP_VTR21_ADDR
#define WF_MDP_TOP_VTR21_DB1_BSSID17_TCI_MASK                  0xFFFF0000                // DB1_BSSID17_TCI[31..16]
#define WF_MDP_TOP_VTR21_DB1_BSSID17_TCI_SHFT                  16
#define WF_MDP_TOP_VTR21_DB1_BSSID16_TCI_ADDR                  WF_MDP_TOP_VTR21_ADDR
#define WF_MDP_TOP_VTR21_DB1_BSSID16_TCI_MASK                  0x0000FFFF                // DB1_BSSID16_TCI[15..0]
#define WF_MDP_TOP_VTR21_DB1_BSSID16_TCI_SHFT                  0

/* =====================================================================================

  ---VTR22 (0x820CD000 + 0x68)---

    DB1_BSSID18_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID18 (InfraAP Extend BSSID18)
                                     The bit definition is the same as VTR10.BSSID01_TCI.
    DB1_BSSID19_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID19 (InfraAP Extend BSSID19)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR22_DB1_BSSID19_TCI_ADDR                  WF_MDP_TOP_VTR22_ADDR
#define WF_MDP_TOP_VTR22_DB1_BSSID19_TCI_MASK                  0xFFFF0000                // DB1_BSSID19_TCI[31..16]
#define WF_MDP_TOP_VTR22_DB1_BSSID19_TCI_SHFT                  16
#define WF_MDP_TOP_VTR22_DB1_BSSID18_TCI_ADDR                  WF_MDP_TOP_VTR22_ADDR
#define WF_MDP_TOP_VTR22_DB1_BSSID18_TCI_MASK                  0x0000FFFF                // DB1_BSSID18_TCI[15..0]
#define WF_MDP_TOP_VTR22_DB1_BSSID18_TCI_SHFT                  0

/* =====================================================================================

  ---VTR23 (0x820CD000 + 0x6C)---

    DB1_BSSID1A_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID1A (InfraAP Extend BSSID1A)
                                     The bit definition is the same as VTR10.BSSID01_TCI.
    DB1_BSSID1B_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID1B (InfraAP Extend BSSID1B)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR23_DB1_BSSID1B_TCI_ADDR                  WF_MDP_TOP_VTR23_ADDR
#define WF_MDP_TOP_VTR23_DB1_BSSID1B_TCI_MASK                  0xFFFF0000                // DB1_BSSID1B_TCI[31..16]
#define WF_MDP_TOP_VTR23_DB1_BSSID1B_TCI_SHFT                  16
#define WF_MDP_TOP_VTR23_DB1_BSSID1A_TCI_ADDR                  WF_MDP_TOP_VTR23_ADDR
#define WF_MDP_TOP_VTR23_DB1_BSSID1A_TCI_MASK                  0x0000FFFF                // DB1_BSSID1A_TCI[15..0]
#define WF_MDP_TOP_VTR23_DB1_BSSID1A_TCI_SHFT                  0

/* =====================================================================================

  ---VTR24 (0x820CD000 + 0x70)---

    DB1_BSSID1C_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID1C (InfraAP Extend BSSID1C)
                                     The bit definition is the same as VTR10.BSSID01_TCI.
    DB1_BSSID1D_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID1D (InfraAP Extend BSSID1D)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR24_DB1_BSSID1D_TCI_ADDR                  WF_MDP_TOP_VTR24_ADDR
#define WF_MDP_TOP_VTR24_DB1_BSSID1D_TCI_MASK                  0xFFFF0000                // DB1_BSSID1D_TCI[31..16]
#define WF_MDP_TOP_VTR24_DB1_BSSID1D_TCI_SHFT                  16
#define WF_MDP_TOP_VTR24_DB1_BSSID1C_TCI_ADDR                  WF_MDP_TOP_VTR24_ADDR
#define WF_MDP_TOP_VTR24_DB1_BSSID1C_TCI_MASK                  0x0000FFFF                // DB1_BSSID1C_TCI[15..0]
#define WF_MDP_TOP_VTR24_DB1_BSSID1C_TCI_SHFT                  0

/* =====================================================================================

  ---VTR25 (0x820CD000 + 0x74)---

    DB1_BSSID1E_TCI[15..0]       - (RW) VLAN TCI field for band 1 BSSID1E (InfraAP Extend BSSID1E)
                                     The bit definition is the same as VTR10.BSSID01_TCI.
    DB1_BSSID1F_TCI[31..16]      - (RW) VLAN TCI field for band 1 BSSID1F (InfraAP Extend BSSID1F)
                                     The bit definition is the same as VTR10.BSSID01_TCI.

 =====================================================================================*/
#define WF_MDP_TOP_VTR25_DB1_BSSID1F_TCI_ADDR                  WF_MDP_TOP_VTR25_ADDR
#define WF_MDP_TOP_VTR25_DB1_BSSID1F_TCI_MASK                  0xFFFF0000                // DB1_BSSID1F_TCI[31..16]
#define WF_MDP_TOP_VTR25_DB1_BSSID1F_TCI_SHFT                  16
#define WF_MDP_TOP_VTR25_DB1_BSSID1E_TCI_ADDR                  WF_MDP_TOP_VTR25_ADDR
#define WF_MDP_TOP_VTR25_DB1_BSSID1E_TCI_MASK                  0x0000FFFF                // DB1_BSSID1E_TCI[15..0]
#define WF_MDP_TOP_VTR25_DB1_BSSID1E_TCI_SHFT                  0

/* =====================================================================================

  ---DB1_BDR (0x820CD000 + 0x78)---

    DB1_BSSID00_DAMSDU_EN[0]     - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID00
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID01_DAMSDU_EN[1]     - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID01
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID02_DAMSDU_EN[2]     - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID02
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID03_DAMSDU_EN[3]     - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID03
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BDR_RSV1[16..4]          - (RW) Reserved
    DB1_BSSID11_DAMSDU_EN[17]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID11
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID12_DAMSDU_EN[18]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID12
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID13_DAMSDU_EN[19]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID13
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID14_DAMSDU_EN[20]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID14
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID15_DAMSDU_EN[21]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID15
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID16_DAMSDU_EN[22]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID16
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID17_DAMSDU_EN[23]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID17
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID18_DAMSDU_EN[24]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID18
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID19_DAMSDU_EN[25]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID19
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID1A_DAMSDU_EN[26]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID1A
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID1B_DAMSDU_EN[27]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID1B
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID1C_DAMSDU_EN[28]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID1C
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID1D_DAMSDU_EN[29]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID1D
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID1E_DAMSDU_EN[30]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID1E
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation
    DB1_BSSID1F_DAMSDU_EN[31]    - (RW) Enables AMSDU de-aggregation for Rx Band 1 BSSID1F
                                     0: Disable AMSDU de-aggregation
                                     1: Enable AMSDU de-aggregation

 =====================================================================================*/
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1F_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1F_DAMSDU_EN_MASK          0x80000000                // DB1_BSSID1F_DAMSDU_EN[31]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1F_DAMSDU_EN_SHFT          31
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1E_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1E_DAMSDU_EN_MASK          0x40000000                // DB1_BSSID1E_DAMSDU_EN[30]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1E_DAMSDU_EN_SHFT          30
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1D_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1D_DAMSDU_EN_MASK          0x20000000                // DB1_BSSID1D_DAMSDU_EN[29]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1D_DAMSDU_EN_SHFT          29
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1C_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1C_DAMSDU_EN_MASK          0x10000000                // DB1_BSSID1C_DAMSDU_EN[28]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1C_DAMSDU_EN_SHFT          28
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1B_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1B_DAMSDU_EN_MASK          0x08000000                // DB1_BSSID1B_DAMSDU_EN[27]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1B_DAMSDU_EN_SHFT          27
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1A_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1A_DAMSDU_EN_MASK          0x04000000                // DB1_BSSID1A_DAMSDU_EN[26]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID1A_DAMSDU_EN_SHFT          26
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID19_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID19_DAMSDU_EN_MASK          0x02000000                // DB1_BSSID19_DAMSDU_EN[25]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID19_DAMSDU_EN_SHFT          25
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID18_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID18_DAMSDU_EN_MASK          0x01000000                // DB1_BSSID18_DAMSDU_EN[24]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID18_DAMSDU_EN_SHFT          24
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID17_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID17_DAMSDU_EN_MASK          0x00800000                // DB1_BSSID17_DAMSDU_EN[23]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID17_DAMSDU_EN_SHFT          23
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID16_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID16_DAMSDU_EN_MASK          0x00400000                // DB1_BSSID16_DAMSDU_EN[22]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID16_DAMSDU_EN_SHFT          22
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID15_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID15_DAMSDU_EN_MASK          0x00200000                // DB1_BSSID15_DAMSDU_EN[21]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID15_DAMSDU_EN_SHFT          21
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID14_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID14_DAMSDU_EN_MASK          0x00100000                // DB1_BSSID14_DAMSDU_EN[20]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID14_DAMSDU_EN_SHFT          20
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID13_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID13_DAMSDU_EN_MASK          0x00080000                // DB1_BSSID13_DAMSDU_EN[19]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID13_DAMSDU_EN_SHFT          19
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID12_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID12_DAMSDU_EN_MASK          0x00040000                // DB1_BSSID12_DAMSDU_EN[18]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID12_DAMSDU_EN_SHFT          18
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID11_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID11_DAMSDU_EN_MASK          0x00020000                // DB1_BSSID11_DAMSDU_EN[17]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID11_DAMSDU_EN_SHFT          17
#define WF_MDP_TOP_DB1_BDR_DB1_BDR_RSV1_ADDR                   WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BDR_RSV1_MASK                   0x0001FFF0                // DB1_BDR_RSV1[16..4]
#define WF_MDP_TOP_DB1_BDR_DB1_BDR_RSV1_SHFT                   4
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID03_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID03_DAMSDU_EN_MASK          0x00000008                // DB1_BSSID03_DAMSDU_EN[3]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID03_DAMSDU_EN_SHFT          3
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID02_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID02_DAMSDU_EN_MASK          0x00000004                // DB1_BSSID02_DAMSDU_EN[2]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID02_DAMSDU_EN_SHFT          2
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID01_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID01_DAMSDU_EN_MASK          0x00000002                // DB1_BSSID01_DAMSDU_EN[1]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID01_DAMSDU_EN_SHFT          1
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID00_DAMSDU_EN_ADDR          WF_MDP_TOP_DB1_BDR_ADDR
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID00_DAMSDU_EN_MASK          0x00000001                // DB1_BSSID00_DAMSDU_EN[0]
#define WF_MDP_TOP_DB1_BDR_DB1_BSSID00_DAMSDU_EN_SHFT          0

/* =====================================================================================

  ---ETBLR0 (0x820CD000 + 0x80)---

    ETBL0[15..0]                 - (RW) Same as ETBLR0.ETBL1
    ETBL1[31..16]                - (RW) Assigns Ether-type blacklist 1 for RX header translation
                                     If the ether-type of received frame is matched, the RX heade translation operation will be skipped.
                                     Byte order is in little endian. (VLAN: 16'h0081, IPX: 16'h3781)
                                     Note: For RX header translation only.

 =====================================================================================*/
#define WF_MDP_TOP_ETBLR0_ETBL1_ADDR                           WF_MDP_TOP_ETBLR0_ADDR
#define WF_MDP_TOP_ETBLR0_ETBL1_MASK                           0xFFFF0000                // ETBL1[31..16]
#define WF_MDP_TOP_ETBLR0_ETBL1_SHFT                           16
#define WF_MDP_TOP_ETBLR0_ETBL0_ADDR                           WF_MDP_TOP_ETBLR0_ADDR
#define WF_MDP_TOP_ETBLR0_ETBL0_MASK                           0x0000FFFF                // ETBL0[15..0]
#define WF_MDP_TOP_ETBLR0_ETBL0_SHFT                           0

/* =====================================================================================

  ---ETBLR1 (0x820CD000 + 0x84)---

    ETBL2[15..0]                 - (RW) Same as ETBLR0.ETBL1
    ETBL3[31..16]                - (RW) Same as ETBLR0.ETBL1

 =====================================================================================*/
#define WF_MDP_TOP_ETBLR1_ETBL3_ADDR                           WF_MDP_TOP_ETBLR1_ADDR
#define WF_MDP_TOP_ETBLR1_ETBL3_MASK                           0xFFFF0000                // ETBL3[31..16]
#define WF_MDP_TOP_ETBLR1_ETBL3_SHFT                           16
#define WF_MDP_TOP_ETBLR1_ETBL2_ADDR                           WF_MDP_TOP_ETBLR1_ADDR
#define WF_MDP_TOP_ETBLR1_ETBL2_MASK                           0x0000FFFF                // ETBL2[15..0]
#define WF_MDP_TOP_ETBLR1_ETBL2_SHFT                           0

/* =====================================================================================

  ---ETBLR2 (0x820CD000 + 0x88)---

    ETBL4[15..0]                 - (RW) Same as ETBLR0.ETBL1
    ETBL5[31..16]                - (RW) Same as ETBLR0.ETBL1

 =====================================================================================*/
#define WF_MDP_TOP_ETBLR2_ETBL5_ADDR                           WF_MDP_TOP_ETBLR2_ADDR
#define WF_MDP_TOP_ETBLR2_ETBL5_MASK                           0xFFFF0000                // ETBL5[31..16]
#define WF_MDP_TOP_ETBLR2_ETBL5_SHFT                           16
#define WF_MDP_TOP_ETBLR2_ETBL4_ADDR                           WF_MDP_TOP_ETBLR2_ADDR
#define WF_MDP_TOP_ETBLR2_ETBL4_MASK                           0x0000FFFF                // ETBL4[15..0]
#define WF_MDP_TOP_ETBLR2_ETBL4_SHFT                           0

/* =====================================================================================

  ---ETBLR3 (0x820CD000 + 0x8C)---

    ETBL6[15..0]                 - (RW) Same as ETBLR0.ETBL1
    ETBL7[31..16]                - (RW) Same as ETBLR0.ETBL1

 =====================================================================================*/
#define WF_MDP_TOP_ETBLR3_ETBL7_ADDR                           WF_MDP_TOP_ETBLR3_ADDR
#define WF_MDP_TOP_ETBLR3_ETBL7_MASK                           0xFFFF0000                // ETBL7[31..16]
#define WF_MDP_TOP_ETBLR3_ETBL7_SHFT                           16
#define WF_MDP_TOP_ETBLR3_ETBL6_ADDR                           WF_MDP_TOP_ETBLR3_ADDR
#define WF_MDP_TOP_ETBLR3_ETBL6_MASK                           0x0000FFFF                // ETBL6[15..0]
#define WF_MDP_TOP_ETBLR3_ETBL6_SHFT                           0

/* =====================================================================================

  ---RCFR0 (0x820CD000 + 0x90)---

    DAT_N_NULL2M[1..0]           - (RW) Set Non-(Q)Null Data frame
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    DAT_NULL2M[3..2]             - (RW) Set (Q)Null Data frame
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    MGT2M[5..4]                  - (RW) Set management frame
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    CTRL_N_BAR2M[7..6]           - (RW) Set non-BAR, non-Trigger control frame
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    CTRL_BAR2M[9..8]             - (RW) Set BAR control frame
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    FRAG2M[11..10]               - (RW) Set fragmented packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    RESERVED12[15..12]           - (RO) Reserved bits
    SLEN2M[17..16]               - (RW) Set short packet (payload < DCR2.MIN_RX_BYTE)
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     2'b11: Drop packet
                                     (For RX Band 0)
    DHCP2M[19..18]               - (RW) Set DHCP packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    DHCPV62M[21..20]             - (RW) Set DHCPv6 packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    WOL2M[23..22]                - (RW) Set WOL packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    MGC2M[25..24]                - (RW) Set magic packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    OFLD2M[31..26]               - (RW) Set TDLS/ARP/NS/NA/EAPOL
                                     bit[5:4]: For TDLS packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     bit[3:2]: For ARP/NS/NA packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     bit[1:0]: For EAPOL packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)

 =====================================================================================*/
#define WF_MDP_TOP_RCFR0_OFLD2M_ADDR                           WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_OFLD2M_MASK                           0xFC000000                // OFLD2M[31..26]
#define WF_MDP_TOP_RCFR0_OFLD2M_SHFT                           26
#define WF_MDP_TOP_RCFR0_MGC2M_ADDR                            WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_MGC2M_MASK                            0x03000000                // MGC2M[25..24]
#define WF_MDP_TOP_RCFR0_MGC2M_SHFT                            24
#define WF_MDP_TOP_RCFR0_WOL2M_ADDR                            WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_WOL2M_MASK                            0x00C00000                // WOL2M[23..22]
#define WF_MDP_TOP_RCFR0_WOL2M_SHFT                            22
#define WF_MDP_TOP_RCFR0_DHCPV62M_ADDR                         WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_DHCPV62M_MASK                         0x00300000                // DHCPV62M[21..20]
#define WF_MDP_TOP_RCFR0_DHCPV62M_SHFT                         20
#define WF_MDP_TOP_RCFR0_DHCP2M_ADDR                           WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_DHCP2M_MASK                           0x000C0000                // DHCP2M[19..18]
#define WF_MDP_TOP_RCFR0_DHCP2M_SHFT                           18
#define WF_MDP_TOP_RCFR0_SLEN2M_ADDR                           WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_SLEN2M_MASK                           0x00030000                // SLEN2M[17..16]
#define WF_MDP_TOP_RCFR0_SLEN2M_SHFT                           16
#define WF_MDP_TOP_RCFR0_FRAG2M_ADDR                           WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_FRAG2M_MASK                           0x00000C00                // FRAG2M[11..10]
#define WF_MDP_TOP_RCFR0_FRAG2M_SHFT                           10
#define WF_MDP_TOP_RCFR0_CTRL_BAR2M_ADDR                       WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_CTRL_BAR2M_MASK                       0x00000300                // CTRL_BAR2M[9..8]
#define WF_MDP_TOP_RCFR0_CTRL_BAR2M_SHFT                       8
#define WF_MDP_TOP_RCFR0_CTRL_N_BAR2M_ADDR                     WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_CTRL_N_BAR2M_MASK                     0x000000C0                // CTRL_N_BAR2M[7..6]
#define WF_MDP_TOP_RCFR0_CTRL_N_BAR2M_SHFT                     6
#define WF_MDP_TOP_RCFR0_MGT2M_ADDR                            WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_MGT2M_MASK                            0x00000030                // MGT2M[5..4]
#define WF_MDP_TOP_RCFR0_MGT2M_SHFT                            4
#define WF_MDP_TOP_RCFR0_DAT_NULL2M_ADDR                       WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_DAT_NULL2M_MASK                       0x0000000C                // DAT_NULL2M[3..2]
#define WF_MDP_TOP_RCFR0_DAT_NULL2M_SHFT                       2
#define WF_MDP_TOP_RCFR0_DAT_N_NULL2M_ADDR                     WF_MDP_TOP_RCFR0_ADDR
#define WF_MDP_TOP_RCFR0_DAT_N_NULL2M_MASK                     0x00000003                // DAT_N_NULL2M[1..0]
#define WF_MDP_TOP_RCFR0_DAT_N_NULL2M_SHFT                     0

/* =====================================================================================

  ---RCFR1 (0x820CD000 + 0x94)---

    BSSID0_DUP_RFB_CTL[3..0]     - (RW) Band 0 duplicate RFB control
                                     bit[3]:
                                     0: Don't care MoreData bit value and honor the RFB duplication decision
                                     1: If the MoreData bit value in FC field is interested value (according to RMAC_CR.MISC2 setting), duplicate the RFB
                                     bit[2]:
                                     0: Keep RFB duplication, even if RFB.WLAN_IDX=10'h3FF
                                     1: Ignore RFB duplication, if RFB.WLAN_IDX=10'h3FF
                                     bit[1]:
                                     0: Keep RFB duplication, even if frame TYPE is MGT
                                     1: Ignore RFB duplication if frame TYPE is MGT
                                     bit[0]:
                                     0: Keep RFB duplication, even if frame TYPE is DATA
                                     1: Ignore RFB duplication if frame TYPE is DATA
                                     (For RX Band 0)
    BSSID1_DUP_RFB_CTL[7..4]     - (RW) Same as BSSID0_DUP_RFB_CTL
                                     (For RX Band 0)
    BSSID2_DUP_RFB_CTL[11..8]    - (RW) Same as BSSID0_DUP_RFB_CTL
                                     (For RX Band 0)
    BSSID3_DUP_RFB_CTL[15..12]   - (RW) Same as BSSID0_DUP_RFB_CTL
                                     (For RX Band 0)
    CTRL_TGR2M[17..16]           - (RW) Set Trigger control frame
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    BCN_HASH_DP[18]              - (RW) Drop beacon when pass filter
                                     1'b0: Ignore Drop
                                     1'b1: Drop
    RESERVED19[19]               - (RO) Reserved bits
    CLS_DIR[21..20]              - (RW) Set CLS_BITMAP forward target
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    BP2M[23..22]                 - (RW) Set up bypass packet (sniffer mode)
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    EL2M[25..24]                 - (RW) EL "Exceed Max. RX length" packet
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     (For RX Band 0)
    LLC_MIS_DP[26]               - (RW) Drop packet when HTF(due to undefined LLC-SNAP or VLAN is followed by undefined LLC-SNAP) bit is 1
                                     1'b0: Ignore Drop
                                     1'b1: Drop
    UCDP2MH[28..27]              - (RW) Send PF dropped unicast packet
                                     2'h0: Drop packet
                                     2'h1: To RX2MCU_PID/QID
                                     2'h2: To RX2HDMA0_PID/QID
                                     2'h3: To RX2HDMA1_PID/QID
                                     (For RX Band 0)
    BMCDP2MH[30..29]             - (RW) Send PF dropped broadcast/multicast packet
                                     2'h0: Drop packet
                                     2'h1: To RX2MCU_PID/QID
                                     2'h2: To RX2HDMA0_PID/QID
                                     2'h3: To RX2HDMA1_PID/QID
                                     (For RX Band 0)
    PS_IGNORE_DP[31]             - (RW) Ignore packet dropping when either PS bit is 1, or transition from 1 to 0
                                     0: Drop
                                     1: Ignore Drop
                                     (For RX Band 0)

 =====================================================================================*/
#define WF_MDP_TOP_RCFR1_PS_IGNORE_DP_ADDR                     WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_PS_IGNORE_DP_MASK                     0x80000000                // PS_IGNORE_DP[31]
#define WF_MDP_TOP_RCFR1_PS_IGNORE_DP_SHFT                     31
#define WF_MDP_TOP_RCFR1_BMCDP2MH_ADDR                         WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_BMCDP2MH_MASK                         0x60000000                // BMCDP2MH[30..29]
#define WF_MDP_TOP_RCFR1_BMCDP2MH_SHFT                         29
#define WF_MDP_TOP_RCFR1_UCDP2MH_ADDR                          WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_UCDP2MH_MASK                          0x18000000                // UCDP2MH[28..27]
#define WF_MDP_TOP_RCFR1_UCDP2MH_SHFT                          27
#define WF_MDP_TOP_RCFR1_LLC_MIS_DP_ADDR                       WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_LLC_MIS_DP_MASK                       0x04000000                // LLC_MIS_DP[26]
#define WF_MDP_TOP_RCFR1_LLC_MIS_DP_SHFT                       26
#define WF_MDP_TOP_RCFR1_EL2M_ADDR                             WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_EL2M_MASK                             0x03000000                // EL2M[25..24]
#define WF_MDP_TOP_RCFR1_EL2M_SHFT                             24
#define WF_MDP_TOP_RCFR1_BP2M_ADDR                             WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_BP2M_MASK                             0x00C00000                // BP2M[23..22]
#define WF_MDP_TOP_RCFR1_BP2M_SHFT                             22
#define WF_MDP_TOP_RCFR1_CLS_DIR_ADDR                          WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_CLS_DIR_MASK                          0x00300000                // CLS_DIR[21..20]
#define WF_MDP_TOP_RCFR1_CLS_DIR_SHFT                          20
#define WF_MDP_TOP_RCFR1_BCN_HASH_DP_ADDR                      WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_BCN_HASH_DP_MASK                      0x00040000                // BCN_HASH_DP[18]
#define WF_MDP_TOP_RCFR1_BCN_HASH_DP_SHFT                      18
#define WF_MDP_TOP_RCFR1_CTRL_TGR2M_ADDR                       WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_CTRL_TGR2M_MASK                       0x00030000                // CTRL_TGR2M[17..16]
#define WF_MDP_TOP_RCFR1_CTRL_TGR2M_SHFT                       16
#define WF_MDP_TOP_RCFR1_BSSID3_DUP_RFB_CTL_ADDR               WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_BSSID3_DUP_RFB_CTL_MASK               0x0000F000                // BSSID3_DUP_RFB_CTL[15..12]
#define WF_MDP_TOP_RCFR1_BSSID3_DUP_RFB_CTL_SHFT               12
#define WF_MDP_TOP_RCFR1_BSSID2_DUP_RFB_CTL_ADDR               WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_BSSID2_DUP_RFB_CTL_MASK               0x00000F00                // BSSID2_DUP_RFB_CTL[11..8]
#define WF_MDP_TOP_RCFR1_BSSID2_DUP_RFB_CTL_SHFT               8
#define WF_MDP_TOP_RCFR1_BSSID1_DUP_RFB_CTL_ADDR               WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_BSSID1_DUP_RFB_CTL_MASK               0x000000F0                // BSSID1_DUP_RFB_CTL[7..4]
#define WF_MDP_TOP_RCFR1_BSSID1_DUP_RFB_CTL_SHFT               4
#define WF_MDP_TOP_RCFR1_BSSID0_DUP_RFB_CTL_ADDR               WF_MDP_TOP_RCFR1_ADDR
#define WF_MDP_TOP_RCFR1_BSSID0_DUP_RFB_CTL_MASK               0x0000000F                // BSSID0_DUP_RFB_CTL[3..0]
#define WF_MDP_TOP_RCFR1_BSSID0_DUP_RFB_CTL_SHFT               0

/* =====================================================================================

  ---RCFR2 (0x820CD000 + 0x98)---

    HTC_DUP_RFB[31..0]           - (RW) If the received frame will pass to host and the result of this field "AND" received frame's HTC field is not 0, duplicate RFB and pass to FW.
                                     If the received frame will pass to FW, ignore this field.
                                     (For RX Band 0)

 =====================================================================================*/
#define WF_MDP_TOP_RCFR2_HTC_DUP_RFB_ADDR                      WF_MDP_TOP_RCFR2_ADDR
#define WF_MDP_TOP_RCFR2_HTC_DUP_RFB_MASK                      0xFFFFFFFF                // HTC_DUP_RFB[31..0]
#define WF_MDP_TOP_RCFR2_HTC_DUP_RFB_SHFT                      0

/* =====================================================================================

  ---RCFR3 (0x820CD000 + 0x9C)---

    RX2HDMA0_QID[6..0]           - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RX2HDMA0_PID[7]              - (RW) Select the PortID
                                     {RCFR9.RX2HDMA0_PID_1, RCFR3.RX2HDMA0_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RX2HDMA1_QID[14..8]          - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RX2HDMA1_PID[15]             - (RW) Select the PortID
                                     {RCFR9.RX2HDMA1_PID_1, RCFR3.RX2HDMA1_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RX2MCU_QID[22..16]           - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RX2MCU_PID[23]               - (RW) Select the PortID
                                     {RCFR9.RX2MCU_PID_1, RCFR3.RX2MCU_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RX2H_MD_QID[30..24]          - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RX2H_MD_PID[31]              - (RW) Select the PortID
                                     {RCFR9.RX2H_MD_PID_1, RCFR3.RX2H_MD_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue

 =====================================================================================*/
#define WF_MDP_TOP_RCFR3_RX2H_MD_PID_ADDR                      WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2H_MD_PID_MASK                      0x80000000                // RX2H_MD_PID[31]
#define WF_MDP_TOP_RCFR3_RX2H_MD_PID_SHFT                      31
#define WF_MDP_TOP_RCFR3_RX2H_MD_QID_ADDR                      WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2H_MD_QID_MASK                      0x7F000000                // RX2H_MD_QID[30..24]
#define WF_MDP_TOP_RCFR3_RX2H_MD_QID_SHFT                      24
#define WF_MDP_TOP_RCFR3_RX2MCU_PID_ADDR                       WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2MCU_PID_MASK                       0x00800000                // RX2MCU_PID[23]
#define WF_MDP_TOP_RCFR3_RX2MCU_PID_SHFT                       23
#define WF_MDP_TOP_RCFR3_RX2MCU_QID_ADDR                       WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2MCU_QID_MASK                       0x007F0000                // RX2MCU_QID[22..16]
#define WF_MDP_TOP_RCFR3_RX2MCU_QID_SHFT                       16
#define WF_MDP_TOP_RCFR3_RX2HDMA1_PID_ADDR                     WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2HDMA1_PID_MASK                     0x00008000                // RX2HDMA1_PID[15]
#define WF_MDP_TOP_RCFR3_RX2HDMA1_PID_SHFT                     15
#define WF_MDP_TOP_RCFR3_RX2HDMA1_QID_ADDR                     WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2HDMA1_QID_MASK                     0x00007F00                // RX2HDMA1_QID[14..8]
#define WF_MDP_TOP_RCFR3_RX2HDMA1_QID_SHFT                     8
#define WF_MDP_TOP_RCFR3_RX2HDMA0_PID_ADDR                     WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2HDMA0_PID_MASK                     0x00000080                // RX2HDMA0_PID[7]
#define WF_MDP_TOP_RCFR3_RX2HDMA0_PID_SHFT                     7
#define WF_MDP_TOP_RCFR3_RX2HDMA0_QID_ADDR                     WF_MDP_TOP_RCFR3_ADDR
#define WF_MDP_TOP_RCFR3_RX2HDMA0_QID_MASK                     0x0000007F                // RX2HDMA0_QID[6..0]
#define WF_MDP_TOP_RCFR3_RX2HDMA0_QID_SHFT                     0

/* =====================================================================================

  ---RCFR4 (0x820CD000 + 0xA0)---

    BFR_QID[6..0]                - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    BFR_PID[7]                   - (RW) Select the PortID
                                     {RCFR9.BFR_PID_1, RCFR4.BFR_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    BFR_CQI_QID[14..8]           - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    BFR_CQI_PID[15]              - (RW) Select the PortID
                                     {RCFR9.BFR_CQI_PID_1, RCFR4.BFR_CQI_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DUP_RFB_QID[22..16]          - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DUP_RFB_PID[23]              - (RW) Select the PortID
                                     {RCFR9.DUP_RFB_PID_1, RCFR4.DUP_RFB_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    NONRX_QID[30..24]            - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    NONRX_PID[31]                - (RW) Select the PortID
                                     {RCFR9.NONRX_PID_1, RCFR4.NONRX_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue

 =====================================================================================*/
#define WF_MDP_TOP_RCFR4_NONRX_PID_ADDR                        WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_NONRX_PID_MASK                        0x80000000                // NONRX_PID[31]
#define WF_MDP_TOP_RCFR4_NONRX_PID_SHFT                        31
#define WF_MDP_TOP_RCFR4_NONRX_QID_ADDR                        WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_NONRX_QID_MASK                        0x7F000000                // NONRX_QID[30..24]
#define WF_MDP_TOP_RCFR4_NONRX_QID_SHFT                        24
#define WF_MDP_TOP_RCFR4_DUP_RFB_PID_ADDR                      WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_DUP_RFB_PID_MASK                      0x00800000                // DUP_RFB_PID[23]
#define WF_MDP_TOP_RCFR4_DUP_RFB_PID_SHFT                      23
#define WF_MDP_TOP_RCFR4_DUP_RFB_QID_ADDR                      WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_DUP_RFB_QID_MASK                      0x007F0000                // DUP_RFB_QID[22..16]
#define WF_MDP_TOP_RCFR4_DUP_RFB_QID_SHFT                      16
#define WF_MDP_TOP_RCFR4_BFR_CQI_PID_ADDR                      WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_BFR_CQI_PID_MASK                      0x00008000                // BFR_CQI_PID[15]
#define WF_MDP_TOP_RCFR4_BFR_CQI_PID_SHFT                      15
#define WF_MDP_TOP_RCFR4_BFR_CQI_QID_ADDR                      WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_BFR_CQI_QID_MASK                      0x00007F00                // BFR_CQI_QID[14..8]
#define WF_MDP_TOP_RCFR4_BFR_CQI_QID_SHFT                      8
#define WF_MDP_TOP_RCFR4_BFR_PID_ADDR                          WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_BFR_PID_MASK                          0x00000080                // BFR_PID[7]
#define WF_MDP_TOP_RCFR4_BFR_PID_SHFT                          7
#define WF_MDP_TOP_RCFR4_BFR_QID_ADDR                          WF_MDP_TOP_RCFR4_ADDR
#define WF_MDP_TOP_RCFR4_BFR_QID_MASK                          0x0000007F                // BFR_QID[6..0]
#define WF_MDP_TOP_RCFR4_BFR_QID_SHFT                          0

/* =====================================================================================

  ---RCFR5 (0x820CD000 + 0xA4)---

    CLSF2M[9..0]                 - (RW) Sets interested CLS_BITMAP
                                     bit[9:0] are related to RXD.CLS_BITMAP[9:0].
                                     1'b0: not interested CLS
                                     1'b1: interested CLS and forward to CLS_DIR
                                     (For RX Band 0)
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_RCFR5_CLSF2M_ADDR                           WF_MDP_TOP_RCFR5_ADDR
#define WF_MDP_TOP_RCFR5_CLSF2M_MASK                           0x000003FF                // CLSF2M[9..0]
#define WF_MDP_TOP_RCFR5_CLSF2M_SHFT                           0

/* =====================================================================================

  ---RCFR9 (0x820CD000 + 0xB4)---

    RX2HDMA0_PID_1[0]            - (RW) Select the PortID
                                     {RCFR9.RX2HDMA0_PID_1, RCFR3.RX2HDMA0_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RX2HDMA1_PID_1[1]            - (RW) Select the PortID
                                     {RCFR9.RX2HDMA1_PID_1, RCFR3.RX2HDMA1_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RX2MCU_PID_1[2]              - (RW) Select the PortID
                                     {RCFR9.RX2MCU_PID_1, RCFR3.RX2MCU_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RX2H_MD_PID_1[3]             - (RW) Select the PortID
                                     {RCFR9.RX2H_MD_PID_1, RCFR3.RX2H_MD_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    BFR_PID_1[4]                 - (RW) Select the PortID
                                     {RCFR9.BFR_PID_1, RCFR4.BFR_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    BFR_CQI_PID_1[5]             - (RW) Select the PortID
                                     {RCFR9.BFR_CQI_PID_1, RCFR4.BFR_CQI_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DUP_RFB_PID_1[6]             - (RW) Select the PortID
                                     {RCFR9.DUP_RFB_PID_1, RCFR4.DUP_RFB_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    NONRX_PID_1[7]               - (RW) Select the PortID
                                     {RCFR9.NONRX_PID_1, RCFR4.NONRX_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_RCFR9_NONRX_PID_1_ADDR                      WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_NONRX_PID_1_MASK                      0x00000080                // NONRX_PID_1[7]
#define WF_MDP_TOP_RCFR9_NONRX_PID_1_SHFT                      7
#define WF_MDP_TOP_RCFR9_DUP_RFB_PID_1_ADDR                    WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_DUP_RFB_PID_1_MASK                    0x00000040                // DUP_RFB_PID_1[6]
#define WF_MDP_TOP_RCFR9_DUP_RFB_PID_1_SHFT                    6
#define WF_MDP_TOP_RCFR9_BFR_CQI_PID_1_ADDR                    WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_BFR_CQI_PID_1_MASK                    0x00000020                // BFR_CQI_PID_1[5]
#define WF_MDP_TOP_RCFR9_BFR_CQI_PID_1_SHFT                    5
#define WF_MDP_TOP_RCFR9_BFR_PID_1_ADDR                        WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_BFR_PID_1_MASK                        0x00000010                // BFR_PID_1[4]
#define WF_MDP_TOP_RCFR9_BFR_PID_1_SHFT                        4
#define WF_MDP_TOP_RCFR9_RX2H_MD_PID_1_ADDR                    WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_RX2H_MD_PID_1_MASK                    0x00000008                // RX2H_MD_PID_1[3]
#define WF_MDP_TOP_RCFR9_RX2H_MD_PID_1_SHFT                    3
#define WF_MDP_TOP_RCFR9_RX2MCU_PID_1_ADDR                     WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_RX2MCU_PID_1_MASK                     0x00000004                // RX2MCU_PID_1[2]
#define WF_MDP_TOP_RCFR9_RX2MCU_PID_1_SHFT                     2
#define WF_MDP_TOP_RCFR9_RX2HDMA1_PID_1_ADDR                   WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_RX2HDMA1_PID_1_MASK                   0x00000002                // RX2HDMA1_PID_1[1]
#define WF_MDP_TOP_RCFR9_RX2HDMA1_PID_1_SHFT                   1
#define WF_MDP_TOP_RCFR9_RX2HDMA0_PID_1_ADDR                   WF_MDP_TOP_RCFR9_ADDR
#define WF_MDP_TOP_RCFR9_RX2HDMA0_PID_1_MASK                   0x00000001                // RX2HDMA0_PID_1[0]
#define WF_MDP_TOP_RCFR9_RX2HDMA0_PID_1_SHFT                   0

/* =====================================================================================

  ---RDACR (0x820CD000 + 0xC0)---

    DA2H[18..0]                  - (RW) Rx DA classify
                                     bit[18]: MBSSID_EXT_15
                                     0: MCU
                                     1: Host
                                     ...
                                     bit[4]: MBSSID_EXT_1
                                     0: MCU
                                     1: Host
                                     bit[3]: OMAC3
                                     0: MCU
                                     1: Host
                                     bit[2]: OMAC2
                                     0: MCU
                                     1: Host
                                     bit[1]: OMAC1
                                     0: MCU
                                     1: Host
                                     bit[0]: OMAC0
                                     0: MCU
                                     1: Host
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_RDACR_DA2H_ADDR                             WF_MDP_TOP_RDACR_ADDR
#define WF_MDP_TOP_RDACR_DA2H_MASK                             0x0007FFFF                // DA2H[18..0]
#define WF_MDP_TOP_RDACR_DA2H_SHFT                             0

/* =====================================================================================

  ---ICFR (0x820CD000 + 0xC4)---

    RXIOC_QID[6..0]              - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED7[7]                 - (RO) Reserved bits
    RXIOC_PID[9..8]              - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED10[15..10]           - (RO) Reserved bits
    TXIOC_QID[22..16]            - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED23[23]               - (RO) Reserved bits
    TXIOC_PID[25..24]            - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_ICFR_TXIOC_PID_ADDR                         WF_MDP_TOP_ICFR_ADDR
#define WF_MDP_TOP_ICFR_TXIOC_PID_MASK                         0x03000000                // TXIOC_PID[25..24]
#define WF_MDP_TOP_ICFR_TXIOC_PID_SHFT                         24
#define WF_MDP_TOP_ICFR_TXIOC_QID_ADDR                         WF_MDP_TOP_ICFR_ADDR
#define WF_MDP_TOP_ICFR_TXIOC_QID_MASK                         0x007F0000                // TXIOC_QID[22..16]
#define WF_MDP_TOP_ICFR_TXIOC_QID_SHFT                         16
#define WF_MDP_TOP_ICFR_RXIOC_PID_ADDR                         WF_MDP_TOP_ICFR_ADDR
#define WF_MDP_TOP_ICFR_RXIOC_PID_MASK                         0x00000300                // RXIOC_PID[9..8]
#define WF_MDP_TOP_ICFR_RXIOC_PID_SHFT                         8
#define WF_MDP_TOP_ICFR_RXIOC_QID_ADDR                         WF_MDP_TOP_ICFR_ADDR
#define WF_MDP_TOP_ICFR_RXIOC_QID_MASK                         0x0000007F                // RXIOC_QID[6..0]
#define WF_MDP_TOP_ICFR_RXIOC_QID_SHFT                         0

/* =====================================================================================

  ---TCFR (0x820CD000 + 0xC8)---

    TDP_QID[6..0]                - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED7[7]                 - (RO) Reserved bits
    TDP_PID[9..8]                - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED10[15..10]           - (RO) Reserved bits
    TDP_SAF_1ST_QID[22..16]      - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED23[23]               - (RO) Reserved bits
    TDP_SAF_1ST_PID[25..24]      - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_TCFR_TDP_SAF_1ST_PID_ADDR                   WF_MDP_TOP_TCFR_ADDR
#define WF_MDP_TOP_TCFR_TDP_SAF_1ST_PID_MASK                   0x03000000                // TDP_SAF_1ST_PID[25..24]
#define WF_MDP_TOP_TCFR_TDP_SAF_1ST_PID_SHFT                   24
#define WF_MDP_TOP_TCFR_TDP_SAF_1ST_QID_ADDR                   WF_MDP_TOP_TCFR_ADDR
#define WF_MDP_TOP_TCFR_TDP_SAF_1ST_QID_MASK                   0x007F0000                // TDP_SAF_1ST_QID[22..16]
#define WF_MDP_TOP_TCFR_TDP_SAF_1ST_QID_SHFT                   16
#define WF_MDP_TOP_TCFR_TDP_PID_ADDR                           WF_MDP_TOP_TCFR_ADDR
#define WF_MDP_TOP_TCFR_TDP_PID_MASK                           0x00000300                // TDP_PID[9..8]
#define WF_MDP_TOP_TCFR_TDP_PID_SHFT                           8
#define WF_MDP_TOP_TCFR_TDP_QID_ADDR                           WF_MDP_TOP_TCFR_ADDR
#define WF_MDP_TOP_TCFR_TDP_QID_MASK                           0x0000007F                // TDP_QID[6..0]
#define WF_MDP_TOP_TCFR_TDP_QID_SHFT                           0

/* =====================================================================================

  ---ADDBA_CR (0x820CD000 + 0xCC)---

    ADDBA_SSN_OFST[15..0]        - (RW) ADDBA SSN byte offset after MAC header
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_ADDBA_CR_ADDBA_SSN_OFST_ADDR                WF_MDP_TOP_ADDBA_CR_ADDR
#define WF_MDP_TOP_ADDBA_CR_ADDBA_SSN_OFST_MASK                0x0000FFFF                // ADDBA_SSN_OFST[15..0]
#define WF_MDP_TOP_ADDBA_CR_ADDBA_SSN_OFST_SHFT                0

/* =====================================================================================

  ---DBG_WDT_CTRL (0x820CD000 + 0xD0)---

    TXIOC_WDT_EN[0]              - (RW) TXIOC watchdog enable bit
    RXIOC_WDT_EN[1]              - (RW) RXIOC watchdog enable bit
    TDP_WDT_EN[2]                - (RW) TDP watchdog enable bit
    RDP_WDT_EN[3]                - (RW) RDP watchdog enable bit
    RXIOC_SEC_DONE_WD_EN[4]      - (RW) RXIOC SEC done WatchDog enable
    TIXOC_SEC_DONE_WD_EN[5]      - (RW) TXIOC SEC done WatchDog enable
    TDP_DIS_SKIP[6]              - (RW) TDP disable SKIP
    TDP_DIS_BLK[7]               - (RW) TDP Disable Block Mode
    RXIOC_SEC_DONE_WD_TH[15..8]  - (RW) RXIOC SEC done WatchDog threshold
    TXIOC_SEC_DONE_WD_TH[23..16] - (RW) TXIOC SEC done WatchDog threshold
    MDP_WDT_IDLE_TH[31..24]      - (RW) MDP WatchDog state IDLE threshold

 =====================================================================================*/
#define WF_MDP_TOP_DBG_WDT_CTRL_MDP_WDT_IDLE_TH_ADDR           WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_MDP_WDT_IDLE_TH_MASK           0xFF000000                // MDP_WDT_IDLE_TH[31..24]
#define WF_MDP_TOP_DBG_WDT_CTRL_MDP_WDT_IDLE_TH_SHFT           24
#define WF_MDP_TOP_DBG_WDT_CTRL_TXIOC_SEC_DONE_WD_TH_ADDR      WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_TXIOC_SEC_DONE_WD_TH_MASK      0x00FF0000                // TXIOC_SEC_DONE_WD_TH[23..16]
#define WF_MDP_TOP_DBG_WDT_CTRL_TXIOC_SEC_DONE_WD_TH_SHFT      16
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_SEC_DONE_WD_TH_ADDR      WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_SEC_DONE_WD_TH_MASK      0x0000FF00                // RXIOC_SEC_DONE_WD_TH[15..8]
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_SEC_DONE_WD_TH_SHFT      8
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_DIS_BLK_ADDR               WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_DIS_BLK_MASK               0x00000080                // TDP_DIS_BLK[7]
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_DIS_BLK_SHFT               7
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_DIS_SKIP_ADDR              WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_DIS_SKIP_MASK              0x00000040                // TDP_DIS_SKIP[6]
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_DIS_SKIP_SHFT              6
#define WF_MDP_TOP_DBG_WDT_CTRL_TIXOC_SEC_DONE_WD_EN_ADDR      WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_TIXOC_SEC_DONE_WD_EN_MASK      0x00000020                // TIXOC_SEC_DONE_WD_EN[5]
#define WF_MDP_TOP_DBG_WDT_CTRL_TIXOC_SEC_DONE_WD_EN_SHFT      5
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_SEC_DONE_WD_EN_ADDR      WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_SEC_DONE_WD_EN_MASK      0x00000010                // RXIOC_SEC_DONE_WD_EN[4]
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_SEC_DONE_WD_EN_SHFT      4
#define WF_MDP_TOP_DBG_WDT_CTRL_RDP_WDT_EN_ADDR                WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_RDP_WDT_EN_MASK                0x00000008                // RDP_WDT_EN[3]
#define WF_MDP_TOP_DBG_WDT_CTRL_RDP_WDT_EN_SHFT                3
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_WDT_EN_ADDR                WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_WDT_EN_MASK                0x00000004                // TDP_WDT_EN[2]
#define WF_MDP_TOP_DBG_WDT_CTRL_TDP_WDT_EN_SHFT                2
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_WDT_EN_ADDR              WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_WDT_EN_MASK              0x00000002                // RXIOC_WDT_EN[1]
#define WF_MDP_TOP_DBG_WDT_CTRL_RXIOC_WDT_EN_SHFT              1
#define WF_MDP_TOP_DBG_WDT_CTRL_TXIOC_WDT_EN_ADDR              WF_MDP_TOP_DBG_WDT_CTRL_ADDR
#define WF_MDP_TOP_DBG_WDT_CTRL_TXIOC_WDT_EN_MASK              0x00000001                // TXIOC_WDT_EN[0]
#define WF_MDP_TOP_DBG_WDT_CTRL_TXIOC_WDT_EN_SHFT              0

/* =====================================================================================

  ---DBG_ERR_IND (0x820CD000 + 0xD4)---

    TDP_ERR_IND[7..0]            - (W1C) TDP Error event indication
    RDP_ERR_IND[15..8]           - (W1C) RDP Error event indication
                                     [7] : band 1 RXIOC nonrx error
                                     [6] : band 0 RXIOC nonrx error
    MDP_WDT_ERR_FLAG[19..16]     - (W1C) MDP WatchDog Error indication
    BN1_MDP_WDT_ERR_FLAG[23..20] - (W1C) MDP WatchDog Error indication for Band 1
    BN1_TDP_ERR_IND[31..24]      - (W1C) TDP Error event indication for Band 1

 =====================================================================================*/
#define WF_MDP_TOP_DBG_ERR_IND_BN1_TDP_ERR_IND_ADDR            WF_MDP_TOP_DBG_ERR_IND_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_BN1_TDP_ERR_IND_MASK            0xFF000000                // BN1_TDP_ERR_IND[31..24]
#define WF_MDP_TOP_DBG_ERR_IND_BN1_TDP_ERR_IND_SHFT            24
#define WF_MDP_TOP_DBG_ERR_IND_BN1_MDP_WDT_ERR_FLAG_ADDR       WF_MDP_TOP_DBG_ERR_IND_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_BN1_MDP_WDT_ERR_FLAG_MASK       0x00F00000                // BN1_MDP_WDT_ERR_FLAG[23..20]
#define WF_MDP_TOP_DBG_ERR_IND_BN1_MDP_WDT_ERR_FLAG_SHFT       20
#define WF_MDP_TOP_DBG_ERR_IND_MDP_WDT_ERR_FLAG_ADDR           WF_MDP_TOP_DBG_ERR_IND_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_MDP_WDT_ERR_FLAG_MASK           0x000F0000                // MDP_WDT_ERR_FLAG[19..16]
#define WF_MDP_TOP_DBG_ERR_IND_MDP_WDT_ERR_FLAG_SHFT           16
#define WF_MDP_TOP_DBG_ERR_IND_RDP_ERR_IND_ADDR                WF_MDP_TOP_DBG_ERR_IND_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_RDP_ERR_IND_MASK                0x0000FF00                // RDP_ERR_IND[15..8]
#define WF_MDP_TOP_DBG_ERR_IND_RDP_ERR_IND_SHFT                8
#define WF_MDP_TOP_DBG_ERR_IND_TDP_ERR_IND_ADDR                WF_MDP_TOP_DBG_ERR_IND_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_TDP_ERR_IND_MASK                0x000000FF                // TDP_ERR_IND[7..0]
#define WF_MDP_TOP_DBG_ERR_IND_TDP_ERR_IND_SHFT                0

/* =====================================================================================

  ---DBG_ERR_IND_EN (0x820CD000 + 0xD8)---

    TDP_ERR_IND_EN[7..0]         - (RW) TDP Error event indication enable
    RDP_ERR_IND_EN[15..8]        - (RW) RDP Error event indication enable
                                     [7] : band 1 RXIOC nonrx error
                                     [6] : band 0 RXIOC nonrx error
    MDP_WDT_ERR_FLAG_EN[19..16]  - (RW) MDP WatchDog Error indication enable
    BN1_MDP_WDT_ERR_FLAG_EN[23..20] - (RW) MDP WatchDog Error indication enable for Band 1
    BN1_TDP_ERR_IND_EN[31..24]   - (RW) TDP Error event indication enable for Band 1

 =====================================================================================*/
#define WF_MDP_TOP_DBG_ERR_IND_EN_BN1_TDP_ERR_IND_EN_ADDR      WF_MDP_TOP_DBG_ERR_IND_EN_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_EN_BN1_TDP_ERR_IND_EN_MASK      0xFF000000                // BN1_TDP_ERR_IND_EN[31..24]
#define WF_MDP_TOP_DBG_ERR_IND_EN_BN1_TDP_ERR_IND_EN_SHFT      24
#define WF_MDP_TOP_DBG_ERR_IND_EN_BN1_MDP_WDT_ERR_FLAG_EN_ADDR WF_MDP_TOP_DBG_ERR_IND_EN_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_EN_BN1_MDP_WDT_ERR_FLAG_EN_MASK 0x00F00000                // BN1_MDP_WDT_ERR_FLAG_EN[23..20]
#define WF_MDP_TOP_DBG_ERR_IND_EN_BN1_MDP_WDT_ERR_FLAG_EN_SHFT 20
#define WF_MDP_TOP_DBG_ERR_IND_EN_MDP_WDT_ERR_FLAG_EN_ADDR     WF_MDP_TOP_DBG_ERR_IND_EN_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_EN_MDP_WDT_ERR_FLAG_EN_MASK     0x000F0000                // MDP_WDT_ERR_FLAG_EN[19..16]
#define WF_MDP_TOP_DBG_ERR_IND_EN_MDP_WDT_ERR_FLAG_EN_SHFT     16
#define WF_MDP_TOP_DBG_ERR_IND_EN_RDP_ERR_IND_EN_ADDR          WF_MDP_TOP_DBG_ERR_IND_EN_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_EN_RDP_ERR_IND_EN_MASK          0x0000FF00                // RDP_ERR_IND_EN[15..8]
#define WF_MDP_TOP_DBG_ERR_IND_EN_RDP_ERR_IND_EN_SHFT          8
#define WF_MDP_TOP_DBG_ERR_IND_EN_TDP_ERR_IND_EN_ADDR          WF_MDP_TOP_DBG_ERR_IND_EN_ADDR
#define WF_MDP_TOP_DBG_ERR_IND_EN_TDP_ERR_IND_EN_MASK          0x000000FF                // TDP_ERR_IND_EN[7..0]
#define WF_MDP_TOP_DBG_ERR_IND_EN_TDP_ERR_IND_EN_SHFT          0

/* =====================================================================================

  ---DBG_CTRL (0x820CD000 + 0xDC)---

    DBG_TDP_INFO_SEL[3..0]       - (RW) TDP Debug Info select control
    DBG_TDP_LEN_SEL[6..4]        - (RW) TDP Debug Length Info select control
    DBG_TDP_FIFO_SEL[7]          - (RW) TDP Debug FIFO select control
                                     {DBG_TDP_FIFO_SEL_1, DBG_TDP_FIFO_SEL}
                                     0: read FIFO
                                     1: write FIFO
                                     2:tx packet title
    DBG_RDP_RXD_SEL[12..8]       - (RW) RDP Debug RXD select control
    DBG_RDP_DIS_FORCE_DUP_RXD[13] - (RW) RDP Disable Force Mode Duplicated RXD
    DBG_RDP_SKIP_DUP_RXD[15..14] - (RW) RDP Skip Duplicated RXD
    DBG_RDP_HDR_SEL[19..16]      - (RW) RDP Debug Header select control
    DBG_RDP_LEN_SEL[22..20]      - (RW) RDP Debug Length Info select control
    DBG_TDP_FIFO_SEL_1[23]       - (RW) TDP Debug FIFO select control
                                     {DBG_TDP_FIFO_SEL_1, DBG_TDP_FIFO_SEL}
                                     0: read FIFO
                                     1: write FIFO
                                     2:tx packet title
    DBG_RDP_DROP_CNT_EN[24]      - (RW) RDP Debug Packet Drop Count Enable
    DBG_RXIOC_HALT[25]           - (RW) HALT RXIOC for Debug
    DBG_TXIOC_HALT[26]           - (RW) HALT TXIOC for Debug
    DBG_RDP_FIFO_SEL[27]         - (RW) RDP Debug FIFO select control
                                     {DBG_RDP_FIFO_SEL_1,DBG_RDP_FIFO_SEL}
                                     0: read FIFO
                                     1: write FIFO
                                     2: rx packet rxd
    DBG_RXIOC_CHECK_EXECUTE[28]  - (A0) 1'h0: Idle
                                     1'h1: Execute in-order check command; auto clear by HW, read 1 for busy.
    DBG_TXIOC_CHECK_EXECUTE[29]  - (A0) 1'h0: Idle
                                     1'h1: Execute in-order check command; auto clear by HW, read 1 for busy.
    TDP_ENQ_MODE[30]             - (RW) TDP Disable Block Mode
                                     0: always enable block mode, ignore TDP_DIS_BLK
                                     1: enqueu after whole frame ready
    ERR_IND_CLR[31]              - (RW) Clears error indicator status
                                     0: Not clear
                                     1: Clear

 =====================================================================================*/
#define WF_MDP_TOP_DBG_CTRL_ERR_IND_CLR_ADDR                   WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_ERR_IND_CLR_MASK                   0x80000000                // ERR_IND_CLR[31]
#define WF_MDP_TOP_DBG_CTRL_ERR_IND_CLR_SHFT                   31
#define WF_MDP_TOP_DBG_CTRL_TDP_ENQ_MODE_ADDR                  WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_TDP_ENQ_MODE_MASK                  0x40000000                // TDP_ENQ_MODE[30]
#define WF_MDP_TOP_DBG_CTRL_TDP_ENQ_MODE_SHFT                  30
#define WF_MDP_TOP_DBG_CTRL_DBG_TXIOC_CHECK_EXECUTE_ADDR       WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_TXIOC_CHECK_EXECUTE_MASK       0x20000000                // DBG_TXIOC_CHECK_EXECUTE[29]
#define WF_MDP_TOP_DBG_CTRL_DBG_TXIOC_CHECK_EXECUTE_SHFT       29
#define WF_MDP_TOP_DBG_CTRL_DBG_RXIOC_CHECK_EXECUTE_ADDR       WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RXIOC_CHECK_EXECUTE_MASK       0x10000000                // DBG_RXIOC_CHECK_EXECUTE[28]
#define WF_MDP_TOP_DBG_CTRL_DBG_RXIOC_CHECK_EXECUTE_SHFT       28
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_FIFO_SEL_ADDR              WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_FIFO_SEL_MASK              0x08000000                // DBG_RDP_FIFO_SEL[27]
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_FIFO_SEL_SHFT              27
#define WF_MDP_TOP_DBG_CTRL_DBG_TXIOC_HALT_ADDR                WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_TXIOC_HALT_MASK                0x04000000                // DBG_TXIOC_HALT[26]
#define WF_MDP_TOP_DBG_CTRL_DBG_TXIOC_HALT_SHFT                26
#define WF_MDP_TOP_DBG_CTRL_DBG_RXIOC_HALT_ADDR                WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RXIOC_HALT_MASK                0x02000000                // DBG_RXIOC_HALT[25]
#define WF_MDP_TOP_DBG_CTRL_DBG_RXIOC_HALT_SHFT                25
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_DROP_CNT_EN_ADDR           WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_DROP_CNT_EN_MASK           0x01000000                // DBG_RDP_DROP_CNT_EN[24]
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_DROP_CNT_EN_SHFT           24
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_FIFO_SEL_1_ADDR            WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_FIFO_SEL_1_MASK            0x00800000                // DBG_TDP_FIFO_SEL_1[23]
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_FIFO_SEL_1_SHFT            23
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_LEN_SEL_ADDR               WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_LEN_SEL_MASK               0x00700000                // DBG_RDP_LEN_SEL[22..20]
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_LEN_SEL_SHFT               20
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_HDR_SEL_ADDR               WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_HDR_SEL_MASK               0x000F0000                // DBG_RDP_HDR_SEL[19..16]
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_HDR_SEL_SHFT               16
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_SKIP_DUP_RXD_ADDR          WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_SKIP_DUP_RXD_MASK          0x0000C000                // DBG_RDP_SKIP_DUP_RXD[15..14]
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_SKIP_DUP_RXD_SHFT          14
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_DIS_FORCE_DUP_RXD_ADDR     WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_DIS_FORCE_DUP_RXD_MASK     0x00002000                // DBG_RDP_DIS_FORCE_DUP_RXD[13]
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_DIS_FORCE_DUP_RXD_SHFT     13
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_RXD_SEL_ADDR               WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_RXD_SEL_MASK               0x00001F00                // DBG_RDP_RXD_SEL[12..8]
#define WF_MDP_TOP_DBG_CTRL_DBG_RDP_RXD_SEL_SHFT               8
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_FIFO_SEL_ADDR              WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_FIFO_SEL_MASK              0x00000080                // DBG_TDP_FIFO_SEL[7]
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_FIFO_SEL_SHFT              7
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_LEN_SEL_ADDR               WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_LEN_SEL_MASK               0x00000070                // DBG_TDP_LEN_SEL[6..4]
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_LEN_SEL_SHFT               4
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_INFO_SEL_ADDR              WF_MDP_TOP_DBG_CTRL_ADDR
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_INFO_SEL_MASK              0x0000000F                // DBG_TDP_INFO_SEL[3..0]
#define WF_MDP_TOP_DBG_CTRL_DBG_TDP_INFO_SEL_SHFT              0

/* =====================================================================================

  ---DB1_DBG_CTRL (0x820CD000 + 0xE0)---

    BN1_DBG_TDP_INFO_SEL[3..0]   - (RW) TDP Debug Info select control
    BN1_DBG_TDP_LEN_SEL[6..4]    - (RW) TDP Debug Length Info select control
    BN1_DBG_TDP_FIFO_SEL[7]      - (RW) TDP Debug FIFO select control
                                     {BN1_DBG_TDP_FIFO_SEL_1,BN1_DBG_TDP_FIFO_SEL}
                                     0: read FIFO
                                     1: write FIFO
                                     2:tx packet title
    RESERVED8[22..8]             - (RO) Reserved bits
    BN1_DBG_TDP_FIFO_SEL_1[23]   - (RW) TDP Debug FIFO select control
                                     {BN1_DBG_TDP_FIFO_SEL_1,BN1_DBG_TDP_FIFO_SEL}
                                     0: read FIFO
                                     1: write FIFO
                                     2:tx packet title
    RESERVED24[24]               - (RO) Reserved bits
    BN1_DBG_RXIOC_HALT[25]       - (RW) HALT RXIOC for Debug
    BN1_DBG_TXIOC_HALT[26]       - (RW) HALT TXIOC for Debug
    RESERVED27[27]               - (RO) Reserved bits
    BN1_DBG_RXIOC_CHECK_EXECUTE[28] - (A0) 1'h0: Idle
                                     1'h1: Execute in-order check command; auto clear by HW, read 1 for busy.
    BN1_DBG_TXIOC_CHECK_EXECUTE[29] - (A0) 1'h0: Idle
                                     1'h1: Execute in-order check command; auto clear by HW, read 1 for busy.
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TXIOC_CHECK_EXECUTE_ADDR WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TXIOC_CHECK_EXECUTE_MASK 0x20000000                // BN1_DBG_TXIOC_CHECK_EXECUTE[29]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TXIOC_CHECK_EXECUTE_SHFT 29
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_RXIOC_CHECK_EXECUTE_ADDR WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_RXIOC_CHECK_EXECUTE_MASK 0x10000000                // BN1_DBG_RXIOC_CHECK_EXECUTE[28]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_RXIOC_CHECK_EXECUTE_SHFT 28
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TXIOC_HALT_ADDR        WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TXIOC_HALT_MASK        0x04000000                // BN1_DBG_TXIOC_HALT[26]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TXIOC_HALT_SHFT        26
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_RXIOC_HALT_ADDR        WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_RXIOC_HALT_MASK        0x02000000                // BN1_DBG_RXIOC_HALT[25]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_RXIOC_HALT_SHFT        25
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_FIFO_SEL_1_ADDR    WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_FIFO_SEL_1_MASK    0x00800000                // BN1_DBG_TDP_FIFO_SEL_1[23]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_FIFO_SEL_1_SHFT    23
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_FIFO_SEL_ADDR      WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_FIFO_SEL_MASK      0x00000080                // BN1_DBG_TDP_FIFO_SEL[7]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_FIFO_SEL_SHFT      7
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_LEN_SEL_ADDR       WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_LEN_SEL_MASK       0x00000070                // BN1_DBG_TDP_LEN_SEL[6..4]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_LEN_SEL_SHFT       4
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_INFO_SEL_ADDR      WF_MDP_TOP_DB1_DBG_CTRL_ADDR
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_INFO_SEL_MASK      0x0000000F                // BN1_DBG_TDP_INFO_SEL[3..0]
#define WF_MDP_TOP_DB1_DBG_CTRL_BN1_DBG_TDP_INFO_SEL_SHFT      0

/* =====================================================================================

  ---DBG_CTRL_1 (0x820CD000 + 0xE4)---

    RESERVED0[26..0]             - (RO) Reserved bits
    DBG_RDP_FIFO_SEL_1[27]       - (RW) RDP Debug FIFO select control
                                     {DBG_RDP_FIFO_SEL_1,DBG_RDP_FIFO_SEL}
                                     0: read FIFO
                                     1: write FIFO
                                     2: rx packet rxd
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DBG_CTRL_1_DBG_RDP_FIFO_SEL_1_ADDR          WF_MDP_TOP_DBG_CTRL_1_ADDR
#define WF_MDP_TOP_DBG_CTRL_1_DBG_RDP_FIFO_SEL_1_MASK          0x08000000                // DBG_RDP_FIFO_SEL_1[27]
#define WF_MDP_TOP_DBG_CTRL_1_DBG_RDP_FIFO_SEL_1_SHFT          27

/* =====================================================================================

  ---DCR2 (0x820CD000 + 0xE8)---

    MCU_MAX_LEN_CHECK[1..0]      - (RW) MCU Max Rx Length Check Control
                                     [0] : enable PSE MCU queue length check
                                     [1] : enable WFDMA MCU rx ring length check
    RX_HDR_TRANS_SHORT[2]        - (RW) Enable RX header translation for short packet (payload < 8 bytes)
                                     0: disable header translation
                                     1: enable header translation
    MCU_MAX_RX_DDWLEN[15..3]     - (RW) MCU Max RX Length, unit by DDW(8 byte)
                                     default: 0x600 = 12288 byte
    MIN_RX_BYTE[31..16]          - (RW) Min RX Byte Length for Host and MCU

 =====================================================================================*/
#define WF_MDP_TOP_DCR2_MIN_RX_BYTE_ADDR                       WF_MDP_TOP_DCR2_ADDR
#define WF_MDP_TOP_DCR2_MIN_RX_BYTE_MASK                       0xFFFF0000                // MIN_RX_BYTE[31..16]
#define WF_MDP_TOP_DCR2_MIN_RX_BYTE_SHFT                       16
#define WF_MDP_TOP_DCR2_MCU_MAX_RX_DDWLEN_ADDR                 WF_MDP_TOP_DCR2_ADDR
#define WF_MDP_TOP_DCR2_MCU_MAX_RX_DDWLEN_MASK                 0x0000FFF8                // MCU_MAX_RX_DDWLEN[15..3]
#define WF_MDP_TOP_DCR2_MCU_MAX_RX_DDWLEN_SHFT                 3
#define WF_MDP_TOP_DCR2_RX_HDR_TRANS_SHORT_ADDR                WF_MDP_TOP_DCR2_ADDR
#define WF_MDP_TOP_DCR2_RX_HDR_TRANS_SHORT_MASK                0x00000004                // RX_HDR_TRANS_SHORT[2]
#define WF_MDP_TOP_DCR2_RX_HDR_TRANS_SHORT_SHFT                2
#define WF_MDP_TOP_DCR2_MCU_MAX_LEN_CHECK_ADDR                 WF_MDP_TOP_DCR2_ADDR
#define WF_MDP_TOP_DCR2_MCU_MAX_LEN_CHECK_MASK                 0x00000003                // MCU_MAX_LEN_CHECK[1..0]
#define WF_MDP_TOP_DCR2_MCU_MAX_LEN_CHECK_SHFT                 0

/* =====================================================================================

  ---DBG_RXD_00 (0x820CD000 + 0x100)---

    DBGR_RXD_00[31..0]           - (RU) RXD debug register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RXD_00_DBGR_RXD_00_ADDR                 WF_MDP_TOP_DBG_RXD_00_ADDR
#define WF_MDP_TOP_DBG_RXD_00_DBGR_RXD_00_MASK                 0xFFFFFFFF                // DBGR_RXD_00[31..0]
#define WF_MDP_TOP_DBG_RXD_00_DBGR_RXD_00_SHFT                 0

/* =====================================================================================

  ---DBG_RXD_01 (0x820CD000 + 0x104)---

    DBGR_RXD_01[31..0]           - (RU) RXD debug register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RXD_01_DBGR_RXD_01_ADDR                 WF_MDP_TOP_DBG_RXD_01_ADDR
#define WF_MDP_TOP_DBG_RXD_01_DBGR_RXD_01_MASK                 0xFFFFFFFF                // DBGR_RXD_01[31..0]
#define WF_MDP_TOP_DBG_RXD_01_DBGR_RXD_01_SHFT                 0

/* =====================================================================================

  ---DBG_RXD_02 (0x820CD000 + 0x108)---

    DBGR_RXD_02[31..0]           - (RU) RXD debug register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RXD_02_DBGR_RXD_02_ADDR                 WF_MDP_TOP_DBG_RXD_02_ADDR
#define WF_MDP_TOP_DBG_RXD_02_DBGR_RXD_02_MASK                 0xFFFFFFFF                // DBGR_RXD_02[31..0]
#define WF_MDP_TOP_DBG_RXD_02_DBGR_RXD_02_SHFT                 0

/* =====================================================================================

  ---DBG_RXD_03 (0x820CD000 + 0x10C)---

    DBGR_RXD_03[31..0]           - (RU) RXD debug register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RXD_03_DBGR_RXD_03_ADDR                 WF_MDP_TOP_DBG_RXD_03_ADDR
#define WF_MDP_TOP_DBG_RXD_03_DBGR_RXD_03_MASK                 0xFFFFFFFF                // DBGR_RXD_03[31..0]
#define WF_MDP_TOP_DBG_RXD_03_DBGR_RXD_03_SHFT                 0

/* =====================================================================================

  ---DBG_RDP_RXD_L (0x820CD000 + 0x110)---

    DBGR_RXD_LDW[31..0]          - (RU) RXD debug Low DW register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RDP_RXD_L_DBGR_RXD_LDW_ADDR             WF_MDP_TOP_DBG_RDP_RXD_L_ADDR
#define WF_MDP_TOP_DBG_RDP_RXD_L_DBGR_RXD_LDW_MASK             0xFFFFFFFF                // DBGR_RXD_LDW[31..0]
#define WF_MDP_TOP_DBG_RDP_RXD_L_DBGR_RXD_LDW_SHFT             0

/* =====================================================================================

  ---DBG_RDP_RXD_H (0x820CD000 + 0x114)---

    DBGR_RXD_HDW[31..0]          - (RU) RXD debug High DW register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RDP_RXD_H_DBGR_RXD_HDW_ADDR             WF_MDP_TOP_DBG_RDP_RXD_H_ADDR
#define WF_MDP_TOP_DBG_RDP_RXD_H_DBGR_RXD_HDW_MASK             0xFFFFFFFF                // DBGR_RXD_HDW[31..0]
#define WF_MDP_TOP_DBG_RDP_RXD_H_DBGR_RXD_HDW_SHFT             0

/* =====================================================================================

  ---DBG_RDP_HDR_L (0x820CD000 + 0x118)---

    DBGR_RDP_HDR_L[31..0]        - (RU) RXD debug Header Low DW register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RDP_HDR_L_DBGR_RDP_HDR_L_ADDR           WF_MDP_TOP_DBG_RDP_HDR_L_ADDR
#define WF_MDP_TOP_DBG_RDP_HDR_L_DBGR_RDP_HDR_L_MASK           0xFFFFFFFF                // DBGR_RDP_HDR_L[31..0]
#define WF_MDP_TOP_DBG_RDP_HDR_L_DBGR_RDP_HDR_L_SHFT           0

/* =====================================================================================

  ---DBG_RDP_HDR_H (0x820CD000 + 0x11C)---

    DBGR_RDP_HDR_H[31..0]        - (RU) RXD debug Header High DW register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RDP_HDR_H_DBGR_RDP_HDR_H_ADDR           WF_MDP_TOP_DBG_RDP_HDR_H_ADDR
#define WF_MDP_TOP_DBG_RDP_HDR_H_DBGR_RDP_HDR_H_MASK           0xFFFFFFFF                // DBGR_RDP_HDR_H[31..0]
#define WF_MDP_TOP_DBG_RDP_HDR_H_DBGR_RDP_HDR_H_SHFT           0

/* =====================================================================================

  ---DBG_RDP_LEN (0x820CD000 + 0x120)---

    DBGR_RDP_LEN[31..0]          - (RU) RXD debug Length INFO register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_RDP_LEN_DBGR_RDP_LEN_ADDR               WF_MDP_TOP_DBG_RDP_LEN_ADDR
#define WF_MDP_TOP_DBG_RDP_LEN_DBGR_RDP_LEN_MASK               0xFFFFFFFF                // DBGR_RDP_LEN[31..0]
#define WF_MDP_TOP_DBG_RDP_LEN_DBGR_RDP_LEN_SHFT               0

/* =====================================================================================

  ---DBG_TDP_INFO_L (0x820CD000 + 0x124)---

    DBGR_TDP_INFO_LDW[31..0]     - (RU) TDP debug INFO Low DW register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_TDP_INFO_L_DBGR_TDP_INFO_LDW_ADDR       WF_MDP_TOP_DBG_TDP_INFO_L_ADDR
#define WF_MDP_TOP_DBG_TDP_INFO_L_DBGR_TDP_INFO_LDW_MASK       0xFFFFFFFF                // DBGR_TDP_INFO_LDW[31..0]
#define WF_MDP_TOP_DBG_TDP_INFO_L_DBGR_TDP_INFO_LDW_SHFT       0

/* =====================================================================================

  ---DBG_TDP_INFO_H (0x820CD000 + 0x128)---

    DBGR_TDP_INFO_HDW[31..0]     - (RU) TDP debug INFO High DW register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_TDP_INFO_H_DBGR_TDP_INFO_HDW_ADDR       WF_MDP_TOP_DBG_TDP_INFO_H_ADDR
#define WF_MDP_TOP_DBG_TDP_INFO_H_DBGR_TDP_INFO_HDW_MASK       0xFFFFFFFF                // DBGR_TDP_INFO_HDW[31..0]
#define WF_MDP_TOP_DBG_TDP_INFO_H_DBGR_TDP_INFO_HDW_SHFT       0

/* =====================================================================================

  ---DBG_TDP_LEN (0x820CD000 + 0x12C)---

    DBGR_TDP_LEN[31..0]          - (RU) TDP debug Length INFO register

 =====================================================================================*/
#define WF_MDP_TOP_DBG_TDP_LEN_DBGR_TDP_LEN_ADDR               WF_MDP_TOP_DBG_TDP_LEN_ADDR
#define WF_MDP_TOP_DBG_TDP_LEN_DBGR_TDP_LEN_MASK               0xFFFFFFFF                // DBGR_TDP_LEN[31..0]
#define WF_MDP_TOP_DBG_TDP_LEN_DBGR_TDP_LEN_SHFT               0

/* =====================================================================================

  ---DB1_DBG_TDP_INFO_L (0x820CD000 + 0x130)---

    BN1_DBGR_TDP_INFO_LDW[31..0] - (RU) TDP debug INFO Low DW register

 =====================================================================================*/
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_L_BN1_DBGR_TDP_INFO_LDW_ADDR WF_MDP_TOP_DB1_DBG_TDP_INFO_L_ADDR
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_L_BN1_DBGR_TDP_INFO_LDW_MASK 0xFFFFFFFF                // BN1_DBGR_TDP_INFO_LDW[31..0]
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_L_BN1_DBGR_TDP_INFO_LDW_SHFT 0

/* =====================================================================================

  ---DB1_DBG_TDP_INFO_H (0x820CD000 + 0x134)---

    BN1_DBGR_TDP_INFO_HDW[31..0] - (RU) TDP debug INFO High DW register

 =====================================================================================*/
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_H_BN1_DBGR_TDP_INFO_HDW_ADDR WF_MDP_TOP_DB1_DBG_TDP_INFO_H_ADDR
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_H_BN1_DBGR_TDP_INFO_HDW_MASK 0xFFFFFFFF                // BN1_DBGR_TDP_INFO_HDW[31..0]
#define WF_MDP_TOP_DB1_DBG_TDP_INFO_H_BN1_DBGR_TDP_INFO_HDW_SHFT 0

/* =====================================================================================

  ---DB1_DBG_TDP_LEN (0x820CD000 + 0x138)---

    BN1_DBGR_TDP_LEN[31..0]      - (RU) TDP debug Length INFO register

 =====================================================================================*/
#define WF_MDP_TOP_DB1_DBG_TDP_LEN_BN1_DBGR_TDP_LEN_ADDR       WF_MDP_TOP_DB1_DBG_TDP_LEN_ADDR
#define WF_MDP_TOP_DB1_DBG_TDP_LEN_BN1_DBGR_TDP_LEN_MASK       0xFFFFFFFF                // BN1_DBGR_TDP_LEN[31..0]
#define WF_MDP_TOP_DB1_DBG_TDP_LEN_BN1_DBGR_TDP_LEN_SHFT       0

/* =====================================================================================

  ---DBG_FID_01 (0x820CD000 + 0x140)---

    TDP_MSDU_PSE_FID_1ST[11..0]  - (RU) The TDP MSDU PSE FID for 1st packet
    RESERVED12[14..12]           - (RO) Reserved bits
    TDP_MSDU_PSE_FID_1ST_RDY[15] - (RU) Indicates the destination FID ready
    TXD_PLE_FID[27..16]          - (RU) The TXD PLE FID
    RESERVED28[30..28]           - (RO) Reserved bits
    TXD_PLE_FID_RDY[31]          - (RU) Indicates the destination FID ready

 =====================================================================================*/
#define WF_MDP_TOP_DBG_FID_01_TXD_PLE_FID_RDY_ADDR             WF_MDP_TOP_DBG_FID_01_ADDR
#define WF_MDP_TOP_DBG_FID_01_TXD_PLE_FID_RDY_MASK             0x80000000                // TXD_PLE_FID_RDY[31]
#define WF_MDP_TOP_DBG_FID_01_TXD_PLE_FID_RDY_SHFT             31
#define WF_MDP_TOP_DBG_FID_01_TXD_PLE_FID_ADDR                 WF_MDP_TOP_DBG_FID_01_ADDR
#define WF_MDP_TOP_DBG_FID_01_TXD_PLE_FID_MASK                 0x0FFF0000                // TXD_PLE_FID[27..16]
#define WF_MDP_TOP_DBG_FID_01_TXD_PLE_FID_SHFT                 16
#define WF_MDP_TOP_DBG_FID_01_TDP_MSDU_PSE_FID_1ST_RDY_ADDR    WF_MDP_TOP_DBG_FID_01_ADDR
#define WF_MDP_TOP_DBG_FID_01_TDP_MSDU_PSE_FID_1ST_RDY_MASK    0x00008000                // TDP_MSDU_PSE_FID_1ST_RDY[15]
#define WF_MDP_TOP_DBG_FID_01_TDP_MSDU_PSE_FID_1ST_RDY_SHFT    15
#define WF_MDP_TOP_DBG_FID_01_TDP_MSDU_PSE_FID_1ST_ADDR        WF_MDP_TOP_DBG_FID_01_ADDR
#define WF_MDP_TOP_DBG_FID_01_TDP_MSDU_PSE_FID_1ST_MASK        0x00000FFF                // TDP_MSDU_PSE_FID_1ST[11..0]
#define WF_MDP_TOP_DBG_FID_01_TDP_MSDU_PSE_FID_1ST_SHFT        0

/* =====================================================================================

  ---DBG_FID_02 (0x820CD000 + 0x144)---

    TDP_MPDU_PSE_FID[11..0]      - (RU) The TDP MPDU PSE FID
    RESERVED12[14..12]           - (RO) Reserved bits
    TDP_MPDU_PSE_FID_RDY[15]     - (RU) Indicates the destination FID ready
    TDP_MSDU_PSE_FID[27..16]     - (RU) The TDP MSDU PSE FID
    RESERVED28[30..28]           - (RO) Reserved bits
    TDP_MSDU_PSE_FID_RDY[31]     - (RU) Indicates the destination FID ready

 =====================================================================================*/
#define WF_MDP_TOP_DBG_FID_02_TDP_MSDU_PSE_FID_RDY_ADDR        WF_MDP_TOP_DBG_FID_02_ADDR
#define WF_MDP_TOP_DBG_FID_02_TDP_MSDU_PSE_FID_RDY_MASK        0x80000000                // TDP_MSDU_PSE_FID_RDY[31]
#define WF_MDP_TOP_DBG_FID_02_TDP_MSDU_PSE_FID_RDY_SHFT        31
#define WF_MDP_TOP_DBG_FID_02_TDP_MSDU_PSE_FID_ADDR            WF_MDP_TOP_DBG_FID_02_ADDR
#define WF_MDP_TOP_DBG_FID_02_TDP_MSDU_PSE_FID_MASK            0x0FFF0000                // TDP_MSDU_PSE_FID[27..16]
#define WF_MDP_TOP_DBG_FID_02_TDP_MSDU_PSE_FID_SHFT            16
#define WF_MDP_TOP_DBG_FID_02_TDP_MPDU_PSE_FID_RDY_ADDR        WF_MDP_TOP_DBG_FID_02_ADDR
#define WF_MDP_TOP_DBG_FID_02_TDP_MPDU_PSE_FID_RDY_MASK        0x00008000                // TDP_MPDU_PSE_FID_RDY[15]
#define WF_MDP_TOP_DBG_FID_02_TDP_MPDU_PSE_FID_RDY_SHFT        15
#define WF_MDP_TOP_DBG_FID_02_TDP_MPDU_PSE_FID_ADDR            WF_MDP_TOP_DBG_FID_02_ADDR
#define WF_MDP_TOP_DBG_FID_02_TDP_MPDU_PSE_FID_MASK            0x00000FFF                // TDP_MPDU_PSE_FID[11..0]
#define WF_MDP_TOP_DBG_FID_02_TDP_MPDU_PSE_FID_SHFT            0

/* =====================================================================================

  ---DBG_FID_03 (0x820CD000 + 0x148)---

    RDP_MPDU_PSE_FID[11..0]      - (RU) The RDP MPDU PSE FID
    RESERVED12[14..12]           - (RO) Reserved bits
    RDP_MPDU_PSE_FID_RDY[15]     - (RU) Indicates the destination FID ready
    RDP_MSDU_PSE_FID[27..16]     - (RU) The RDP MSDU PSE FID
    RESERVED28[30..28]           - (RO) Reserved bits
    RDP_MSDU_PSE_FID_RDY[31]     - (RU) Indicates the destination FID ready

 =====================================================================================*/
#define WF_MDP_TOP_DBG_FID_03_RDP_MSDU_PSE_FID_RDY_ADDR        WF_MDP_TOP_DBG_FID_03_ADDR
#define WF_MDP_TOP_DBG_FID_03_RDP_MSDU_PSE_FID_RDY_MASK        0x80000000                // RDP_MSDU_PSE_FID_RDY[31]
#define WF_MDP_TOP_DBG_FID_03_RDP_MSDU_PSE_FID_RDY_SHFT        31
#define WF_MDP_TOP_DBG_FID_03_RDP_MSDU_PSE_FID_ADDR            WF_MDP_TOP_DBG_FID_03_ADDR
#define WF_MDP_TOP_DBG_FID_03_RDP_MSDU_PSE_FID_MASK            0x0FFF0000                // RDP_MSDU_PSE_FID[27..16]
#define WF_MDP_TOP_DBG_FID_03_RDP_MSDU_PSE_FID_SHFT            16
#define WF_MDP_TOP_DBG_FID_03_RDP_MPDU_PSE_FID_RDY_ADDR        WF_MDP_TOP_DBG_FID_03_ADDR
#define WF_MDP_TOP_DBG_FID_03_RDP_MPDU_PSE_FID_RDY_MASK        0x00008000                // RDP_MPDU_PSE_FID_RDY[15]
#define WF_MDP_TOP_DBG_FID_03_RDP_MPDU_PSE_FID_RDY_SHFT        15
#define WF_MDP_TOP_DBG_FID_03_RDP_MPDU_PSE_FID_ADDR            WF_MDP_TOP_DBG_FID_03_ADDR
#define WF_MDP_TOP_DBG_FID_03_RDP_MPDU_PSE_FID_MASK            0x00000FFF                // RDP_MPDU_PSE_FID[11..0]
#define WF_MDP_TOP_DBG_FID_03_RDP_MPDU_PSE_FID_SHFT            0

/* =====================================================================================

  ---DBG_IOC (0x820CD000 + 0x14C)---

    TXIOC_WAIT_TIMER[7..0]       - (RU) TXIOC wait SEC done timer
    RXIOC_WAIT_TIMER[15..8]      - (RU) RXIOC wait SEC done timer
    BN1_TXIOC_WAIT_TIMER[23..16] - (RU) TXIOC wait SEC done timer for Band 1
    BN1_RXIOC_WAIT_TIMER[31..24] - (RU) RXIOC wait SEC done timer for Band 1

 =====================================================================================*/
#define WF_MDP_TOP_DBG_IOC_BN1_RXIOC_WAIT_TIMER_ADDR           WF_MDP_TOP_DBG_IOC_ADDR
#define WF_MDP_TOP_DBG_IOC_BN1_RXIOC_WAIT_TIMER_MASK           0xFF000000                // BN1_RXIOC_WAIT_TIMER[31..24]
#define WF_MDP_TOP_DBG_IOC_BN1_RXIOC_WAIT_TIMER_SHFT           24
#define WF_MDP_TOP_DBG_IOC_BN1_TXIOC_WAIT_TIMER_ADDR           WF_MDP_TOP_DBG_IOC_ADDR
#define WF_MDP_TOP_DBG_IOC_BN1_TXIOC_WAIT_TIMER_MASK           0x00FF0000                // BN1_TXIOC_WAIT_TIMER[23..16]
#define WF_MDP_TOP_DBG_IOC_BN1_TXIOC_WAIT_TIMER_SHFT           16
#define WF_MDP_TOP_DBG_IOC_RXIOC_WAIT_TIMER_ADDR               WF_MDP_TOP_DBG_IOC_ADDR
#define WF_MDP_TOP_DBG_IOC_RXIOC_WAIT_TIMER_MASK               0x0000FF00                // RXIOC_WAIT_TIMER[15..8]
#define WF_MDP_TOP_DBG_IOC_RXIOC_WAIT_TIMER_SHFT               8
#define WF_MDP_TOP_DBG_IOC_TXIOC_WAIT_TIMER_ADDR               WF_MDP_TOP_DBG_IOC_ADDR
#define WF_MDP_TOP_DBG_IOC_TXIOC_WAIT_TIMER_MASK               0x000000FF                // TXIOC_WAIT_TIMER[7..0]
#define WF_MDP_TOP_DBG_IOC_TXIOC_WAIT_TIMER_SHFT               0

/* =====================================================================================

  ---DBG_FID_04 (0x820CD000 + 0x150)---

    BN1_TDP_MSDU_PSE_FID_1ST[11..0] - (RU) The TDP MSDU PSE FID for 1st packet
    RESERVED12[14..12]           - (RO) Reserved bits
    BN1_TDP_MSDU_PSE_FID_1ST_RDY[15] - (RU) Indicates the destination FID ready
    BN1_TXD_PLE_FID[27..16]      - (RU) The TXD PLE FID
    RESERVED28[30..28]           - (RO) Reserved bits
    BN1_TXD_PLE_FID_RDY[31]      - (RU) Indicates the destination FID ready

 =====================================================================================*/
#define WF_MDP_TOP_DBG_FID_04_BN1_TXD_PLE_FID_RDY_ADDR         WF_MDP_TOP_DBG_FID_04_ADDR
#define WF_MDP_TOP_DBG_FID_04_BN1_TXD_PLE_FID_RDY_MASK         0x80000000                // BN1_TXD_PLE_FID_RDY[31]
#define WF_MDP_TOP_DBG_FID_04_BN1_TXD_PLE_FID_RDY_SHFT         31
#define WF_MDP_TOP_DBG_FID_04_BN1_TXD_PLE_FID_ADDR             WF_MDP_TOP_DBG_FID_04_ADDR
#define WF_MDP_TOP_DBG_FID_04_BN1_TXD_PLE_FID_MASK             0x0FFF0000                // BN1_TXD_PLE_FID[27..16]
#define WF_MDP_TOP_DBG_FID_04_BN1_TXD_PLE_FID_SHFT             16
#define WF_MDP_TOP_DBG_FID_04_BN1_TDP_MSDU_PSE_FID_1ST_RDY_ADDR WF_MDP_TOP_DBG_FID_04_ADDR
#define WF_MDP_TOP_DBG_FID_04_BN1_TDP_MSDU_PSE_FID_1ST_RDY_MASK 0x00008000                // BN1_TDP_MSDU_PSE_FID_1ST_RDY[15]
#define WF_MDP_TOP_DBG_FID_04_BN1_TDP_MSDU_PSE_FID_1ST_RDY_SHFT 15
#define WF_MDP_TOP_DBG_FID_04_BN1_TDP_MSDU_PSE_FID_1ST_ADDR    WF_MDP_TOP_DBG_FID_04_ADDR
#define WF_MDP_TOP_DBG_FID_04_BN1_TDP_MSDU_PSE_FID_1ST_MASK    0x00000FFF                // BN1_TDP_MSDU_PSE_FID_1ST[11..0]
#define WF_MDP_TOP_DBG_FID_04_BN1_TDP_MSDU_PSE_FID_1ST_SHFT    0

/* =====================================================================================

  ---DBG_FID_05 (0x820CD000 + 0x154)---

    BN1_TDP_MPDU_PSE_FID[11..0]  - (RU) The TDP MPDU PSE FID
    RESERVED12[14..12]           - (RO) Reserved bits
    BN1_TDP_MPDU_PSE_FID_RDY[15] - (RU) Indicates the destination FID ready
    BN1_TDP_MSDU_PSE_FID[27..16] - (RU) The TDP MSDU PSE FID
    RESERVED28[30..28]           - (RO) Reserved bits
    BN1_TDP_MSDU_PSE_FID_RDY[31] - (RU) Indicates the destination FID ready

 =====================================================================================*/
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MSDU_PSE_FID_RDY_ADDR    WF_MDP_TOP_DBG_FID_05_ADDR
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MSDU_PSE_FID_RDY_MASK    0x80000000                // BN1_TDP_MSDU_PSE_FID_RDY[31]
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MSDU_PSE_FID_RDY_SHFT    31
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MSDU_PSE_FID_ADDR        WF_MDP_TOP_DBG_FID_05_ADDR
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MSDU_PSE_FID_MASK        0x0FFF0000                // BN1_TDP_MSDU_PSE_FID[27..16]
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MSDU_PSE_FID_SHFT        16
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MPDU_PSE_FID_RDY_ADDR    WF_MDP_TOP_DBG_FID_05_ADDR
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MPDU_PSE_FID_RDY_MASK    0x00008000                // BN1_TDP_MPDU_PSE_FID_RDY[15]
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MPDU_PSE_FID_RDY_SHFT    15
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MPDU_PSE_FID_ADDR        WF_MDP_TOP_DBG_FID_05_ADDR
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MPDU_PSE_FID_MASK        0x00000FFF                // BN1_TDP_MPDU_PSE_FID[11..0]
#define WF_MDP_TOP_DBG_FID_05_BN1_TDP_MPDU_PSE_FID_SHFT        0

/* =====================================================================================

  ---DBG_CS_00 (0x820CD000 + 0x160)---

    TIOC_T_CS[2..0]              - (RU) TIOC TX CS
    RESERVED3[3]                 - (RO) Reserved bits
    TIOC_D_CS[4]                 - (RU) TIOC DATA CS
    RESERVED5[7..5]              - (RO) Reserved bits
    RIOC_R_CS[10..8]             - (RU) RIOC TX CS
    RESERVED11[11]               - (RO) Reserved bits
    RIOC_D_CS[12]                - (RU) RIOC DATA CS
    RESERVED13[15..13]           - (RO) Reserved bits
    MIF_B_SEL[18..16]            - (RU) MIF Buffer Allocate Select
    RESERVED19[19]               - (RO) Reserved bits
    MIF_Q_SEL[22..20]            - (RU) MIF Queue Operation Select
    RESERVED23[23]               - (RO) Reserved bits
    MIF_PSEW_D_SEL[26..24]       - (RU) MIF PSE Write Data bus Select
    RESERVED27[27]               - (RO) Reserved bits
    MIF_PSWR_D_SEL[30..28]       - (RU) MIF PSE Read Data bus Select
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DBG_CS_00_MIF_PSWR_D_SEL_ADDR               WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_MIF_PSWR_D_SEL_MASK               0x70000000                // MIF_PSWR_D_SEL[30..28]
#define WF_MDP_TOP_DBG_CS_00_MIF_PSWR_D_SEL_SHFT               28
#define WF_MDP_TOP_DBG_CS_00_MIF_PSEW_D_SEL_ADDR               WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_MIF_PSEW_D_SEL_MASK               0x07000000                // MIF_PSEW_D_SEL[26..24]
#define WF_MDP_TOP_DBG_CS_00_MIF_PSEW_D_SEL_SHFT               24
#define WF_MDP_TOP_DBG_CS_00_MIF_Q_SEL_ADDR                    WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_MIF_Q_SEL_MASK                    0x00700000                // MIF_Q_SEL[22..20]
#define WF_MDP_TOP_DBG_CS_00_MIF_Q_SEL_SHFT                    20
#define WF_MDP_TOP_DBG_CS_00_MIF_B_SEL_ADDR                    WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_MIF_B_SEL_MASK                    0x00070000                // MIF_B_SEL[18..16]
#define WF_MDP_TOP_DBG_CS_00_MIF_B_SEL_SHFT                    16
#define WF_MDP_TOP_DBG_CS_00_RIOC_D_CS_ADDR                    WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_RIOC_D_CS_MASK                    0x00001000                // RIOC_D_CS[12]
#define WF_MDP_TOP_DBG_CS_00_RIOC_D_CS_SHFT                    12
#define WF_MDP_TOP_DBG_CS_00_RIOC_R_CS_ADDR                    WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_RIOC_R_CS_MASK                    0x00000700                // RIOC_R_CS[10..8]
#define WF_MDP_TOP_DBG_CS_00_RIOC_R_CS_SHFT                    8
#define WF_MDP_TOP_DBG_CS_00_TIOC_D_CS_ADDR                    WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_TIOC_D_CS_MASK                    0x00000010                // TIOC_D_CS[4]
#define WF_MDP_TOP_DBG_CS_00_TIOC_D_CS_SHFT                    4
#define WF_MDP_TOP_DBG_CS_00_TIOC_T_CS_ADDR                    WF_MDP_TOP_DBG_CS_00_ADDR
#define WF_MDP_TOP_DBG_CS_00_TIOC_T_CS_MASK                    0x00000007                // TIOC_T_CS[2..0]
#define WF_MDP_TOP_DBG_CS_00_TIOC_T_CS_SHFT                    0

/* =====================================================================================

  ---DBG_CS_01 (0x820CD000 + 0x164)---

    TDP_R_TX_CS[3..0]            - (RU) TDP R_TX CS
    TDP_R_D_CS[4]                - (RU) TDP Read Data CS
    RESERVED5[7..5]              - (RO) Reserved bits
    TDP_M_TX_CS[12..8]           - (RU) TDP M_TX CS
    RESERVED13[23..13]           - (RO) Reserved bits
    TDP_W_TX_CS[27..24]          - (RU) TDP W_TX CS
    TDP_W_D_CS[28]               - (RU) TDP Write Data CS
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DBG_CS_01_TDP_W_D_CS_ADDR                   WF_MDP_TOP_DBG_CS_01_ADDR
#define WF_MDP_TOP_DBG_CS_01_TDP_W_D_CS_MASK                   0x10000000                // TDP_W_D_CS[28]
#define WF_MDP_TOP_DBG_CS_01_TDP_W_D_CS_SHFT                   28
#define WF_MDP_TOP_DBG_CS_01_TDP_W_TX_CS_ADDR                  WF_MDP_TOP_DBG_CS_01_ADDR
#define WF_MDP_TOP_DBG_CS_01_TDP_W_TX_CS_MASK                  0x0F000000                // TDP_W_TX_CS[27..24]
#define WF_MDP_TOP_DBG_CS_01_TDP_W_TX_CS_SHFT                  24
#define WF_MDP_TOP_DBG_CS_01_TDP_M_TX_CS_ADDR                  WF_MDP_TOP_DBG_CS_01_ADDR
#define WF_MDP_TOP_DBG_CS_01_TDP_M_TX_CS_MASK                  0x00001F00                // TDP_M_TX_CS[12..8]
#define WF_MDP_TOP_DBG_CS_01_TDP_M_TX_CS_SHFT                  8
#define WF_MDP_TOP_DBG_CS_01_TDP_R_D_CS_ADDR                   WF_MDP_TOP_DBG_CS_01_ADDR
#define WF_MDP_TOP_DBG_CS_01_TDP_R_D_CS_MASK                   0x00000010                // TDP_R_D_CS[4]
#define WF_MDP_TOP_DBG_CS_01_TDP_R_D_CS_SHFT                   4
#define WF_MDP_TOP_DBG_CS_01_TDP_R_TX_CS_ADDR                  WF_MDP_TOP_DBG_CS_01_ADDR
#define WF_MDP_TOP_DBG_CS_01_TDP_R_TX_CS_MASK                  0x0000000F                // TDP_R_TX_CS[3..0]
#define WF_MDP_TOP_DBG_CS_01_TDP_R_TX_CS_SHFT                  0

/* =====================================================================================

  ---DBG_CS_02 (0x820CD000 + 0x168)---

    RDP_R_TX_CS[3..0]            - (RU) RDP R_TX CS
    RDP_R_D_CS[4]                - (RU) RDP Read Data CS
    RESERVED5[7..5]              - (RO) Reserved bits
    RDP_M_TX_CS[12..8]           - (RU) RDP M_TX CS
    RESERVED13[15..13]           - (RO) Reserved bits
    RDP_HTX_CS[18..16]           - (RU) RDP Header translate CS
    RESERVED19[23..19]           - (RO) Reserved bits
    RDP_W_TX_CS[27..24]          - (RU) RDP W_TX CS
    RDP_W_D_CS[28]               - (RU) RDP Write Data CS
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DBG_CS_02_RDP_W_D_CS_ADDR                   WF_MDP_TOP_DBG_CS_02_ADDR
#define WF_MDP_TOP_DBG_CS_02_RDP_W_D_CS_MASK                   0x10000000                // RDP_W_D_CS[28]
#define WF_MDP_TOP_DBG_CS_02_RDP_W_D_CS_SHFT                   28
#define WF_MDP_TOP_DBG_CS_02_RDP_W_TX_CS_ADDR                  WF_MDP_TOP_DBG_CS_02_ADDR
#define WF_MDP_TOP_DBG_CS_02_RDP_W_TX_CS_MASK                  0x0F000000                // RDP_W_TX_CS[27..24]
#define WF_MDP_TOP_DBG_CS_02_RDP_W_TX_CS_SHFT                  24
#define WF_MDP_TOP_DBG_CS_02_RDP_HTX_CS_ADDR                   WF_MDP_TOP_DBG_CS_02_ADDR
#define WF_MDP_TOP_DBG_CS_02_RDP_HTX_CS_MASK                   0x00070000                // RDP_HTX_CS[18..16]
#define WF_MDP_TOP_DBG_CS_02_RDP_HTX_CS_SHFT                   16
#define WF_MDP_TOP_DBG_CS_02_RDP_M_TX_CS_ADDR                  WF_MDP_TOP_DBG_CS_02_ADDR
#define WF_MDP_TOP_DBG_CS_02_RDP_M_TX_CS_MASK                  0x00001F00                // RDP_M_TX_CS[12..8]
#define WF_MDP_TOP_DBG_CS_02_RDP_M_TX_CS_SHFT                  8
#define WF_MDP_TOP_DBG_CS_02_RDP_R_D_CS_ADDR                   WF_MDP_TOP_DBG_CS_02_ADDR
#define WF_MDP_TOP_DBG_CS_02_RDP_R_D_CS_MASK                   0x00000010                // RDP_R_D_CS[4]
#define WF_MDP_TOP_DBG_CS_02_RDP_R_D_CS_SHFT                   4
#define WF_MDP_TOP_DBG_CS_02_RDP_R_TX_CS_ADDR                  WF_MDP_TOP_DBG_CS_02_ADDR
#define WF_MDP_TOP_DBG_CS_02_RDP_R_TX_CS_MASK                  0x0000000F                // RDP_R_TX_CS[3..0]
#define WF_MDP_TOP_DBG_CS_02_RDP_R_TX_CS_SHFT                  0

/* =====================================================================================

  ---DBG_CS_03 (0x820CD000 + 0x16C)---

    BN1_TIOC_T_CS[2..0]          - (RU) TIOC TX CS
    RESERVED3[3]                 - (RO) Reserved bits
    BN1_TIOC_D_CS[4]             - (RU) TIOC DATA CS
    RESERVED5[7..5]              - (RO) Reserved bits
    BN1_RIOC_R_CS[10..8]         - (RU) RIOC TX CS
    RESERVED11[11]               - (RO) Reserved bits
    BN1_RIOC_D_CS[12]            - (RU) RIOC DATA CS
    RESERVED13[23..13]           - (RO) Reserved bits
    MIF_WTBL_TX_SEL[26..24]      - (RU) MIF WTBL TX Read Data bus Select
    RESERVED27[27]               - (RO) Reserved bits
    MIF_PLE_D_SEL[30..28]        - (RU) MIF PLE Read Data bus Select
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DBG_CS_03_MIF_PLE_D_SEL_ADDR                WF_MDP_TOP_DBG_CS_03_ADDR
#define WF_MDP_TOP_DBG_CS_03_MIF_PLE_D_SEL_MASK                0x70000000                // MIF_PLE_D_SEL[30..28]
#define WF_MDP_TOP_DBG_CS_03_MIF_PLE_D_SEL_SHFT                28
#define WF_MDP_TOP_DBG_CS_03_MIF_WTBL_TX_SEL_ADDR              WF_MDP_TOP_DBG_CS_03_ADDR
#define WF_MDP_TOP_DBG_CS_03_MIF_WTBL_TX_SEL_MASK              0x07000000                // MIF_WTBL_TX_SEL[26..24]
#define WF_MDP_TOP_DBG_CS_03_MIF_WTBL_TX_SEL_SHFT              24
#define WF_MDP_TOP_DBG_CS_03_BN1_RIOC_D_CS_ADDR                WF_MDP_TOP_DBG_CS_03_ADDR
#define WF_MDP_TOP_DBG_CS_03_BN1_RIOC_D_CS_MASK                0x00001000                // BN1_RIOC_D_CS[12]
#define WF_MDP_TOP_DBG_CS_03_BN1_RIOC_D_CS_SHFT                12
#define WF_MDP_TOP_DBG_CS_03_BN1_RIOC_R_CS_ADDR                WF_MDP_TOP_DBG_CS_03_ADDR
#define WF_MDP_TOP_DBG_CS_03_BN1_RIOC_R_CS_MASK                0x00000700                // BN1_RIOC_R_CS[10..8]
#define WF_MDP_TOP_DBG_CS_03_BN1_RIOC_R_CS_SHFT                8
#define WF_MDP_TOP_DBG_CS_03_BN1_TIOC_D_CS_ADDR                WF_MDP_TOP_DBG_CS_03_ADDR
#define WF_MDP_TOP_DBG_CS_03_BN1_TIOC_D_CS_MASK                0x00000010                // BN1_TIOC_D_CS[4]
#define WF_MDP_TOP_DBG_CS_03_BN1_TIOC_D_CS_SHFT                4
#define WF_MDP_TOP_DBG_CS_03_BN1_TIOC_T_CS_ADDR                WF_MDP_TOP_DBG_CS_03_ADDR
#define WF_MDP_TOP_DBG_CS_03_BN1_TIOC_T_CS_MASK                0x00000007                // BN1_TIOC_T_CS[2..0]
#define WF_MDP_TOP_DBG_CS_03_BN1_TIOC_T_CS_SHFT                0

/* =====================================================================================

  ---DBG_CS_04 (0x820CD000 + 0x170)---

    BN1_TDP_R_TX_CS[3..0]        - (RU) TDP R_TX CS
    BN1_TDP_R_D_CS[4]            - (RU) TDP Read Data CS
    RESERVED5[7..5]              - (RO) Reserved bits
    BN1_TDP_M_TX_CS[12..8]       - (RU) TDP M_TX CS
    RESERVED13[23..13]           - (RO) Reserved bits
    BN1_TDP_W_TX_CS[27..24]      - (RU) TDP W_TX CS
    BN1_TDP_W_D_CS[28]           - (RU) TDP Write Data CS
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_W_D_CS_ADDR               WF_MDP_TOP_DBG_CS_04_ADDR
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_W_D_CS_MASK               0x10000000                // BN1_TDP_W_D_CS[28]
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_W_D_CS_SHFT               28
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_W_TX_CS_ADDR              WF_MDP_TOP_DBG_CS_04_ADDR
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_W_TX_CS_MASK              0x0F000000                // BN1_TDP_W_TX_CS[27..24]
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_W_TX_CS_SHFT              24
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_M_TX_CS_ADDR              WF_MDP_TOP_DBG_CS_04_ADDR
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_M_TX_CS_MASK              0x00001F00                // BN1_TDP_M_TX_CS[12..8]
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_M_TX_CS_SHFT              8
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_R_D_CS_ADDR               WF_MDP_TOP_DBG_CS_04_ADDR
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_R_D_CS_MASK               0x00000010                // BN1_TDP_R_D_CS[4]
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_R_D_CS_SHFT               4
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_R_TX_CS_ADDR              WF_MDP_TOP_DBG_CS_04_ADDR
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_R_TX_CS_MASK              0x0000000F                // BN1_TDP_R_TX_CS[3..0]
#define WF_MDP_TOP_DBG_CS_04_BN1_TDP_R_TX_CS_SHFT              0

/* =====================================================================================

  ---IOC_CTL (0x820CD000 + 0x18C)---

    RIOC_PKT_TYPE[4..0]          - (RO) RIOC RXD.Packet_Type
    RESERVED5[5]                 - (RO) Reserved bits
    RIOC_SEC_DONE[6]             - (RO) RIOC RXD.SEC_DONE
    TIOC_SEC_DONE[7]             - (RO) TIOC TXD.SEC_DONE
    BN1_RIOC_PKT_TYPE[12..8]     - (RO) RIOC RXD.Packet_Type
    RESERVED13[13]               - (RO) Reserved bits
    BN1_RIOC_SEC_DONE[14]        - (RO) RIOC RXD.SEC_DONE
    BN1_TIOC_SEC_DONE[15]        - (RO) TIOC TXD.SEC_DONE
    RIOC_UNKNOWN_SEC_HALT_EN[16] - (RW) Enable RIOC halt when detect unknown cipher
    TIOC_UNKNOWN_SEC_HALT_EN[17] - (RW) Enable TIOC halt when detect unknown cipher
    TIOC_BYPASS_PLE_ADD_PLD[18]  - (RW) Enable TIOC bypass notifying PLE payload is ready
    RESERVED19[28..19]           - (RO) Reserved bits
    RIOC_NONRX_NOSECDONE_ERR_IND[29] - (RW) Enable RIOC indicate non Rx packet with no SEC done
    RIOC_NONRX_ERR_IND[30]       - (RW) Enable RIOC indicate non Rx packet
    BYPASS_NONRX[31]             - (RW) Bypass non RX packet

 =====================================================================================*/
#define WF_MDP_TOP_IOC_CTL_BYPASS_NONRX_ADDR                   WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_BYPASS_NONRX_MASK                   0x80000000                // BYPASS_NONRX[31]
#define WF_MDP_TOP_IOC_CTL_BYPASS_NONRX_SHFT                   31
#define WF_MDP_TOP_IOC_CTL_RIOC_NONRX_ERR_IND_ADDR             WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_RIOC_NONRX_ERR_IND_MASK             0x40000000                // RIOC_NONRX_ERR_IND[30]
#define WF_MDP_TOP_IOC_CTL_RIOC_NONRX_ERR_IND_SHFT             30
#define WF_MDP_TOP_IOC_CTL_RIOC_NONRX_NOSECDONE_ERR_IND_ADDR   WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_RIOC_NONRX_NOSECDONE_ERR_IND_MASK   0x20000000                // RIOC_NONRX_NOSECDONE_ERR_IND[29]
#define WF_MDP_TOP_IOC_CTL_RIOC_NONRX_NOSECDONE_ERR_IND_SHFT   29
#define WF_MDP_TOP_IOC_CTL_TIOC_BYPASS_PLE_ADD_PLD_ADDR        WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_TIOC_BYPASS_PLE_ADD_PLD_MASK        0x00040000                // TIOC_BYPASS_PLE_ADD_PLD[18]
#define WF_MDP_TOP_IOC_CTL_TIOC_BYPASS_PLE_ADD_PLD_SHFT        18
#define WF_MDP_TOP_IOC_CTL_TIOC_UNKNOWN_SEC_HALT_EN_ADDR       WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_TIOC_UNKNOWN_SEC_HALT_EN_MASK       0x00020000                // TIOC_UNKNOWN_SEC_HALT_EN[17]
#define WF_MDP_TOP_IOC_CTL_TIOC_UNKNOWN_SEC_HALT_EN_SHFT       17
#define WF_MDP_TOP_IOC_CTL_RIOC_UNKNOWN_SEC_HALT_EN_ADDR       WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_RIOC_UNKNOWN_SEC_HALT_EN_MASK       0x00010000                // RIOC_UNKNOWN_SEC_HALT_EN[16]
#define WF_MDP_TOP_IOC_CTL_RIOC_UNKNOWN_SEC_HALT_EN_SHFT       16
#define WF_MDP_TOP_IOC_CTL_BN1_TIOC_SEC_DONE_ADDR              WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_BN1_TIOC_SEC_DONE_MASK              0x00008000                // BN1_TIOC_SEC_DONE[15]
#define WF_MDP_TOP_IOC_CTL_BN1_TIOC_SEC_DONE_SHFT              15
#define WF_MDP_TOP_IOC_CTL_BN1_RIOC_SEC_DONE_ADDR              WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_BN1_RIOC_SEC_DONE_MASK              0x00004000                // BN1_RIOC_SEC_DONE[14]
#define WF_MDP_TOP_IOC_CTL_BN1_RIOC_SEC_DONE_SHFT              14
#define WF_MDP_TOP_IOC_CTL_BN1_RIOC_PKT_TYPE_ADDR              WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_BN1_RIOC_PKT_TYPE_MASK              0x00001F00                // BN1_RIOC_PKT_TYPE[12..8]
#define WF_MDP_TOP_IOC_CTL_BN1_RIOC_PKT_TYPE_SHFT              8
#define WF_MDP_TOP_IOC_CTL_TIOC_SEC_DONE_ADDR                  WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_TIOC_SEC_DONE_MASK                  0x00000080                // TIOC_SEC_DONE[7]
#define WF_MDP_TOP_IOC_CTL_TIOC_SEC_DONE_SHFT                  7
#define WF_MDP_TOP_IOC_CTL_RIOC_SEC_DONE_ADDR                  WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_RIOC_SEC_DONE_MASK                  0x00000040                // RIOC_SEC_DONE[6]
#define WF_MDP_TOP_IOC_CTL_RIOC_SEC_DONE_SHFT                  6
#define WF_MDP_TOP_IOC_CTL_RIOC_PKT_TYPE_ADDR                  WF_MDP_TOP_IOC_CTL_ADDR
#define WF_MDP_TOP_IOC_CTL_RIOC_PKT_TYPE_MASK                  0x0000001F                // RIOC_PKT_TYPE[4..0]
#define WF_MDP_TOP_IOC_CTL_RIOC_PKT_TYPE_SHFT                  0

/* =====================================================================================

  ---DB1_RCFR0 (0x820CD000 + 0x190)---

    DB1_DAT_N_NULL2M[1..0]       - (RW) Set Non-(Q)Null Data frame
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_DAT_NULL2M[3..2]         - (RW) Set (Q)Null Data frame
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_MGT2M[5..4]              - (RW) Set management frame
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_CTRL_N_BAR2M[7..6]       - (RW) Set non-BAR, non-Trigger control frame
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_CTRL_BAR2M[9..8]         - (RW) Set BAR control frame
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_FRAG2M[11..10]           - (RW) Set fragmented packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    RESERVED12[15..12]           - (RO) Reserved bits
    DB1_SLEN2M[17..16]           - (RW) Set short packet (payload < DCR2.MIN_RX_BYTE)
                                     2'b00: To RX2HDMA0_PID/QID
                                     2'b01: To RX2HDMA1_PID/QID
                                     2'b10: To RX2MCU_PID/QID
                                     2'b11: Drop packet
                                     (For RX Band 1)
    DB1_DHCP2M[19..18]           - (RW) Set DHCP packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_DHCPV62M[21..20]         - (RW) Set DHCPv6 packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_WOL2M[23..22]            - (RW) Set WOL packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_MGC2M[25..24]            - (RW) Set magic packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_OFLD2M[31..26]           - (RW) Set TDLS/ARP/NS/NA/EAPOL
                                     bit[5:4]: For TDLS packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     bit[3:2]: For ARP/NS/NA packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     bit[1:0]: For EAPOL packet
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RCFR0_DB1_OFLD2M_ADDR                   WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_OFLD2M_MASK                   0xFC000000                // DB1_OFLD2M[31..26]
#define WF_MDP_TOP_DB1_RCFR0_DB1_OFLD2M_SHFT                   26
#define WF_MDP_TOP_DB1_RCFR0_DB1_MGC2M_ADDR                    WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_MGC2M_MASK                    0x03000000                // DB1_MGC2M[25..24]
#define WF_MDP_TOP_DB1_RCFR0_DB1_MGC2M_SHFT                    24
#define WF_MDP_TOP_DB1_RCFR0_DB1_WOL2M_ADDR                    WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_WOL2M_MASK                    0x00C00000                // DB1_WOL2M[23..22]
#define WF_MDP_TOP_DB1_RCFR0_DB1_WOL2M_SHFT                    22
#define WF_MDP_TOP_DB1_RCFR0_DB1_DHCPV62M_ADDR                 WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_DHCPV62M_MASK                 0x00300000                // DB1_DHCPV62M[21..20]
#define WF_MDP_TOP_DB1_RCFR0_DB1_DHCPV62M_SHFT                 20
#define WF_MDP_TOP_DB1_RCFR0_DB1_DHCP2M_ADDR                   WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_DHCP2M_MASK                   0x000C0000                // DB1_DHCP2M[19..18]
#define WF_MDP_TOP_DB1_RCFR0_DB1_DHCP2M_SHFT                   18
#define WF_MDP_TOP_DB1_RCFR0_DB1_SLEN2M_ADDR                   WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_SLEN2M_MASK                   0x00030000                // DB1_SLEN2M[17..16]
#define WF_MDP_TOP_DB1_RCFR0_DB1_SLEN2M_SHFT                   16
#define WF_MDP_TOP_DB1_RCFR0_DB1_FRAG2M_ADDR                   WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_FRAG2M_MASK                   0x00000C00                // DB1_FRAG2M[11..10]
#define WF_MDP_TOP_DB1_RCFR0_DB1_FRAG2M_SHFT                   10
#define WF_MDP_TOP_DB1_RCFR0_DB1_CTRL_BAR2M_ADDR               WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_CTRL_BAR2M_MASK               0x00000300                // DB1_CTRL_BAR2M[9..8]
#define WF_MDP_TOP_DB1_RCFR0_DB1_CTRL_BAR2M_SHFT               8
#define WF_MDP_TOP_DB1_RCFR0_DB1_CTRL_N_BAR2M_ADDR             WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_CTRL_N_BAR2M_MASK             0x000000C0                // DB1_CTRL_N_BAR2M[7..6]
#define WF_MDP_TOP_DB1_RCFR0_DB1_CTRL_N_BAR2M_SHFT             6
#define WF_MDP_TOP_DB1_RCFR0_DB1_MGT2M_ADDR                    WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_MGT2M_MASK                    0x00000030                // DB1_MGT2M[5..4]
#define WF_MDP_TOP_DB1_RCFR0_DB1_MGT2M_SHFT                    4
#define WF_MDP_TOP_DB1_RCFR0_DB1_DAT_NULL2M_ADDR               WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_DAT_NULL2M_MASK               0x0000000C                // DB1_DAT_NULL2M[3..2]
#define WF_MDP_TOP_DB1_RCFR0_DB1_DAT_NULL2M_SHFT               2
#define WF_MDP_TOP_DB1_RCFR0_DB1_DAT_N_NULL2M_ADDR             WF_MDP_TOP_DB1_RCFR0_ADDR
#define WF_MDP_TOP_DB1_RCFR0_DB1_DAT_N_NULL2M_MASK             0x00000003                // DB1_DAT_N_NULL2M[1..0]
#define WF_MDP_TOP_DB1_RCFR0_DB1_DAT_N_NULL2M_SHFT             0

/* =====================================================================================

  ---DB1_RCFR1 (0x820CD000 + 0x194)---

    BSSID0_DUP_RFB_CTL[3..0]     - (RW) Band 1 duplicate RFB control
                                     bit[3]:
                                     0: Don't care MoreData bit value and honor the RFB duplication decision
                                     1: If the MoreData bit value in FC field is interested value (according to RMAC_CR.MISC2 setting), duplicate the RFB
                                     bit[2]:
                                     0: Keep RFB duplication, even if RFB.WLAN_IDX=10'h3FF
                                     1: Ignore RFB duplication, if RFB.WLAN_IDX=10'h3FF
                                     bit[1]:
                                     0: Keep RFB duplication, even if frame TYPE is MGT
                                     1: Ignore RFB duplication if frame TYPE is MGT
                                     bit[0]:
                                     0: Keep RFB duplication, even if frame TYPE is DATA
                                     1: Ignore RFB duplication if frame TYPE is DATA
                                     (For RX  Band 1)
    BSSID1_DUP_RFB_CTL[7..4]     - (RW) Same as BSSID0_DUP_RFB_CTL
                                     (For RX Band 1)
    BSSID2_DUP_RFB_CTL[11..8]    - (RW) Same as BSSID0_DUP_RFB_CTL
                                     (For RX Band 1)
    BSSID3_DUP_RFB_CTL[15..12]   - (RW) Same as BSSID0_DUP_RFB_CTL
                                     (For RX Band 1)
    DB1_CTRL_TGR2M[17..16]       - (RW) Set Trigger control frame
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_BCN_HASH_DP[18]          - (RW) Drop beacon when pass filter
                                     1'b0: Ignore Drop
                                     1'b1: Drop
                                     (For RX Band 1)
    RESERVED19[19]               - (RO) Reserved bits
    DB1_CLS_DIR[21..20]          - (RW) Set CLS_BITMAP forward target
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_BP2M[23..22]             - (RW) Set up bypass packet (sniffer mode)
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_EL2M[25..24]             - (RW) EL "Exceed Max. RX length" packet to MCU
                                     2'b00: To DB1_RX2HDMA0_PID/QID
                                     2'b01: To DB1_RX2HDMA1_PID/QID
                                     2'b10: To DB1_RX2MCU_PID/QID
                                     (For RX Band 1)
    DB1_LLC_MIS_DP[26]           - (RW) Drop packet when HTF(due to undefined LLC-SNAP or VLAN is followed by undefined LLC-SNAP) bit is 1
                                     1'b0: Ignore Drop
                                     1'b1: Drop
                                     (For RX Band 1)
    DB1_UCDP2MH[28..27]          - (RW) Send PF dropped unicast packet
                                     2'h0: Drop packet
                                     2'h1: To DB1_RX2MCU_PID/QID
                                     2'h2: To DB1_RX2HDMA0_PID/QID
                                     2'h3: To DB1_RX2HDMA0_PID/QID
                                     (For RX Band 1)
    DB1_BMCDP2MH[30..29]         - (RW) Send PF dropped broadcast/multicast packet
                                     2'h0: Drop packet
                                     2'h1: To DB1_RX2MCU_PID/QID
                                     2'h2: To DB1_RX2HDMA0_PID/QID
                                     2'h3: To DB1_RX2HDMA0_PID/QID
                                     (For RX Band 1)
    DB1_PS_IGNORE_DP[31]         - (RW) Ignore packet dropping when either PS bit is 1, or transition from 1 to 0
                                     0: Drop
                                     1: Ignore Drop
                                     (For RX Band 1)

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RCFR1_DB1_PS_IGNORE_DP_ADDR             WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_PS_IGNORE_DP_MASK             0x80000000                // DB1_PS_IGNORE_DP[31]
#define WF_MDP_TOP_DB1_RCFR1_DB1_PS_IGNORE_DP_SHFT             31
#define WF_MDP_TOP_DB1_RCFR1_DB1_BMCDP2MH_ADDR                 WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_BMCDP2MH_MASK                 0x60000000                // DB1_BMCDP2MH[30..29]
#define WF_MDP_TOP_DB1_RCFR1_DB1_BMCDP2MH_SHFT                 29
#define WF_MDP_TOP_DB1_RCFR1_DB1_UCDP2MH_ADDR                  WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_UCDP2MH_MASK                  0x18000000                // DB1_UCDP2MH[28..27]
#define WF_MDP_TOP_DB1_RCFR1_DB1_UCDP2MH_SHFT                  27
#define WF_MDP_TOP_DB1_RCFR1_DB1_LLC_MIS_DP_ADDR               WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_LLC_MIS_DP_MASK               0x04000000                // DB1_LLC_MIS_DP[26]
#define WF_MDP_TOP_DB1_RCFR1_DB1_LLC_MIS_DP_SHFT               26
#define WF_MDP_TOP_DB1_RCFR1_DB1_EL2M_ADDR                     WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_EL2M_MASK                     0x03000000                // DB1_EL2M[25..24]
#define WF_MDP_TOP_DB1_RCFR1_DB1_EL2M_SHFT                     24
#define WF_MDP_TOP_DB1_RCFR1_DB1_BP2M_ADDR                     WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_BP2M_MASK                     0x00C00000                // DB1_BP2M[23..22]
#define WF_MDP_TOP_DB1_RCFR1_DB1_BP2M_SHFT                     22
#define WF_MDP_TOP_DB1_RCFR1_DB1_CLS_DIR_ADDR                  WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_CLS_DIR_MASK                  0x00300000                // DB1_CLS_DIR[21..20]
#define WF_MDP_TOP_DB1_RCFR1_DB1_CLS_DIR_SHFT                  20
#define WF_MDP_TOP_DB1_RCFR1_DB1_BCN_HASH_DP_ADDR              WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_BCN_HASH_DP_MASK              0x00040000                // DB1_BCN_HASH_DP[18]
#define WF_MDP_TOP_DB1_RCFR1_DB1_BCN_HASH_DP_SHFT              18
#define WF_MDP_TOP_DB1_RCFR1_DB1_CTRL_TGR2M_ADDR               WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_DB1_CTRL_TGR2M_MASK               0x00030000                // DB1_CTRL_TGR2M[17..16]
#define WF_MDP_TOP_DB1_RCFR1_DB1_CTRL_TGR2M_SHFT               16
#define WF_MDP_TOP_DB1_RCFR1_BSSID3_DUP_RFB_CTL_ADDR           WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_BSSID3_DUP_RFB_CTL_MASK           0x0000F000                // BSSID3_DUP_RFB_CTL[15..12]
#define WF_MDP_TOP_DB1_RCFR1_BSSID3_DUP_RFB_CTL_SHFT           12
#define WF_MDP_TOP_DB1_RCFR1_BSSID2_DUP_RFB_CTL_ADDR           WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_BSSID2_DUP_RFB_CTL_MASK           0x00000F00                // BSSID2_DUP_RFB_CTL[11..8]
#define WF_MDP_TOP_DB1_RCFR1_BSSID2_DUP_RFB_CTL_SHFT           8
#define WF_MDP_TOP_DB1_RCFR1_BSSID1_DUP_RFB_CTL_ADDR           WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_BSSID1_DUP_RFB_CTL_MASK           0x000000F0                // BSSID1_DUP_RFB_CTL[7..4]
#define WF_MDP_TOP_DB1_RCFR1_BSSID1_DUP_RFB_CTL_SHFT           4
#define WF_MDP_TOP_DB1_RCFR1_BSSID0_DUP_RFB_CTL_ADDR           WF_MDP_TOP_DB1_RCFR1_ADDR
#define WF_MDP_TOP_DB1_RCFR1_BSSID0_DUP_RFB_CTL_MASK           0x0000000F                // BSSID0_DUP_RFB_CTL[3..0]
#define WF_MDP_TOP_DB1_RCFR1_BSSID0_DUP_RFB_CTL_SHFT           0

/* =====================================================================================

  ---DB1_RCFR2 (0x820CD000 + 0x198)---

    DB1_HTC_DUP_RFB[31..0]       - (RW) If the received frame will pass to host and the result of this field "AND" received frame's HTC field is not 0, duplicate RFB and pass to FW.
                                     If the received frame will pass to FW, ignore this field.
                                     (For RX  Band 1)

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RCFR2_DB1_HTC_DUP_RFB_ADDR              WF_MDP_TOP_DB1_RCFR2_ADDR
#define WF_MDP_TOP_DB1_RCFR2_DB1_HTC_DUP_RFB_MASK              0xFFFFFFFF                // DB1_HTC_DUP_RFB[31..0]
#define WF_MDP_TOP_DB1_RCFR2_DB1_HTC_DUP_RFB_SHFT              0

/* =====================================================================================

  ---DB1_RCFR3 (0x820CD000 + 0x19C)---

    DB1_RX2HDMA0_QID[6..0]       - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_RX2HDMA0_PID[7]          - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2HDMA0_PID_1, DB1_RCFR3.DB1_RX2HDMA0_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_RX2HDMA1_QID[14..8]      - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_RX2HDMA1_PID[15]         - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2HDMA1_PID_1, DB1_RCFR3.DB1_RX2HDMA1_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_RX2MCU_QID[22..16]       - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_RX2MCU_PID[23]           - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2MCU_PID_1, DB1_RCFR3.DB1_RX2MCU_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_RX2H_MD_QID[30..24]      - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_RX2H_MD_PID[31]          - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2H_MD_PID_1, DB1_RCFR3.DB1_RX2H_MD_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2H_MD_PID_ADDR              WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2H_MD_PID_MASK              0x80000000                // DB1_RX2H_MD_PID[31]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2H_MD_PID_SHFT              31
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2H_MD_QID_ADDR              WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2H_MD_QID_MASK              0x7F000000                // DB1_RX2H_MD_QID[30..24]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2H_MD_QID_SHFT              24
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2MCU_PID_ADDR               WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2MCU_PID_MASK               0x00800000                // DB1_RX2MCU_PID[23]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2MCU_PID_SHFT               23
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2MCU_QID_ADDR               WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2MCU_QID_MASK               0x007F0000                // DB1_RX2MCU_QID[22..16]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2MCU_QID_SHFT               16
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA1_PID_ADDR             WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA1_PID_MASK             0x00008000                // DB1_RX2HDMA1_PID[15]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA1_PID_SHFT             15
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA1_QID_ADDR             WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA1_QID_MASK             0x00007F00                // DB1_RX2HDMA1_QID[14..8]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA1_QID_SHFT             8
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA0_PID_ADDR             WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA0_PID_MASK             0x00000080                // DB1_RX2HDMA0_PID[7]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA0_PID_SHFT             7
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA0_QID_ADDR             WF_MDP_TOP_DB1_RCFR3_ADDR
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA0_QID_MASK             0x0000007F                // DB1_RX2HDMA0_QID[6..0]
#define WF_MDP_TOP_DB1_RCFR3_DB1_RX2HDMA0_QID_SHFT             0

/* =====================================================================================

  ---DB1_RCFR4 (0x820CD000 + 0x1A0)---

    DB1_BFR_QID[6..0]            - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_BFR_PID[7]               - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_BFR_PID_1, DB1_RCFR4.DB1_BFR_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_BFR_CQI_QID[14..8]       - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_BFR_CQI_PID[15]          - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_BFR_CQI_PID_1, DB1_RCFR4.DB1_BFR_CQI_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_DUP_RFB_QID[22..16]      - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_DUP_RFB_PID[23]          - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_DUP_RFB_PID_1, DB1_RCFR4.DB1_DUP_RFB_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_NONRX_QID[30..24]        - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    DB1_NONRX_PID[31]            - (RW) Select the PortID
                                     {DB1_RCFR9.NONRX_PID_1, DB1_RCFR4.NONRX_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RCFR4_DB1_NONRX_PID_ADDR                WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_NONRX_PID_MASK                0x80000000                // DB1_NONRX_PID[31]
#define WF_MDP_TOP_DB1_RCFR4_DB1_NONRX_PID_SHFT                31
#define WF_MDP_TOP_DB1_RCFR4_DB1_NONRX_QID_ADDR                WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_NONRX_QID_MASK                0x7F000000                // DB1_NONRX_QID[30..24]
#define WF_MDP_TOP_DB1_RCFR4_DB1_NONRX_QID_SHFT                24
#define WF_MDP_TOP_DB1_RCFR4_DB1_DUP_RFB_PID_ADDR              WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_DUP_RFB_PID_MASK              0x00800000                // DB1_DUP_RFB_PID[23]
#define WF_MDP_TOP_DB1_RCFR4_DB1_DUP_RFB_PID_SHFT              23
#define WF_MDP_TOP_DB1_RCFR4_DB1_DUP_RFB_QID_ADDR              WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_DUP_RFB_QID_MASK              0x007F0000                // DB1_DUP_RFB_QID[22..16]
#define WF_MDP_TOP_DB1_RCFR4_DB1_DUP_RFB_QID_SHFT              16
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_CQI_PID_ADDR              WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_CQI_PID_MASK              0x00008000                // DB1_BFR_CQI_PID[15]
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_CQI_PID_SHFT              15
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_CQI_QID_ADDR              WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_CQI_QID_MASK              0x00007F00                // DB1_BFR_CQI_QID[14..8]
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_CQI_QID_SHFT              8
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_PID_ADDR                  WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_PID_MASK                  0x00000080                // DB1_BFR_PID[7]
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_PID_SHFT                  7
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_QID_ADDR                  WF_MDP_TOP_DB1_RCFR4_ADDR
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_QID_MASK                  0x0000007F                // DB1_BFR_QID[6..0]
#define WF_MDP_TOP_DB1_RCFR4_DB1_BFR_QID_SHFT                  0

/* =====================================================================================

  ---DB1_RCFR5 (0x820CD000 + 0x1A4)---

    DB1_CLSF2M[9..0]             - (RW) Sets interested CLS_BITMAP
                                     bit[9:0] are related to RXD.CLS_BITMAP[9:0].
                                     1'b0: not interested CLS
                                     1'b1: interested CLS and forward to DB1_CLS_DIR
                                     (For RX Band 1)
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RCFR5_DB1_CLSF2M_ADDR                   WF_MDP_TOP_DB1_RCFR5_ADDR
#define WF_MDP_TOP_DB1_RCFR5_DB1_CLSF2M_MASK                   0x000003FF                // DB1_CLSF2M[9..0]
#define WF_MDP_TOP_DB1_RCFR5_DB1_CLSF2M_SHFT                   0

/* =====================================================================================

  ---DB1_RCFR9 (0x820CD000 + 0x1B4)---

    DB1_RX2HDMA0_PID_1[0]        - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2HDMA0_PID_1, DB1_RCFR3.DB1_RX2HDMA0_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_RX2HDMA1_PID_1[1]        - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2HDMA1_PID_1, DB1_RCFR3.DB1_RX2HDMA1_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_RX2MCU_PID_1[2]          - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2MCU_PID_1, DB1_RCFR3.DB1_RX2MCU_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_RX2H_MD_PID_1[3]         - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_RX2H_MD_PID_1, DB1_RCFR3.DB1_RX2H_MD_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_BFR_PID_1[4]             - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_BFR_PID_1, DB1_RCFR4.DB1_BFR_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_BFR_CQI_PID_1[5]         - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_BFR_CQI_PID_1, DB1_RCFR4.DB1_BFR_CQI_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_DUP_RFB_PID_1[6]         - (RW) Select the PortID
                                     {DB1_RCFR9.DB1_DUP_RFB_PID_1, DB1_RCFR4.DB1_DUP_RFB_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    DB1_NONRX_PID_1[7]           - (RW) Select the PortID
                                     {DB1_RCFR9.NONRX_PID_1, DB1_RCFR4.NONRX_PID}
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RCFR9_DB1_NONRX_PID_1_ADDR              WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_NONRX_PID_1_MASK              0x00000080                // DB1_NONRX_PID_1[7]
#define WF_MDP_TOP_DB1_RCFR9_DB1_NONRX_PID_1_SHFT              7
#define WF_MDP_TOP_DB1_RCFR9_DB1_DUP_RFB_PID_1_ADDR            WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_DUP_RFB_PID_1_MASK            0x00000040                // DB1_DUP_RFB_PID_1[6]
#define WF_MDP_TOP_DB1_RCFR9_DB1_DUP_RFB_PID_1_SHFT            6
#define WF_MDP_TOP_DB1_RCFR9_DB1_BFR_CQI_PID_1_ADDR            WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_BFR_CQI_PID_1_MASK            0x00000020                // DB1_BFR_CQI_PID_1[5]
#define WF_MDP_TOP_DB1_RCFR9_DB1_BFR_CQI_PID_1_SHFT            5
#define WF_MDP_TOP_DB1_RCFR9_DB1_BFR_PID_1_ADDR                WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_BFR_PID_1_MASK                0x00000010                // DB1_BFR_PID_1[4]
#define WF_MDP_TOP_DB1_RCFR9_DB1_BFR_PID_1_SHFT                4
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2H_MD_PID_1_ADDR            WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2H_MD_PID_1_MASK            0x00000008                // DB1_RX2H_MD_PID_1[3]
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2H_MD_PID_1_SHFT            3
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2MCU_PID_1_ADDR             WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2MCU_PID_1_MASK             0x00000004                // DB1_RX2MCU_PID_1[2]
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2MCU_PID_1_SHFT             2
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2HDMA1_PID_1_ADDR           WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2HDMA1_PID_1_MASK           0x00000002                // DB1_RX2HDMA1_PID_1[1]
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2HDMA1_PID_1_SHFT           1
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2HDMA0_PID_1_ADDR           WF_MDP_TOP_DB1_RCFR9_ADDR
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2HDMA0_PID_1_MASK           0x00000001                // DB1_RX2HDMA0_PID_1[0]
#define WF_MDP_TOP_DB1_RCFR9_DB1_RX2HDMA0_PID_1_SHFT           0

/* =====================================================================================

  ---DB1_RDACR (0x820CD000 + 0x1C0)---

    DB1_DA2H[18..0]              - (RW) Rx DA classify
                                     bit[18]: MBSSID_EXT_15
                                     0: MCU
                                     1: Host
                                     ...
                                     bit[4]: MBSSID_EXT_1
                                     0: MCU
                                     1: Host
                                     bit[3]: OMAC3
                                     0: MCU
                                     1: Host
                                     bit[2]: OMAC2
                                     0: MCU
                                     1: Host
                                     bit[1]: OMAC1
                                     0: MCU
                                     1: Host
                                     bit[0]: OMAC0
                                     0: MCU
                                     1: Host
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DB1_RDACR_DB1_DA2H_ADDR                     WF_MDP_TOP_DB1_RDACR_ADDR
#define WF_MDP_TOP_DB1_RDACR_DB1_DA2H_MASK                     0x0007FFFF                // DB1_DA2H[18..0]
#define WF_MDP_TOP_DB1_RDACR_DB1_DA2H_SHFT                     0

/* =====================================================================================

  ---DB1_ICFR (0x820CD000 + 0x1C4)---

    DB1_RXIOC_QID[6..0]          - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED7[7]                 - (RO) Reserved bits
    DB1_RXIOC_PID[9..8]          - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED10[15..10]           - (RO) Reserved bits
    DB1_TXIOC_QID[22..16]        - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED23[23]               - (RO) Reserved bits
    DB1_TXIOC_PID[25..24]        - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DB1_ICFR_DB1_TXIOC_PID_ADDR                 WF_MDP_TOP_DB1_ICFR_ADDR
#define WF_MDP_TOP_DB1_ICFR_DB1_TXIOC_PID_MASK                 0x03000000                // DB1_TXIOC_PID[25..24]
#define WF_MDP_TOP_DB1_ICFR_DB1_TXIOC_PID_SHFT                 24
#define WF_MDP_TOP_DB1_ICFR_DB1_TXIOC_QID_ADDR                 WF_MDP_TOP_DB1_ICFR_ADDR
#define WF_MDP_TOP_DB1_ICFR_DB1_TXIOC_QID_MASK                 0x007F0000                // DB1_TXIOC_QID[22..16]
#define WF_MDP_TOP_DB1_ICFR_DB1_TXIOC_QID_SHFT                 16
#define WF_MDP_TOP_DB1_ICFR_DB1_RXIOC_PID_ADDR                 WF_MDP_TOP_DB1_ICFR_ADDR
#define WF_MDP_TOP_DB1_ICFR_DB1_RXIOC_PID_MASK                 0x00000300                // DB1_RXIOC_PID[9..8]
#define WF_MDP_TOP_DB1_ICFR_DB1_RXIOC_PID_SHFT                 8
#define WF_MDP_TOP_DB1_ICFR_DB1_RXIOC_QID_ADDR                 WF_MDP_TOP_DB1_ICFR_ADDR
#define WF_MDP_TOP_DB1_ICFR_DB1_RXIOC_QID_MASK                 0x0000007F                // DB1_RXIOC_QID[6..0]
#define WF_MDP_TOP_DB1_ICFR_DB1_RXIOC_QID_SHFT                 0

/* =====================================================================================

  ---DB1_TCFR (0x820CD000 + 0x1C8)---

    DB1_TDP_QID[6..0]            - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED7[7]                 - (RO) Reserved bits
    DB1_TDP_PID[9..8]            - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED10[15..10]           - (RO) Reserved bits
    DB1_TDP_SAF_1ST_QID[22..16]  - (RW) Select the destination QID
                                     7'h0: Queue 0
                                     7'h1: Queue 1
                                     7'h2: Queue 2
                                     :And so on.
    RESERVED23[23]               - (RO) Reserved bits
    DB1_TDP_SAF_1ST_PID[25..24]  - (RW) Select the PortID
                                     2'b00: PP/WFDMA (To Host DMA/MCU DMA Rx Ring)
                                     2'b01: PSE MCU Port
                                     2'b10: MAC Port
                                     2'b11: Release queue
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_SAF_1ST_PID_ADDR           WF_MDP_TOP_DB1_TCFR_ADDR
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_SAF_1ST_PID_MASK           0x03000000                // DB1_TDP_SAF_1ST_PID[25..24]
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_SAF_1ST_PID_SHFT           24
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_SAF_1ST_QID_ADDR           WF_MDP_TOP_DB1_TCFR_ADDR
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_SAF_1ST_QID_MASK           0x007F0000                // DB1_TDP_SAF_1ST_QID[22..16]
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_SAF_1ST_QID_SHFT           16
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_PID_ADDR                   WF_MDP_TOP_DB1_TCFR_ADDR
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_PID_MASK                   0x00000300                // DB1_TDP_PID[9..8]
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_PID_SHFT                   8
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_QID_ADDR                   WF_MDP_TOP_DB1_TCFR_ADDR
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_QID_MASK                   0x0000007F                // DB1_TDP_QID[6..0]
#define WF_MDP_TOP_DB1_TCFR_DB1_TDP_QID_SHFT                   0

#ifdef __cplusplus
}
#endif

#endif // __WF_MDP_TOP_REGS_H__
