expected_output = {
    '0': {'cpld_ver': '19041600', 'fpga_ver': '00010024'},
    '1': {'cpld_ver': '14011701', 'fpga_ver': '00010023'},
    'F0': {'cpld_ver': '12071700', 'fpga_ver': 'N/A'},
    'R0': {'cpld_ver': '14111801', 'fpga_ver': '18102401'},
    'R1': {'cpld_ver': '14111801', 'fpga_ver': '18102401'}
}    
