{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 48 " "Parallel Compilation has detected 48 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1469477364260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_power_test 5SGSMD4E3H29I4 " "Selected device 5SGSMD4E3H29I4 for design \"FPGA_power_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1469477364321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469477364390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469477364390 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1469477364797 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AG21 " "Pin ~ALTERA_DATA0~ is reserved at location AG21" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 533 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469477366349 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1469477366349 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1469477366354 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_done " "Pin io_done not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_done } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 520 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[0\] " "Pin io_scalarOut\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[1\] " "Pin io_scalarOut\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[2\] " "Pin io_scalarOut\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[3\] " "Pin io_scalarOut\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[4\] " "Pin io_scalarOut\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[5\] " "Pin io_scalarOut\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_scalarOut\[6\] " "Pin io_scalarOut\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_scalarOut[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 521 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_scalarOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_rmux0 " "Pin io_rmux0 not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_rmux0 } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 523 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_rmux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_rmux1 " "Pin io_rmux1 not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_rmux1 } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 524 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_rmux1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[0\] " "Pin io_opcode\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[1\] " "Pin io_opcode\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[2\] " "Pin io_opcode\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[3\] " "Pin io_opcode\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[4\] " "Pin io_opcode\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[5\] " "Pin io_opcode\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opcode\[6\] " "Pin io_opcode\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opcode[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 525 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opcode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_isLocal " "Pin io_opA_isLocal not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_isLocal } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 526 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_isLocal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[0\] " "Pin io_opA_local\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[1\] " "Pin io_opA_local\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[2\] " "Pin io_opA_local\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[3\] " "Pin io_opA_local\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[4\] " "Pin io_opA_local\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[5\] " "Pin io_opA_local\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_local\[6\] " "Pin io_opA_local\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_local[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 527 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_local[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[0\] " "Pin io_opA_remote\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[1\] " "Pin io_opA_remote\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[2\] " "Pin io_opA_remote\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[3\] " "Pin io_opA_remote\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[4\] " "Pin io_opA_remote\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[5\] " "Pin io_opA_remote\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opA_remote\[6\] " "Pin io_opA_remote\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opA_remote[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 528 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opA_remote[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_isLocal " "Pin io_opB_isLocal not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_isLocal } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 529 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_isLocal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[0\] " "Pin io_opB_local\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[1\] " "Pin io_opB_local\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[2\] " "Pin io_opB_local\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[3\] " "Pin io_opB_local\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[4\] " "Pin io_opB_local\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[5\] " "Pin io_opB_local\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_local\[6\] " "Pin io_opB_local\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_local[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 530 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_local[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[0\] " "Pin io_opB_remote\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[1\] " "Pin io_opB_remote\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[2\] " "Pin io_opB_remote\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[3\] " "Pin io_opB_remote\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[4\] " "Pin io_opB_remote\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[5\] " "Pin io_opB_remote\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_opB_remote\[6\] " "Pin io_opB_remote\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_opB_remote[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 531 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_opB_remote[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[0\] " "Pin io_result\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[0] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[1\] " "Pin io_result\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[1] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[2\] " "Pin io_result\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[2] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[3\] " "Pin io_result\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[3] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[4\] " "Pin io_result\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[4] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[5\] " "Pin io_result\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[5] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_result\[6\] " "Pin io_result\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_result[6] } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 533 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { reset } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 518 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { clk } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 518 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_enable " "Pin io_enable not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_enable } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 519 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_config_enable " "Pin io_config_enable not assigned to an exact location on the device" {  } { { "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux64/pin_planner.ppl" { io_config_enable } } } { "ComputeUnit.v" "" { Text "/home/tianzhao/FPGA_power_estimate/ComputeUnit.v" 522 0 0 } } { "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io_config_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469477366578 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1469477366578 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1469477393366 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 7 global CLKCTRL_G6 " "clk~inputCLKENA0 with 7 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1469477395741 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1469477395741 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477396079 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_power_test.sdc " "Synopsys Design Constraints File file not found: 'FPGA_power_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1469477397857 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1469477397858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1469477397863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1469477397864 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1469477397865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1469477397909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469477397910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469477397911 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1469477397912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1469477397912 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1469477397912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1469477397947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1469477397948 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1469477397948 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477398308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1469477408837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477410629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1469477410656 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1469477431297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477431297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1469477433301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X116_Y76 X126_Y88 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X116_Y76 to location X126_Y88" {  } { { "loc" "" { Generic "/home/tianzhao/FPGA_power_estimate/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X116_Y76 to location X126_Y88"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X116_Y76 to location X126_Y88"} 116 76 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1469477452414 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1469477452414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477454093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1469477454093 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1469477454093 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1469477460778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469477461019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469477463678 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469477468055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tianzhao/FPGA_power_estimate/output_files/FPGA_power_test.fit.smsg " "Generated suppressed messages file /home/tianzhao/FPGA_power_estimate/output_files/FPGA_power_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1469477468625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3455 " "Peak virtual memory: 3455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469477469312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 13:11:09 2016 " "Processing ended: Mon Jul 25 13:11:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469477469312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469477469312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:06 " "Total CPU time (on all processors): 00:03:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469477469312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1469477469312 ""}
