<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1484" height="923" x="143" y="74" />
 <systemtable
   filter="ch_0_1_master.m0"
   showAvalonDomains="1"
   showClockDomains="0"
   showResetDomains="0">
  <columns>
   <connections preferredWidth="239" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project,Existing IP Variants" />
 <generation
   path=""
   block_symbol_file="0"
   documentation="0"
   simulation="VERILOG"
   modelsim="1"
   clear_previous="1"
   use_parallel_ip_generation="0"
   synthesis="VERILOG"
   vcs="0" />
</preferences>
