// Copyright (C) 2021-2024 Intel Corporation
// SPDX-License-Identifier: BSD-3-Clause
//
// assignment_test.dart
// Unit tests for assignment-specific issues.
//
// 2022 September 19
// Author: Max Korbel <max.korbel@intel.com>

import 'package:rohd/rohd.dart';
import 'package:rohd/src/utilities/simcompare.dart';
import 'package:test/test.dart';

class ExampleModule extends Module {
  ExampleModule() {
    final out = addOutput('out');
    final val = Logic(name: 'val');
    val <= Const(1);

    Combinational([
      out < val,
    ]);
  }

  Logic get out => output('out');
}

class LogicSubsetModule extends Module {
  LogicSubsetModule(int offset, int resultWidth, Logic subset) {
    subset = addInput('subset', subset, width: subset.width);

    addOutput('result', width: resultWidth)
        .assignSubset(subset.elements, start: offset);
  }
}

class MyStruct extends LogicStructure {
  final Logic smaller;
  final Logic big;

  factory MyStruct() => MyStruct._(
        Logic(name: 'smaller'),
        Logic(name: 'big', width: 8),
      );

  MyStruct._(this.smaller, this.big) : super([smaller, big], name: 'myStruct');

  @override
  LogicStructure clone({String? name}) => MyStruct();
}

class LogicStructSubsetModule extends Module {
  LogicStructSubsetModule(Logic smaller, Logic big) {
    smaller = addInput('smaller', smaller);
    big = addInput('big', big, width: 8);

    final struct = MyStruct()..assignSubset([smaller, big]);

    addOutput('result', width: struct.width) <= struct;
  }
}

class LogicNetSubsetModule extends Module {
  LogicNetSubsetModule(int offset1, int offset2, LogicNet subset1,
      LogicNet subset2, LogicNet result) {
    subset1 = addInOut('subset1', subset1, width: subset1.width);
    subset2 = addInOut('subset2', subset2, width: subset2.width);

    result = addInOut('result', result, width: result.width)
      ..assignSubset(subset1.elements, start: offset1)
      ..assignSubset(subset2.elements, start: offset2);
  }
}

void main() {
  tearDown(() async {
    await Simulator.reset();
  });

  // From https://github.com/intel/rohd/issues/159
  // Thank you to @chykon for reporting!
  test('const comb assignment', () async {
    final exampleModule = ExampleModule();
    await exampleModule.build();

    final vectors = [
      Vector({}, {'out': 1}),
    ];
    await SimCompare.checkFunctionalVector(exampleModule, vectors);
    final simResult = SimCompare.iverilogVector(
      exampleModule,
      vectors,
      allowWarnings: true, // since always_comb has no sensitivities
    );
    expect(simResult, equals(true));
  });

  group('assign subset', () {
    group('logic', () {
      test('single bit', () async {
        final mod = LogicSubsetModule(3, 8, Logic());
        await mod.build();

        final vectors = [
          Vector({'subset': bin('1')},
              {'result': LogicValue.ofString('zzzz1zzz')}),
        ];

        await SimCompare.checkFunctionalVector(mod, vectors);
        SimCompare.checkIverilogVector(mod, vectors);
      });

      test('multiple bits', () async {
        final mod = LogicSubsetModule(2, 8, Logic(width: 4));
        await mod.build();

        final vectors = [
          Vector({'subset': bin('0110')},
              {'result': LogicValue.ofString('zz0110zz')}),
        ];

        await SimCompare.checkFunctionalVector(mod, vectors);
        SimCompare.checkIverilogVector(mod, vectors);
      });

      test('width mismatch fails', () {
        expect(() => Logic(width: 8).assignSubset([Logic(width: 4)]),
            throwsA(isA<SignalWidthMismatchException>()));
      });

      test('out of bounds fails', () {
        expect(() => Logic(width: 8).assignSubset([Logic(), Logic()], start: 7),
            throwsA(isA<SignalWidthMismatchException>()));
      });
    });

    test('logic structure', () async {
      final mod = LogicStructSubsetModule(Logic(), Logic(width: 8));
      await mod.build();

      final vectors = [
        Vector(
            {'smaller': bin('1'), 'big': bin('1010')}, {'result': bin('10101')})
      ];

      await SimCompare.checkFunctionalVector(mod, vectors);
      SimCompare.checkIverilogVector(mod, vectors);
    });

    test('logic net is multi-assignable', () async {
      final mod = LogicNetSubsetModule(
        2,
        4,
        LogicNet(width: 4),
        LogicNet(width: 4),
        LogicNet(width: 8),
      );
      await mod.build();

      final vectors = [
        Vector({'subset1': bin('0000'), 'subset2': bin('1111')},
            {'result': LogicValue.ofString('11xx00zz')}),
      ];

      await SimCompare.checkFunctionalVector(mod, vectors);
      SimCompare.checkIverilogVector(mod, vectors);
    });
  });
}
