# Structural-TFF
This is an experimental level T flip flop using Structural vhdl programming.

Users can directly use this with Xilinx 14.7 ISE.
If you identify any bug, please report. I want to make this into a good example for vhdl learners.

Thank you
