{"vcs1":{"timestamp_begin":1684265059.274964995, "rt":1.24, "ut":0.37, "st":0.19}}
{"vcselab":{"timestamp_begin":1684265060.602350521, "rt":1.26, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684265061.933448123, "rt":0.44, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265058.618601538}
{"VCS_COMP_START_TIME": 1684265058.618601538}
{"VCS_COMP_END_TIME": 1684265063.909179625}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330324}}
{"stitch_vcselab": {"peak_mem": 211888}}
