<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0')">rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.46</td>
<td class="s8 cl rt"><a href="mod90.html#Line" > 87.10</a></td>
<td class="s8 cl rt"><a href="mod90.html#Cond" > 83.33</a></td>
<td class="s9 cl rt"><a href="mod90.html#Toggle" > 96.37</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod90.html#Branch" > 83.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod90.html#inst_tag_9880"  onclick="showContent('inst_tag_9880')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s6 cl rt"> 64.75</td>
<td class="s6 cl rt"><a href="mod90.html#inst_tag_9880_Line" > 61.29</a></td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9880_Cond" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod90.html#inst_tag_9880_Toggle" > 51.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod90.html#inst_tag_9880_Branch" > 66.04</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod90.html#inst_tag_9879"  onclick="showContent('inst_tag_9879')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s8 cl rt"> 87.46</td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9879_Line" > 87.10</a></td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9879_Cond" > 83.33</a></td>
<td class="s9 cl rt"><a href="mod90.html#inst_tag_9879_Toggle" > 96.37</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9879_Branch" > 83.02</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_9880'>
<hr>
<a name="inst_tag_9880"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_9880" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.75</td>
<td class="s6 cl rt"><a href="mod90.html#inst_tag_9880_Line" > 61.29</a></td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9880_Cond" > 80.00</a></td>
<td class="s5 cl rt"><a href="mod90.html#inst_tag_9880_Toggle" > 51.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod90.html#inst_tag_9880_Branch" > 66.04</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.13</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s6 cl rt"> 63.24</td>
<td class="s5 cl rt"> 52.79</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.58</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 81.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.44</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2775.html#inst_tag_246232" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod729.html#inst_tag_37459" id="tag_urg_inst_37459">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod462.html#inst_tag_30468" id="tag_urg_inst_30468">Ap</a></td>
<td class="s6 cl rt"> 63.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.93</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod462.html#inst_tag_30469" id="tag_urg_inst_30469">Ap_0</a></td>
<td class="s6 cl rt"> 63.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.93</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2865.html#inst_tag_254410" id="tag_urg_inst_254410">Wp</a></td>
<td class="s7 cl rt"> 79.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 85.53</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2411.html#inst_tag_210044" id="tag_urg_inst_210044">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2831.html#inst_tag_253418" id="tag_urg_inst_253418">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1445.html#inst_tag_85323" id="tag_urg_inst_85323">udl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1439.html#inst_tag_85031" id="tag_urg_inst_85031">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2314.html#inst_tag_202628" id="tag_urg_inst_202628">ues</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_171818" id="tag_urg_inst_171818">ur</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_171819" id="tag_urg_inst_171819">ur487</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_0.html#inst_tag_253796" id="tag_urg_inst_253796">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_0.html#inst_tag_253797" id="tag_urg_inst_253797">ursrrrg292</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_0.html#inst_tag_253795" id="tag_urg_inst_253795">ursrrrg515</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1098.html#inst_tag_74363" id="tag_urg_inst_74363">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1608.html#inst_tag_116847" id="tag_urg_inst_116847">us72a3ed95</a></td>
<td class="s9 cl rt"> 90.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_9879'>
<hr>
<a name="inst_tag_9879"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_9879" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.46</td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9879_Line" > 87.10</a></td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9879_Cond" > 83.33</a></td>
<td class="s9 cl rt"><a href="mod90.html#inst_tag_9879_Toggle" > 96.37</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod90.html#inst_tag_9879_Branch" > 83.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.96</td>
<td class="s9 cl rt"> 96.97</td>
<td class="s9 cl rt"> 92.65</td>
<td class="s9 cl rt"> 91.69</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2775.html#inst_tag_246231" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod729.html#inst_tag_37458" id="tag_urg_inst_37458">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod462.html#inst_tag_30466" id="tag_urg_inst_30466">Ap</a></td>
<td class="s9 cl rt"> 98.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod462.html#inst_tag_30467" id="tag_urg_inst_30467">Ap_0</a></td>
<td class="s9 cl rt"> 98.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2865.html#inst_tag_254409" id="tag_urg_inst_254409">Wp</a></td>
<td class="s9 cl rt"> 99.53</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2411.html#inst_tag_210043" id="tag_urg_inst_210043">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2831.html#inst_tag_253417" id="tag_urg_inst_253417">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1445.html#inst_tag_85322" id="tag_urg_inst_85322">udl</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1439.html#inst_tag_85030" id="tag_urg_inst_85030">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2314.html#inst_tag_202627" id="tag_urg_inst_202627">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_171816" id="tag_urg_inst_171816">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1985.html#inst_tag_171817" id="tag_urg_inst_171817">ur487</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_0.html#inst_tag_253787" id="tag_urg_inst_253787">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_0.html#inst_tag_253788" id="tag_urg_inst_253788">ursrrrg292</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2846_0.html#inst_tag_253786" id="tag_urg_inst_253786">ursrrrg515</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1098.html#inst_tag_74362" id="tag_urg_inst_74362">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1608.html#inst_tag_116845" id="tag_urg_inst_116845">us72a3ed95</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod90.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>31</td><td>27</td><td>87.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126505</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126517</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126537</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126554</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>126567</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>126575</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126612</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126623</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126637</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126651</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126668</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126714</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126728</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126742</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126756</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126770</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126504                  	always @( uLen1_caseSel or u_6535 or u_80e3 or u_b7c0 or u_d36e ) begin
126505     1/1          		case ( uLen1_caseSel )
126506     1/1          			4'b0001 : Len1 = u_b7c0 ;
126507     1/1          			4'b0010 : Len1 = u_d36e ;
126508     1/1          			4'b0100 : Len1 = u_6535 ;
126509     1/1          			4'b1000 : Len1 = u_80e3 ;
126510     1/1          			default : Len1 = 6'b0 ;
126511                  		endcase
126512                  	end
126513                  	assign AxiW_Strb = u_bbd0_4;
126514                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
126515                  	rsnoc_z_T_C_S_C_L_R_R_8 ur( .I( AxiW_Strb ) , .O( Be ) );
126516                  	assign uPreLen1_caseSel = { PreStrm } ;
126517     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
126518     1/1          			1'b1    : PreLen1 = 2'b11 ;
126519     1/1          			default : PreLen1 = 2'b0 ;
126520                  		endcase
126521                  	end
126522                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t8 udl( .I( PreLen1 ) , .O( u_411b ) );
126523                  	rsnoc_z_T_C_S_C_L_R_R_8 ur487( .I( u_411b ) , .O( PreBe ) );
126524                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
126525                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
126526                  	assign AxiAr_Lock = u_6819_5;
126527                  	assign AxiAw_Lock = u_6320_5;
126528                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
126529                  	assign AxiAP_Lock = AxiAA_Lock;
126530                  	assign AxiA_Lock = AxiAP_Lock;
126531                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
126532                  	assign u_66aa = AxiALockIs_Excl;
126533                  	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
126534                  	assign Gen_Req_BurstType = u_9647;
126535                  	assign uu_9647_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
126536                  	always @( u_cd75 or uu_9647_caseSel ) begin
126537     1/1          		case ( uu_9647_caseSel )
126538     1/1          			3'b001  : u_9647 = 1'b0 ;
126539     1/1          			3'b010  : u_9647 = 1'b0 ;
126540     1/1          			3'b100  : u_9647 = u_cd75 ;
126541     1/1          			default : u_9647 = 1'b0 ;
126542                  		endcase
126543                  	end
126544                  	assign AxiW_Data = u_bbd0_0;
126545                  	assign AxiW_DataEcc = AxiW_Data;
126546                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
126547                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
126548                  	assign upreStrm_Len1W = { 5'b0 , AxiA_Len };
126549                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } , 32'b0 };
126550                  	assign PreDataWd = PreData;
126551                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
126552                  	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( AxiW_DataEcc ) , .O( Data ) );
126553                  	assign uPreData_caseSel = { PreStrm } ;
126554     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
126555     1/1          			1'b1    : PreData = u_2393 ;
126556     1/1          			default : PreData = 64'b0 ;
126557                  		endcase
126558                  	end
126559                  	assign StartOffset = AxiAddr [2:0] &amp; u_f88;
126560                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
126561                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t3 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
126562                  	assign Gen_Req_Lock = Preamble;
126563                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
126564                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
126565                  	assign uu_94f4_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
126566                  	always @( uu_94f4_caseSel ) begin
126567     1/1          		case ( uu_94f4_caseSel )
126568     <font color = "red">0/1     ==>  			2'b01   : u_94f4 = 3'b010 ;</font>
126569     1/1          			2'b10   : u_94f4 = 3'b000 ;
126570     <font color = "red">0/1     ==>  			default : u_94f4 = 3'b000 ;</font>
126571                  		endcase
126572                  	end
126573                  	assign uu_49b7_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
126574                  	always @( uu_49b7_caseSel ) begin
126575     1/1          		case ( uu_49b7_caseSel )
126576     <font color = "red">0/1     ==>  			2'b01   : u_49b7 = 3'b101 ;</font>
126577     1/1          			2'b10   : u_49b7 = 3'b100 ;
126578     <font color = "red">0/1     ==>  			default : u_49b7 = 3'b000 ;</font>
126579                  		endcase
126580                  	end
126581                  	assign AxiA_Id = AxiAP_Id;
126582                  	assign u_a1de = AxiA_Id;
126583                  	assign SeqIdComp = u_a1de;
126584                  	assign Gen_Req_SeqId = SeqIdComp;
126585                  	assign Gen_Req_SeqUnOrdered = 1'b0;
126586                  	assign Gen_Req_SeqUnique = 1'b0;
126587                  	assign AxiAr_Prot = u_6819_6;
126588                  	assign AxiAw_Prot = u_6320_6;
126589                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
126590                  	assign AxiAP_Prot = AxiAA_Prot;
126591                  	assign AxiA_Prot = AxiAP_Prot;
126592                  	assign AxiA_Cache = AxiAP_Cache;
126593                  	assign u_2f07 = AxiA_Cache;
126594                  	assign Gen_Req_User =
126595                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_2f07 [3] , u_2f07 [2] , u_2f07 [1] , u_2f07 [0] };
126596                  	assign Snoop = 1'b0;
126597                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
126598                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
126599                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
126600                  	assign u_9aba = AxiA_Size [1:0];
126601                  	assign u_ad2e = AxiA_Size [1:0];
126602                  	assign u_967a = AxiA_Size [1:0];
126603                  	assign u_5389 = AxiA_Size [1:0];
126604                  	assign u_21ba = { 3'b0 , { AxiA_Len } };
126605                  	assign u_3040 = { 2'b0 , { AxiA_Len , 1'b1 } };
126606                  	assign u_42b4 = { 1'b0 , { AxiA_Len , 2'b11 } };
126607                  	assign u_db0a = { AxiA_Len , 3'b111 };
126608                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 10'b0 , StartOffset };
126609                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 3'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
126610                  		assign uFullLen1_caseSel = { u_9aba == 2'b11 , u_ad2e == 2'b10 , u_967a == 2'b01 , u_5389 == 2'b0 } ;
126611                  		always @( uFullLen1_caseSel or u_21ba or u_3040 or u_42b4 or u_db0a ) begin
126612     1/1          			case ( uFullLen1_caseSel )
126613     1/1          				4'b0001 : FullLen1 = u_21ba ;
126614     1/1          				4'b0010 : FullLen1 = u_3040 ;
126615     1/1          				4'b0100 : FullLen1 = u_42b4 ;
126616     1/1          				4'b1000 : FullLen1 = u_db0a ;
126617     1/1          				default : FullLen1 = 6'b0 ;
126618                  			endcase
126619                  		end
126620                  	// synopsys translate_off
126621                  	// synthesis translate_off
126622                  	always @( posedge Sys_Clk )
126623     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126624     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
126625     <font color = "grey">unreachable  </font>				dontStop = 0;
126626     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126627     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126628     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
126629     <font color = "grey">unreachable  </font>					$stop;
126630                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126631                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126632                  	// synthesis translate_on
126633                  	// synopsys translate_on
126634                  	// synopsys translate_off
126635                  	// synthesis translate_off
126636                  	always @( posedge Sys_Clk )
126637     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126638     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126639     <font color = "grey">unreachable  </font>				dontStop = 0;
126640     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126641     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126642     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
126643     <font color = "grey">unreachable  </font>					$stop;
126644                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126645                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126646                  	// synthesis translate_on
126647                  	// synopsys translate_on
126648                  	// synopsys translate_off
126649                  	// synthesis translate_off
126650                  	always @( posedge Sys_Clk )
126651     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126652     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126653     <font color = "grey">unreachable  </font>				dontStop = 0;
126654     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126655     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126656     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
126657     <font color = "grey">unreachable  </font>					$stop;
126658                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126659                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126660                  	// synthesis translate_on
126661                  	// synopsys translate_on
126662                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
126663                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
126664                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
126665                  	// synopsys translate_off
126666                  	// synthesis translate_off
126667                  	always @( posedge Sys_Clk )
126668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
126670     <font color = "grey">unreachable  </font>				dontStop = 0;
126671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
126674     <font color = "grey">unreachable  </font>					$stop;
126675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126677                  	// synthesis translate_on
126678                  	// synopsys translate_on
126679                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
126680                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 3'b111 } ) );
126681                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
126682                  	// synopsys translate_off
126683                  	// synthesis translate_off
126684                  	always @( posedge Sys_Clk )
126685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
126687     <font color = "grey">unreachable  </font>				dontStop = 0;
126688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
126691     <font color = "grey">unreachable  </font>					$stop;
126692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126694                  	// synthesis translate_on
126695                  	// synopsys translate_on
126696                  	// synopsys translate_off
126697                  	// synthesis translate_off
126698                  	always @( posedge Sys_Clk )
126699     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126700     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126701     <font color = "grey">unreachable  </font>				dontStop = 0;
126702     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126703     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126704     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
126705     <font color = "grey">unreachable  </font>					$stop;
126706                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126707                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126708                  	// synthesis translate_on
126709                  	// synopsys translate_on
126710                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b011 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
126711                  	// synopsys translate_off
126712                  	// synthesis translate_off
126713                  	always @( posedge Sys_Clk )
126714     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126715     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
126716     <font color = "grey">unreachable  </font>				dontStop = 0;
126717     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126718     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126719     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
126720     <font color = "grey">unreachable  </font>					$stop;
126721                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126722                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126723                  	// synthesis translate_on
126724                  	// synopsys translate_on
126725                  	// synopsys translate_off
126726                  	// synthesis translate_off
126727                  	always @( posedge Sys_Clk )
126728     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126729     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126730     <font color = "grey">unreachable  </font>				dontStop = 0;
126731     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126732     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126733     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
126734     <font color = "grey">unreachable  </font>					$stop;
126735                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126736                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126737                  	// synthesis translate_on
126738                  	// synopsys translate_on
126739                  	// synopsys translate_off
126740                  	// synthesis translate_off
126741                  	always @( posedge Sys_Clk )
126742     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126743     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126744     <font color = "grey">unreachable  </font>				dontStop = 0;
126745     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126746     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126747     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
126748     <font color = "grey">unreachable  </font>					$stop;
126749                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126750                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126751                  	// synthesis translate_on
126752                  	// synopsys translate_on
126753                  	// synopsys translate_off
126754                  	// synthesis translate_off
126755                  	always @( posedge Sys_Clk )
126756     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126757     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126758     <font color = "grey">unreachable  </font>				dontStop = 0;
126759     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126760     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126761     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
126762     <font color = "grey">unreachable  </font>					$stop;
126763                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126764                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126765                  	// synthesis translate_on
126766                  	// synopsys translate_on
126767                  	// synopsys translate_off
126768                  	// synthesis translate_off
126769                  	always @( posedge Sys_Clk )
126770     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126771     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126772     <font color = "grey">unreachable  </font>				dontStop = 0;
126773     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126774     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126775     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
126776     <font color = "grey">unreachable  </font>					$stop;
126777                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126778                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod90.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126350
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126458
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126463
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126471
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126476
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126483
 EXPRESSION (FixedOnGoing ? 3'b011 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126490
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126514
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126528
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126533
 EXPRESSION (u_66aa ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126551
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126560
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {3'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126564
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_49b7 : u_94f4))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126564
 SUB-EXPRESSION (Wr ? u_49b7 : u_94f4)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126589
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod90.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">41</td>
<td class="rt">78.85 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">662</td>
<td class="rt">638</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">41</td>
<td class="rt">78.85 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">662</td>
<td class="rt">638</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod90.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">44</td>
<td class="rt">83.02 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126350</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126458</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126463</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126471</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126483</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126490</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126514</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126528</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126533</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126560</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">126564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126589</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126505</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126517</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126537</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126554</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">126567</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">126575</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126612</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126350     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126458     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126463     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126471     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126476     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126483     	assign SizeLcl = FixedOnGoing ? 3'b011 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126490     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126514     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126528     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126533     	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126551     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126560     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126564     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126589     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126505     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
126506     			4'b0001 : Len1 = u_b7c0 ;
           <font color = "green">			==></font>
126507     			4'b0010 : Len1 = u_d36e ;
           <font color = "green">			==></font>
126508     			4'b0100 : Len1 = u_6535 ;
           <font color = "green">			==></font>
126509     			4'b1000 : Len1 = u_80e3 ;
           <font color = "green">			==></font>
126510     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126517     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
126518     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
126519     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126537     		case ( uu_9647_caseSel )
           		<font color = "green">-1-</font>               
126538     			3'b001  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
126539     			3'b010  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
126540     			3'b100  : u_9647 = u_cd75 ;
           <font color = "green">			==></font>
126541     			default : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126554     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
126555     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
126556     			default : PreData = 64'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126567     		case ( uu_94f4_caseSel )
           		<font color = "red">-1-</font>               
126568     			2'b01   : u_94f4 = 3'b010 ;
           <font color = "red">			==></font>
126569     			2'b10   : u_94f4 = 3'b000 ;
           <font color = "green">			==></font>
126570     			default : u_94f4 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126575     		case ( uu_49b7_caseSel )
           		<font color = "red">-1-</font>               
126576     			2'b01   : u_49b7 = 3'b101 ;
           <font color = "red">			==></font>
126577     			2'b10   : u_49b7 = 3'b100 ;
           <font color = "green">			==></font>
126578     			default : u_49b7 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126612     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
126613     				4'b0001 : FullLen1 = u_21ba ;
           <font color = "green">				==></font>
126614     				4'b0010 : FullLen1 = u_3040 ;
           <font color = "green">				==></font>
126615     				4'b0100 : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
126616     				4'b1000 : FullLen1 = u_db0a ;
           <font color = "green">				==></font>
126617     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_9880'>
<a name="inst_tag_9880_Line"></a>
<b>Line Coverage for Instance : <a href="mod90.html#inst_tag_9880" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>31</td><td>19</td><td>61.29</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>126505</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>126517</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>126537</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>126554</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>126567</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>126575</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>126612</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126623</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126637</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126651</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126668</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126714</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126728</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126742</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126756</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126770</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126504                  	always @( uLen1_caseSel or u_6535 or u_80e3 or u_b7c0 or u_d36e ) begin
126505     1/1          		case ( uLen1_caseSel )
126506     1/1          			4'b0001 : Len1 = u_b7c0 ;
126507     <font color = "red">0/1     ==>  			4'b0010 : Len1 = u_d36e ;</font>
126508     1/1          			4'b0100 : Len1 = u_6535 ;
126509     <font color = "red">0/1     ==>  			4'b1000 : Len1 = u_80e3 ;</font>
126510     1/1          			default : Len1 = 6'b0 ;
126511                  		endcase
126512                  	end
126513                  	assign AxiW_Strb = u_bbd0_4;
126514                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
126515                  	rsnoc_z_T_C_S_C_L_R_R_8 ur( .I( AxiW_Strb ) , .O( Be ) );
126516                  	assign uPreLen1_caseSel = { PreStrm } ;
126517     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
126518     <font color = "red">0/1     ==>  			1'b1    : PreLen1 = 2'b11 ;</font>
126519     1/1          			default : PreLen1 = 2'b0 ;
126520                  		endcase
126521                  	end
126522                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t8 udl( .I( PreLen1 ) , .O( u_411b ) );
126523                  	rsnoc_z_T_C_S_C_L_R_R_8 ur487( .I( u_411b ) , .O( PreBe ) );
126524                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
126525                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
126526                  	assign AxiAr_Lock = u_6819_5;
126527                  	assign AxiAw_Lock = u_6320_5;
126528                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
126529                  	assign AxiAP_Lock = AxiAA_Lock;
126530                  	assign AxiA_Lock = AxiAP_Lock;
126531                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
126532                  	assign u_66aa = AxiALockIs_Excl;
126533                  	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
126534                  	assign Gen_Req_BurstType = u_9647;
126535                  	assign uu_9647_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
126536                  	always @( u_cd75 or uu_9647_caseSel ) begin
126537     1/1          		case ( uu_9647_caseSel )
126538     <font color = "red">0/1     ==>  			3'b001  : u_9647 = 1'b0 ;</font>
126539     1/1          			3'b010  : u_9647 = 1'b0 ;
126540     <font color = "red">0/1     ==>  			3'b100  : u_9647 = u_cd75 ;</font>
126541     1/1          			default : u_9647 = 1'b0 ;
126542                  		endcase
126543                  	end
126544                  	assign AxiW_Data = u_bbd0_0;
126545                  	assign AxiW_DataEcc = AxiW_Data;
126546                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
126547                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
126548                  	assign upreStrm_Len1W = { 5'b0 , AxiA_Len };
126549                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } , 32'b0 };
126550                  	assign PreDataWd = PreData;
126551                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
126552                  	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( AxiW_DataEcc ) , .O( Data ) );
126553                  	assign uPreData_caseSel = { PreStrm } ;
126554     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
126555     <font color = "red">0/1     ==>  			1'b1    : PreData = u_2393 ;</font>
126556     1/1          			default : PreData = 64'b0 ;
126557                  		endcase
126558                  	end
126559                  	assign StartOffset = AxiAddr [2:0] &amp; u_f88;
126560                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
126561                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t3 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
126562                  	assign Gen_Req_Lock = Preamble;
126563                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
126564                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
126565                  	assign uu_94f4_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
126566                  	always @( uu_94f4_caseSel ) begin
126567     1/1          		case ( uu_94f4_caseSel )
126568     <font color = "red">0/1     ==>  			2'b01   : u_94f4 = 3'b010 ;</font>
126569     1/1          			2'b10   : u_94f4 = 3'b000 ;
126570     <font color = "red">0/1     ==>  			default : u_94f4 = 3'b000 ;</font>
126571                  		endcase
126572                  	end
126573                  	assign uu_49b7_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
126574                  	always @( uu_49b7_caseSel ) begin
126575     1/1          		case ( uu_49b7_caseSel )
126576     <font color = "red">0/1     ==>  			2'b01   : u_49b7 = 3'b101 ;</font>
126577     1/1          			2'b10   : u_49b7 = 3'b100 ;
126578     <font color = "red">0/1     ==>  			default : u_49b7 = 3'b000 ;</font>
126579                  		endcase
126580                  	end
126581                  	assign AxiA_Id = AxiAP_Id;
126582                  	assign u_a1de = AxiA_Id;
126583                  	assign SeqIdComp = u_a1de;
126584                  	assign Gen_Req_SeqId = SeqIdComp;
126585                  	assign Gen_Req_SeqUnOrdered = 1'b0;
126586                  	assign Gen_Req_SeqUnique = 1'b0;
126587                  	assign AxiAr_Prot = u_6819_6;
126588                  	assign AxiAw_Prot = u_6320_6;
126589                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
126590                  	assign AxiAP_Prot = AxiAA_Prot;
126591                  	assign AxiA_Prot = AxiAP_Prot;
126592                  	assign AxiA_Cache = AxiAP_Cache;
126593                  	assign u_2f07 = AxiA_Cache;
126594                  	assign Gen_Req_User =
126595                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_2f07 [3] , u_2f07 [2] , u_2f07 [1] , u_2f07 [0] };
126596                  	assign Snoop = 1'b0;
126597                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
126598                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
126599                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
126600                  	assign u_9aba = AxiA_Size [1:0];
126601                  	assign u_ad2e = AxiA_Size [1:0];
126602                  	assign u_967a = AxiA_Size [1:0];
126603                  	assign u_5389 = AxiA_Size [1:0];
126604                  	assign u_21ba = { 3'b0 , { AxiA_Len } };
126605                  	assign u_3040 = { 2'b0 , { AxiA_Len , 1'b1 } };
126606                  	assign u_42b4 = { 1'b0 , { AxiA_Len , 2'b11 } };
126607                  	assign u_db0a = { AxiA_Len , 3'b111 };
126608                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 10'b0 , StartOffset };
126609                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 3'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
126610                  		assign uFullLen1_caseSel = { u_9aba == 2'b11 , u_ad2e == 2'b10 , u_967a == 2'b01 , u_5389 == 2'b0 } ;
126611                  		always @( uFullLen1_caseSel or u_21ba or u_3040 or u_42b4 or u_db0a ) begin
126612     1/1          			case ( uFullLen1_caseSel )
126613     1/1          				4'b0001 : FullLen1 = u_21ba ;
126614     <font color = "red">0/1     ==>  				4'b0010 : FullLen1 = u_3040 ;</font>
126615     1/1          				4'b0100 : FullLen1 = u_42b4 ;
126616     <font color = "red">0/1     ==>  				4'b1000 : FullLen1 = u_db0a ;</font>
126617     1/1          				default : FullLen1 = 6'b0 ;
126618                  			endcase
126619                  		end
126620                  	// synopsys translate_off
126621                  	// synthesis translate_off
126622                  	always @( posedge Sys_Clk )
126623     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126624     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
126625     <font color = "grey">unreachable  </font>				dontStop = 0;
126626     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126627     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126628     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
126629     <font color = "grey">unreachable  </font>					$stop;
126630                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126631                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126632                  	// synthesis translate_on
126633                  	// synopsys translate_on
126634                  	// synopsys translate_off
126635                  	// synthesis translate_off
126636                  	always @( posedge Sys_Clk )
126637     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126638     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126639     <font color = "grey">unreachable  </font>				dontStop = 0;
126640     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126641     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126642     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
126643     <font color = "grey">unreachable  </font>					$stop;
126644                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126645                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126646                  	// synthesis translate_on
126647                  	// synopsys translate_on
126648                  	// synopsys translate_off
126649                  	// synthesis translate_off
126650                  	always @( posedge Sys_Clk )
126651     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126652     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126653     <font color = "grey">unreachable  </font>				dontStop = 0;
126654     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126655     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126656     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
126657     <font color = "grey">unreachable  </font>					$stop;
126658                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126659                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126660                  	// synthesis translate_on
126661                  	// synopsys translate_on
126662                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
126663                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
126664                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
126665                  	// synopsys translate_off
126666                  	// synthesis translate_off
126667                  	always @( posedge Sys_Clk )
126668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
126670     <font color = "grey">unreachable  </font>				dontStop = 0;
126671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
126674     <font color = "grey">unreachable  </font>					$stop;
126675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126677                  	// synthesis translate_on
126678                  	// synopsys translate_on
126679                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
126680                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 3'b111 } ) );
126681                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
126682                  	// synopsys translate_off
126683                  	// synthesis translate_off
126684                  	always @( posedge Sys_Clk )
126685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
126687     <font color = "grey">unreachable  </font>				dontStop = 0;
126688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
126691     <font color = "grey">unreachable  </font>					$stop;
126692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126694                  	// synthesis translate_on
126695                  	// synopsys translate_on
126696                  	// synopsys translate_off
126697                  	// synthesis translate_off
126698                  	always @( posedge Sys_Clk )
126699     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126700     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126701     <font color = "grey">unreachable  </font>				dontStop = 0;
126702     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126703     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126704     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
126705     <font color = "grey">unreachable  </font>					$stop;
126706                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126707                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126708                  	// synthesis translate_on
126709                  	// synopsys translate_on
126710                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b011 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
126711                  	// synopsys translate_off
126712                  	// synthesis translate_off
126713                  	always @( posedge Sys_Clk )
126714     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126715     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
126716     <font color = "grey">unreachable  </font>				dontStop = 0;
126717     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126718     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126719     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
126720     <font color = "grey">unreachable  </font>					$stop;
126721                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126722                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126723                  	// synthesis translate_on
126724                  	// synopsys translate_on
126725                  	// synopsys translate_off
126726                  	// synthesis translate_off
126727                  	always @( posedge Sys_Clk )
126728     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126729     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126730     <font color = "grey">unreachable  </font>				dontStop = 0;
126731     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126732     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126733     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
126734     <font color = "grey">unreachable  </font>					$stop;
126735                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126736                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126737                  	// synthesis translate_on
126738                  	// synopsys translate_on
126739                  	// synopsys translate_off
126740                  	// synthesis translate_off
126741                  	always @( posedge Sys_Clk )
126742     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126743     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126744     <font color = "grey">unreachable  </font>				dontStop = 0;
126745     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126746     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126747     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
126748     <font color = "grey">unreachable  </font>					$stop;
126749                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126750                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126751                  	// synthesis translate_on
126752                  	// synopsys translate_on
126753                  	// synopsys translate_off
126754                  	// synthesis translate_off
126755                  	always @( posedge Sys_Clk )
126756     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126757     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126758     <font color = "grey">unreachable  </font>				dontStop = 0;
126759     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126760     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126761     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
126762     <font color = "grey">unreachable  </font>					$stop;
126763                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126764                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126765                  	// synthesis translate_on
126766                  	// synopsys translate_on
126767                  	// synopsys translate_off
126768                  	// synthesis translate_off
126769                  	always @( posedge Sys_Clk )
126770     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126771     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126772     <font color = "grey">unreachable  </font>				dontStop = 0;
126773     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126774     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126775     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
126776     <font color = "grey">unreachable  </font>					$stop;
126777                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126778                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_9880_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod90.html#inst_tag_9880" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126350
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126458
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126463
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126471
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126476
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126483
 EXPRESSION (FixedOnGoing ? 3'b011 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126490
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126514
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126528
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126533
 EXPRESSION (u_66aa ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126551
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126560
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {3'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126564
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_49b7 : u_94f4))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126564
 SUB-EXPRESSION (Wr ? u_49b7 : u_94f4)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126589
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_9880_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod90.html#inst_tag_9880" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">12</td>
<td class="rt">23.08 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">662</td>
<td class="rt">342</td>
<td class="rt">51.66 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">192</td>
<td class="rt">58.01 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">150</td>
<td class="rt">45.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">12</td>
<td class="rt">23.08 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">662</td>
<td class="rt">342</td>
<td class="rt">51.66 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">192</td>
<td class="rt">58.01 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">150</td>
<td class="rt">45.32 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[12:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[12:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[16:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[27:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[32:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[45:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[48:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[59:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[63:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[8:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[21:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[24:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[53:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_9880_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod90.html#inst_tag_9880" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">35</td>
<td class="rt">66.04 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126350</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126458</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126463</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126471</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126483</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126490</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126514</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126528</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126533</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126560</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">126564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126589</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">126505</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">126517</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">126537</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">126554</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">126567</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">126575</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">126612</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126350     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126458     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126463     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126471     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126476     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126483     	assign SizeLcl = FixedOnGoing ? 3'b011 : AxiA_Size;
           	                              <font color = "red">-1-</font>  
           	                              <font color = "red">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126490     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126514     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126528     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126533     	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126551     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126560     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126564     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126589     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126505     		case ( uLen1_caseSel )
           		<font color = "red">-1-</font>             
126506     			4'b0001 : Len1 = u_b7c0 ;
           <font color = "green">			==></font>
126507     			4'b0010 : Len1 = u_d36e ;
           <font color = "red">			==></font>
126508     			4'b0100 : Len1 = u_6535 ;
           <font color = "green">			==></font>
126509     			4'b1000 : Len1 = u_80e3 ;
           <font color = "red">			==></font>
126510     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126517     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "red">-1-</font>               		                
126518     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "red">			==></font>
126519     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126537     		case ( uu_9647_caseSel )
           		<font color = "red">-1-</font>               
126538     			3'b001  : u_9647 = 1'b0 ;
           <font color = "red">			==></font>
126539     			3'b010  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
126540     			3'b100  : u_9647 = u_cd75 ;
           <font color = "red">			==></font>
126541     			default : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126554     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "red">-1-</font>                         		                
126555     			1'b1    : PreData = u_2393 ;
           <font color = "red">			==></font>
126556     			default : PreData = 64'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126567     		case ( uu_94f4_caseSel )
           		<font color = "red">-1-</font>               
126568     			2'b01   : u_94f4 = 3'b010 ;
           <font color = "red">			==></font>
126569     			2'b10   : u_94f4 = 3'b000 ;
           <font color = "green">			==></font>
126570     			default : u_94f4 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126575     		case ( uu_49b7_caseSel )
           		<font color = "red">-1-</font>               
126576     			2'b01   : u_49b7 = 3'b101 ;
           <font color = "red">			==></font>
126577     			2'b10   : u_49b7 = 3'b100 ;
           <font color = "green">			==></font>
126578     			default : u_49b7 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126612     			case ( uFullLen1_caseSel )
           			<font color = "red">-1-</font>                 
126613     				4'b0001 : FullLen1 = u_21ba ;
           <font color = "green">				==></font>
126614     				4'b0010 : FullLen1 = u_3040 ;
           <font color = "red">				==></font>
126615     				4'b0100 : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
126616     				4'b1000 : FullLen1 = u_db0a ;
           <font color = "red">				==></font>
126617     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_9879'>
<a name="inst_tag_9879_Line"></a>
<b>Line Coverage for Instance : <a href="mod90.html#inst_tag_9879" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>31</td><td>27</td><td>87.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126505</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126517</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126537</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126554</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>126567</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>126575</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126612</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126623</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126637</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126651</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126668</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126685</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126699</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126714</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126728</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126742</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126756</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>126770</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126504                  	always @( uLen1_caseSel or u_6535 or u_80e3 or u_b7c0 or u_d36e ) begin
126505     1/1          		case ( uLen1_caseSel )
126506     1/1          			4'b0001 : Len1 = u_b7c0 ;
126507     1/1          			4'b0010 : Len1 = u_d36e ;
126508     1/1          			4'b0100 : Len1 = u_6535 ;
126509     1/1          			4'b1000 : Len1 = u_80e3 ;
126510     1/1          			default : Len1 = 6'b0 ;
126511                  		endcase
126512                  	end
126513                  	assign AxiW_Strb = u_bbd0_4;
126514                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
126515                  	rsnoc_z_T_C_S_C_L_R_R_8 ur( .I( AxiW_Strb ) , .O( Be ) );
126516                  	assign uPreLen1_caseSel = { PreStrm } ;
126517     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
126518     1/1          			1'b1    : PreLen1 = 2'b11 ;
126519     1/1          			default : PreLen1 = 2'b0 ;
126520                  		endcase
126521                  	end
126522                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t8 udl( .I( PreLen1 ) , .O( u_411b ) );
126523                  	rsnoc_z_T_C_S_C_L_R_R_8 ur487( .I( u_411b ) , .O( PreBe ) );
126524                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
126525                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
126526                  	assign AxiAr_Lock = u_6819_5;
126527                  	assign AxiAw_Lock = u_6320_5;
126528                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
126529                  	assign AxiAP_Lock = AxiAA_Lock;
126530                  	assign AxiA_Lock = AxiAP_Lock;
126531                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
126532                  	assign u_66aa = AxiALockIs_Excl;
126533                  	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
126534                  	assign Gen_Req_BurstType = u_9647;
126535                  	assign uu_9647_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
126536                  	always @( u_cd75 or uu_9647_caseSel ) begin
126537     1/1          		case ( uu_9647_caseSel )
126538     1/1          			3'b001  : u_9647 = 1'b0 ;
126539     1/1          			3'b010  : u_9647 = 1'b0 ;
126540     1/1          			3'b100  : u_9647 = u_cd75 ;
126541     1/1          			default : u_9647 = 1'b0 ;
126542                  		endcase
126543                  	end
126544                  	assign AxiW_Data = u_bbd0_0;
126545                  	assign AxiW_DataEcc = AxiW_Data;
126546                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
126547                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
126548                  	assign upreStrm_Len1W = { 5'b0 , AxiA_Len };
126549                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } , 32'b0 };
126550                  	assign PreDataWd = PreData;
126551                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
126552                  	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( AxiW_DataEcc ) , .O( Data ) );
126553                  	assign uPreData_caseSel = { PreStrm } ;
126554     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
126555     1/1          			1'b1    : PreData = u_2393 ;
126556     1/1          			default : PreData = 64'b0 ;
126557                  		endcase
126558                  	end
126559                  	assign StartOffset = AxiAddr [2:0] &amp; u_f88;
126560                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
126561                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t3 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
126562                  	assign Gen_Req_Lock = Preamble;
126563                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
126564                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
126565                  	assign uu_94f4_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
126566                  	always @( uu_94f4_caseSel ) begin
126567     1/1          		case ( uu_94f4_caseSel )
126568     <font color = "red">0/1     ==>  			2'b01   : u_94f4 = 3'b010 ;</font>
126569     1/1          			2'b10   : u_94f4 = 3'b000 ;
126570     <font color = "red">0/1     ==>  			default : u_94f4 = 3'b000 ;</font>
126571                  		endcase
126572                  	end
126573                  	assign uu_49b7_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
126574                  	always @( uu_49b7_caseSel ) begin
126575     1/1          		case ( uu_49b7_caseSel )
126576     <font color = "red">0/1     ==>  			2'b01   : u_49b7 = 3'b101 ;</font>
126577     1/1          			2'b10   : u_49b7 = 3'b100 ;
126578     <font color = "red">0/1     ==>  			default : u_49b7 = 3'b000 ;</font>
126579                  		endcase
126580                  	end
126581                  	assign AxiA_Id = AxiAP_Id;
126582                  	assign u_a1de = AxiA_Id;
126583                  	assign SeqIdComp = u_a1de;
126584                  	assign Gen_Req_SeqId = SeqIdComp;
126585                  	assign Gen_Req_SeqUnOrdered = 1'b0;
126586                  	assign Gen_Req_SeqUnique = 1'b0;
126587                  	assign AxiAr_Prot = u_6819_6;
126588                  	assign AxiAw_Prot = u_6320_6;
126589                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
126590                  	assign AxiAP_Prot = AxiAA_Prot;
126591                  	assign AxiA_Prot = AxiAP_Prot;
126592                  	assign AxiA_Cache = AxiAP_Cache;
126593                  	assign u_2f07 = AxiA_Cache;
126594                  	assign Gen_Req_User =
126595                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_2f07 [3] , u_2f07 [2] , u_2f07 [1] , u_2f07 [0] };
126596                  	assign Snoop = 1'b0;
126597                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
126598                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
126599                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
126600                  	assign u_9aba = AxiA_Size [1:0];
126601                  	assign u_ad2e = AxiA_Size [1:0];
126602                  	assign u_967a = AxiA_Size [1:0];
126603                  	assign u_5389 = AxiA_Size [1:0];
126604                  	assign u_21ba = { 3'b0 , { AxiA_Len } };
126605                  	assign u_3040 = { 2'b0 , { AxiA_Len , 1'b1 } };
126606                  	assign u_42b4 = { 1'b0 , { AxiA_Len , 2'b11 } };
126607                  	assign u_db0a = { AxiA_Len , 3'b111 };
126608                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 10'b0 , StartOffset };
126609                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 3'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
126610                  		assign uFullLen1_caseSel = { u_9aba == 2'b11 , u_ad2e == 2'b10 , u_967a == 2'b01 , u_5389 == 2'b0 } ;
126611                  		always @( uFullLen1_caseSel or u_21ba or u_3040 or u_42b4 or u_db0a ) begin
126612     1/1          			case ( uFullLen1_caseSel )
126613     1/1          				4'b0001 : FullLen1 = u_21ba ;
126614     1/1          				4'b0010 : FullLen1 = u_3040 ;
126615     1/1          				4'b0100 : FullLen1 = u_42b4 ;
126616     1/1          				4'b1000 : FullLen1 = u_db0a ;
126617     1/1          				default : FullLen1 = 6'b0 ;
126618                  			endcase
126619                  		end
126620                  	// synopsys translate_off
126621                  	// synthesis translate_off
126622                  	always @( posedge Sys_Clk )
126623     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126624     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
126625     <font color = "grey">unreachable  </font>				dontStop = 0;
126626     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126627     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126628     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
126629     <font color = "grey">unreachable  </font>					$stop;
126630                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126631                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126632                  	// synthesis translate_on
126633                  	// synopsys translate_on
126634                  	// synopsys translate_off
126635                  	// synthesis translate_off
126636                  	always @( posedge Sys_Clk )
126637     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126638     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126639     <font color = "grey">unreachable  </font>				dontStop = 0;
126640     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126641     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126642     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
126643     <font color = "grey">unreachable  </font>					$stop;
126644                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126645                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126646                  	// synthesis translate_on
126647                  	// synopsys translate_on
126648                  	// synopsys translate_off
126649                  	// synthesis translate_off
126650                  	always @( posedge Sys_Clk )
126651     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126652     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126653     <font color = "grey">unreachable  </font>				dontStop = 0;
126654     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126655     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126656     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
126657     <font color = "grey">unreachable  </font>					$stop;
126658                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126659                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126660                  	// synthesis translate_on
126661                  	// synopsys translate_on
126662                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
126663                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
126664                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
126665                  	// synopsys translate_off
126666                  	// synthesis translate_off
126667                  	always @( posedge Sys_Clk )
126668     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126669     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
126670     <font color = "grey">unreachable  </font>				dontStop = 0;
126671     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126672     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126673     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
126674     <font color = "grey">unreachable  </font>					$stop;
126675                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126676                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126677                  	// synthesis translate_on
126678                  	// synopsys translate_on
126679                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
126680                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 3'b111 } ) );
126681                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
126682                  	// synopsys translate_off
126683                  	// synthesis translate_off
126684                  	always @( posedge Sys_Clk )
126685     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126686     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
126687     <font color = "grey">unreachable  </font>				dontStop = 0;
126688     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126689     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126690     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
126691     <font color = "grey">unreachable  </font>					$stop;
126692                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126693                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126694                  	// synthesis translate_on
126695                  	// synopsys translate_on
126696                  	// synopsys translate_off
126697                  	// synthesis translate_off
126698                  	always @( posedge Sys_Clk )
126699     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126700     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126701     <font color = "grey">unreachable  </font>				dontStop = 0;
126702     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126703     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126704     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
126705     <font color = "grey">unreachable  </font>					$stop;
126706                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126707                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126708                  	// synthesis translate_on
126709                  	// synopsys translate_on
126710                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b011 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
126711                  	// synopsys translate_off
126712                  	// synthesis translate_off
126713                  	always @( posedge Sys_Clk )
126714     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126715     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
126716     <font color = "grey">unreachable  </font>				dontStop = 0;
126717     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126718     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126719     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
126720     <font color = "grey">unreachable  </font>					$stop;
126721                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126722                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126723                  	// synthesis translate_on
126724                  	// synopsys translate_on
126725                  	// synopsys translate_off
126726                  	// synthesis translate_off
126727                  	always @( posedge Sys_Clk )
126728     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126729     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126730     <font color = "grey">unreachable  </font>				dontStop = 0;
126731     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126732     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126733     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
126734     <font color = "grey">unreachable  </font>					$stop;
126735                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126736                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126737                  	// synthesis translate_on
126738                  	// synopsys translate_on
126739                  	// synopsys translate_off
126740                  	// synthesis translate_off
126741                  	always @( posedge Sys_Clk )
126742     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126743     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126744     <font color = "grey">unreachable  </font>				dontStop = 0;
126745     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126746     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126747     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
126748     <font color = "grey">unreachable  </font>					$stop;
126749                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126750                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126751                  	// synthesis translate_on
126752                  	// synopsys translate_on
126753                  	// synopsys translate_off
126754                  	// synthesis translate_off
126755                  	always @( posedge Sys_Clk )
126756     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126757     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126758     <font color = "grey">unreachable  </font>				dontStop = 0;
126759     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126760     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126761     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
126762     <font color = "grey">unreachable  </font>					$stop;
126763                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126764                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
126765                  	// synthesis translate_on
126766                  	// synopsys translate_on
126767                  	// synopsys translate_off
126768                  	// synthesis translate_off
126769                  	always @( posedge Sys_Clk )
126770     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
126771     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
126772     <font color = "grey">unreachable  </font>				dontStop = 0;
126773     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
126774     <font color = "grey">unreachable  </font>				if (!dontStop) begin
126775     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
126776     <font color = "grey">unreachable  </font>					$stop;
126777                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
126778                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_9879_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod90.html#inst_tag_9879" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126350
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126458
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126463
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126471
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126476
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126483
 EXPRESSION (FixedOnGoing ? 3'b011 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126490
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126514
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126528
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126533
 EXPRESSION (u_66aa ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126551
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126560
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {3'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126564
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_49b7 : u_94f4))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126564
 SUB-EXPRESSION (Wr ? u_49b7 : u_94f4)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126589
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_9879_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod90.html#inst_tag_9879" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">41</td>
<td class="rt">78.85 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">662</td>
<td class="rt">638</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">41</td>
<td class="rt">78.85 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">662</td>
<td class="rt">638</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">319</td>
<td class="rt">96.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_9879_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod90.html#inst_tag_9879" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">44</td>
<td class="rt">83.02 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126350</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126458</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126463</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126471</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126476</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126483</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126490</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126514</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126528</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126533</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126551</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126560</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">126564</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">126589</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126505</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126517</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126537</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126554</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">126567</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">126575</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">126612</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126350     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126458     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126463     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126471     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126476     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126483     	assign SizeLcl = FixedOnGoing ? 3'b011 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126490     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126514     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126528     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126533     	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126551     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126560     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126564     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126589     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126505     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
126506     			4'b0001 : Len1 = u_b7c0 ;
           <font color = "green">			==></font>
126507     			4'b0010 : Len1 = u_d36e ;
           <font color = "green">			==></font>
126508     			4'b0100 : Len1 = u_6535 ;
           <font color = "green">			==></font>
126509     			4'b1000 : Len1 = u_80e3 ;
           <font color = "green">			==></font>
126510     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126517     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
126518     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
126519     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126537     		case ( uu_9647_caseSel )
           		<font color = "green">-1-</font>               
126538     			3'b001  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
126539     			3'b010  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
126540     			3'b100  : u_9647 = u_cd75 ;
           <font color = "green">			==></font>
126541     			default : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126554     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
126555     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
126556     			default : PreData = 64'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126567     		case ( uu_94f4_caseSel )
           		<font color = "red">-1-</font>               
126568     			2'b01   : u_94f4 = 3'b010 ;
           <font color = "red">			==></font>
126569     			2'b10   : u_94f4 = 3'b000 ;
           <font color = "green">			==></font>
126570     			default : u_94f4 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126575     		case ( uu_49b7_caseSel )
           		<font color = "red">-1-</font>               
126576     			2'b01   : u_49b7 = 3'b101 ;
           <font color = "red">			==></font>
126577     			2'b10   : u_49b7 = 3'b100 ;
           <font color = "green">			==></font>
126578     			default : u_49b7 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126612     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
126613     				4'b0001 : FullLen1 = u_21ba ;
           <font color = "green">				==></font>
126614     				4'b0010 : FullLen1 = u_3040 ;
           <font color = "green">				==></font>
126615     				4'b0100 : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
126616     				4'b1000 : FullLen1 = u_db0a ;
           <font color = "green">				==></font>
126617     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_9879">
    <li>
      <a href="#inst_tag_9879_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_9879_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_9879_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_9879_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_9880">
    <li>
      <a href="#inst_tag_9880_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_9880_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_9880_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_9880_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
