<stg><name>Lenet</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="10" to="11">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="11" to="12">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="12" to="13">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="13" to="14">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="14" to="15">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
set_all.exit.preheader:25  %conv1_input_data_V = alloca [8 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv1_input_data_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
set_all.exit.preheader:26  %conv1_output_data_V = alloca [8 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv1_output_data_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
set_all.exit.preheader:27  %conv1_a_slice_pad_da = alloca [32 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv1_a_slice_pad_da"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
set_all.exit.preheader:28  %fx_input_data_V = alloca [8 x i16], align 2

]]></Node>
<StgValue><ssdm name="fx_input_data_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
set_all.exit.preheader:29  %fx_output_data_V = alloca [8 x i16], align 2

]]></Node>
<StgValue><ssdm name="fx_output_data_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
set_all.exit.preheader:30  %fc1_input_data_V = alloca [8 x i16], align 2

]]></Node>
<StgValue><ssdm name="fc1_input_data_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:44  %data_in_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_in_size_x)

]]></Node>
<StgValue><ssdm name="data_in_size_x_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:45  %data_in_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_in_size_y)

]]></Node>
<StgValue><ssdm name="data_in_size_y_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:46  %data_in_size_z_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_in_size_z)

]]></Node>
<StgValue><ssdm name="data_in_size_z_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:47  call fastcc void @copy_tensor.1([8 x i16]* %conv1_input_data_V, [8 x i16]* %data_in_data_V, i32 2, i32 2, i32 %data_in_size_x_read, i32 %data_in_size_y_read, i32 %data_in_size_z_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:61  %data_out_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_out_size_x)

]]></Node>
<StgValue><ssdm name="data_out_size_x_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:62  %data_out_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %data_out_size_y)

]]></Node>
<StgValue><ssdm name="data_out_size_y_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:64  %conv_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %conv_size_x)

]]></Node>
<StgValue><ssdm name="conv_size_x_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:65  %conv_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %conv_size_y)

]]></Node>
<StgValue><ssdm name="conv_size_y_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:67  %relu_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %relu_size_x)

]]></Node>
<StgValue><ssdm name="relu_size_x_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:68  %relu_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %relu_size_y)

]]></Node>
<StgValue><ssdm name="relu_size_y_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:70  %fc_size_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %fc_size_x)

]]></Node>
<StgValue><ssdm name="fc_size_x_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:71  %fc_size_y_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %fc_size_y)

]]></Node>
<StgValue><ssdm name="fc_size_y_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:47  call fastcc void @copy_tensor.1([8 x i16]* %conv1_input_data_V, [8 x i16]* %data_in_data_V, i32 2, i32 2, i32 %data_in_size_x_read, i32 %data_in_size_y_read, i32 %data_in_size_z_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
set_all.exit.preheader:48  call fastcc void @Conv_forward([8 x i16]* %conv1_input_data_V, [8 x i16]* %conv1_output_data_V, [32 x i16]* %conv1_a_slice_pad_da)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
set_all.exit.preheader:48  call fastcc void @Conv_forward([8 x i16]* %conv1_input_data_V, [8 x i16]* %conv1_output_data_V, [32 x i16]* %conv1_a_slice_pad_da)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:49  call fastcc void @copy_tensor.1([8 x i16]* %fx_input_data_V, [8 x i16]* %conv1_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:49  call fastcc void @copy_tensor.1([8 x i16]* %fx_input_data_V, [8 x i16]* %conv1_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_all.exit.preheader:50  call fastcc void @forward_ReLu([8 x i16]* %fx_input_data_V, [8 x i16]* %fx_output_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:66  call fastcc void @copy_tensor.1([8 x i16]* %conv_data_V, [8 x i16]* %conv1_output_data_V, i32 %conv_size_x_read, i32 %conv_size_y_read, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="41" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_all.exit.preheader:50  call fastcc void @forward_ReLu([8 x i16]* %fx_input_data_V, [8 x i16]* %fx_output_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:66  call fastcc void @copy_tensor.1([8 x i16]* %conv_data_V, [8 x i16]* %conv1_output_data_V, i32 %conv_size_x_read, i32 %conv_size_y_read, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="43" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:51  call fastcc void @copy_tensor.1([8 x i16]* %fc1_input_data_V, [8 x i16]* %fx_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="44" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:51  call fastcc void @copy_tensor.1([8 x i16]* %fc1_input_data_V, [8 x i16]* %fx_output_data_V, i32 2, i32 2, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="45" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:52  %call_ret2 = call fastcc { i16, i16 } @forward_fc([8 x i16]* %fc1_input_data_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:69  call fastcc void @copy_tensor.1([8 x i16]* %relu_data_V, [8 x i16]* %fx_output_data_V, i32 %relu_size_x_read, i32 %relu_size_y_read, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="47" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:52  %call_ret2 = call fastcc { i16, i16 } @forward_fc([8 x i16]* %fc1_input_data_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
set_all.exit.preheader:53  %fc1_output_data_0_V = extractvalue { i16, i16 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="fc1_output_data_0_V"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
set_all.exit.preheader:54  %fc1_output_data_1_V = extractvalue { i16, i16 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="fc1_output_data_1_V"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_all.exit.preheader:55  %call_ret = call fastcc { i16, i16 } @copy_tensor.3(i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
set_all.exit.preheader:69  call fastcc void @copy_tensor.1([8 x i16]* %relu_data_V, [8 x i16]* %fx_output_data_V, i32 %relu_size_x_read, i32 %relu_size_y_read, i32 2, i32 2, i32 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="32">
<![CDATA[
set_all.exit.preheader:72  call fastcc void @copy_tensor([8 x i16]* %fc_data_V, i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V, i32 %fc_size_x_read, i32 %fc_size_y_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_all.exit.preheader:55  %call_ret = call fastcc { i16, i16 } @copy_tensor.3(i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="54" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
set_all.exit.preheader:56  %softmax_input_data_0 = extractvalue { i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="softmax_input_data_0"/></StgValue>
</operation>

<operation id="55" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
set_all.exit.preheader:57  %softmax_input_data_1 = extractvalue { i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="softmax_input_data_1"/></StgValue>
</operation>

<operation id="56" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_all.exit.preheader:58  %call_ret3 = call fastcc { i16, i16 } @softmax(i16 %softmax_input_data_0, i16 %softmax_input_data_1)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="32">
<![CDATA[
set_all.exit.preheader:72  call fastcc void @copy_tensor([8 x i16]* %fc_data_V, i16 %fc1_output_data_0_V, i16 %fc1_output_data_1_V, i32 %fc_size_x_read, i32 %fc_size_y_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="58" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_all.exit.preheader:58  %call_ret3 = call fastcc { i16, i16 } @softmax(i16 %softmax_input_data_0, i16 %softmax_input_data_1)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
set_all.exit.preheader:59  %softmax_y_hat_data_0 = extractvalue { i16, i16 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="softmax_y_hat_data_0"/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
set_all.exit.preheader:60  %softmax_y_hat_data_1 = extractvalue { i16, i16 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="softmax_y_hat_data_1"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="32">
<![CDATA[
set_all.exit.preheader:63  call fastcc void @copy_tensor.2([27 x i16]* %data_out_data_V, i16 %softmax_y_hat_data_0, i16 %softmax_y_hat_data_1, i32 %data_out_size_x_read, i32 %data_out_size_y_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="62" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %data_in_data_V), !map !593

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_in_size_x), !map !599

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_in_size_y), !map !603

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_in_size_z), !map !607

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %conv_data_V), !map !611

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %conv_size_x), !map !615

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %conv_size_y), !map !619

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %conv_size_z), !map !623

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %relu_data_V), !map !627

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %relu_size_x), !map !631

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %relu_size_y), !map !635

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %relu_size_z), !map !639

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %pool_data_V), !map !643

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i32* %pool_size_x), !map !647

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %pool_size_y), !map !651

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %pool_size_z), !map !655

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %fc_data_V), !map !659

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fc_size_x), !map !663

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fc_size_y), !map !667

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fc_size_z), !map !671

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
set_all.exit.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap([27 x i16]* %data_out_data_V), !map !675

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_size_x), !map !681

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_size_y), !map !685

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
set_all.exit.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_size_z), !map !689

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
set_all.exit.preheader:24  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @Lenet_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:31  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %data_in_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
set_all.exit.preheader:32  call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %data_in_data_V, i32* %data_in_size_x, i32* %data_in_size_y, i32* %data_in_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:33  %empty_103 = call i32 (...)* @_ssdm_op_SpecMemCore([27 x i16]* %data_out_data_V, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
set_all.exit.preheader:34  call void (...)* @_ssdm_op_SpecInterface([27 x i16]* %data_out_data_V, i32* %data_out_size_x, i32* %data_out_size_y, i32* %data_out_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:35  %empty_104 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
set_all.exit.preheader:36  call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %conv_data_V, i32* %conv_size_x, i32* %conv_size_y, i32* %conv_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:37  %empty_105 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %relu_data_V, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
set_all.exit.preheader:38  call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %relu_data_V, i32* %relu_size_x, i32* %relu_size_y, i32* %relu_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:39  %empty_106 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %pool_data_V, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
set_all.exit.preheader:40  call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %pool_data_V, i32* %pool_size_x, i32* %pool_size_y, i32* %pool_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:41  %empty_107 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fc_data_V, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
set_all.exit.preheader:42  call void (...)* @_ssdm_op_SpecInterface([8 x i16]* %fc_data_V, i32* %fc_size_x, i32* %fc_size_y, i32* %fc_size_z, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
set_all.exit.preheader:43  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="32" op_5_bw="32">
<![CDATA[
set_all.exit.preheader:63  call fastcc void @copy_tensor.2([27 x i16]* %data_out_data_V, i16 %softmax_y_hat_data_0, i16 %softmax_y_hat_data_1, i32 %data_out_size_x_read, i32 %data_out_size_y_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:73  %empty_108 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fx_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:74  %empty_109 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv1_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:75  %empty_110 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fc1_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:76  %empty_111 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %fx_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
set_all.exit.preheader:77  %empty_112 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv1_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
set_all.exit.preheader:78  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
