Return-Path: <devicetree+bounces-302037-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id +Js9C6m2EGpDcwYAu9opvQ
	(envelope-from <devicetree+bounces-302037-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 22 May 2026 22:03:53 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id C8F595B9DA7
	for <lists+devicetree@lfdr.de>; Fri, 22 May 2026 22:03:52 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 6963130908B6
	for <lists+devicetree@lfdr.de>; Fri, 22 May 2026 19:56:07 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id E912437DE9C;
	Fri, 22 May 2026 19:56:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="QKvIAoEi";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="PgR0KEEJ"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9032237D108
	for <devicetree@vger.kernel.org>; Fri, 22 May 2026 19:55:59 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1779479760; cv=none; b=Y2n9uB+FIeqPXKJiDRLOH13D7h4yRAqS9ip3Eoe9f0CYefy503+2/lB/Isl2csb0wdlY23UiTkorFoaxQu7RFOpuBiGUYEe9lTeBmEGxTm4srUaTSrD3jLFeS8DrpZzTrPXVKL+V2nFcZBr68yATM3CKHkyB/ebaiwK2gL//iw8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1779479760; c=relaxed/simple;
	bh=IYqQ5p0U5bEuc78RlMUT3k6dFqYxkC6LK86NxP+Q4SA=;
	h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=lwx2lEjcdvdpoubT175rbfjTPUDsbJdCQwvP0T9HsArw4/rNy3NSWV4o1YDwgSjBwYhJyZQM3IMuc0zOwC+YCJiH/i/iwphqlT6qQby7gei0zbK+JGCy2y6YmsWaUpd0FSmK7tsJrASOxnd5tRrGtAfgMJSuNt5I05DJL0qbqDo=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=QKvIAoEi; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=PgR0KEEJ; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279867.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64MG0ZiE3476953
	for <devicetree@vger.kernel.org>; Fri, 22 May 2026 19:55:59 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:message-id
	:mime-version:subject:to; s=qcppdkim1; bh=4OpADcIGGFtxfAlOGVA5Pl
	SKEGlVjoTzChsWECE7Ecs=; b=QKvIAoEigEhru1UvfkVmDyJncdbv4wGsZiAy/9
	zMj07W6FekIb0RWnxsOo3G1iTilLhaWA8n9WwoRZaI6rDxi5RhHjb66a5c/aKadj
	MkzOn3hvvNKCmjQbiGXsNR5XMexiTqPvvC9rnim4P2GCzuwTpGmsmML7lQdipGX5
	BJzsVZMwWgTGdSYyp5bGx0i1poyfld7kiz4DYSC8W5vBmMncT/XoqYgRoSmiDGSb
	GdgzkO51Q0wZ93CLBrc5vqCRysb/IAIDvas36kUofbzt9i2XGn2U88RN+oRLV9xF
	l1HAxU7HfwOs7MaKi/1MqkI7rDKrVb/qFekPBqzQrGqzBreQ==
Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eat9r8t8w-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Fri, 22 May 2026 19:55:58 +0000 (GMT)
Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2b9b8137828so78283675ad.0
        for <devicetree@vger.kernel.org>; Fri, 22 May 2026 12:55:58 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1779479758; x=1780084558; darn=vger.kernel.org;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:from:to:cc:subject:date:message-id:reply-to;
        bh=4OpADcIGGFtxfAlOGVA5PlSKEGlVjoTzChsWECE7Ecs=;
        b=PgR0KEEJXbS3QumRVC7EnePimcIPfu2xHeVt9An7y/V38PwMdCatcKQFSKDLdBX17H
         rPo0DW9c7s2Q3yMSiZuvigaPzqkDizR+1lacV+XX/0/xlgEN9RpoGZf7i9qfGM0OoCxa
         CiWWGA1Ocawb78keId5iVFWhJKF3pH9u8UBIJ1tlGJa6CxLYyyFHt+ym77dfqH0Uo4RO
         5IwT46b4O4vTf14YnO4ibvtgm6yUMj3toH9ZeIrMpL+xbJ0k9imOogfP9JZ91E8t2jM8
         QBsX+5keUgGNnAQM6FHrc57ElJrviI7BBTy+trpWpgUNWkOYpLwf8WhW4OsLDq9tHsHo
         M/Wg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1779479758; x=1780084558;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=4OpADcIGGFtxfAlOGVA5PlSKEGlVjoTzChsWECE7Ecs=;
        b=tPulppVP5sTzDTfCV/wrQeosh+vWPmSyZlyYtH+CW9J3Z1mXfL6lW8+tWLVrSbZqVL
         cdHxzlSCl4htyri2ilzLp8Ai6jo8dRJzadumUMX11kZ0HHZn5ddDTTZgpXjQXokksPKY
         tpodlGVSIRfkdDdhWuAHKxNXkYemM/4Fbf5U4FFRvEhxK6RTdPv5Xgvhlw554hA9Mzx8
         SGlBosLxZyRormny1Sae3WUMizOqZ3d9rDdmY78Oo49+BdZqnWjflRbbEOsFANPSuV9v
         ii4Dbx9jDhQaa0T5DBRdUqdzrvZopHs8900vH8imxqGVBAUxGlaX4F8eAXDDuVM2GWS+
         ETyA==
X-Forwarded-Encrypted: i=1; AFNElJ+WbElWQY3lUeAur0BPhBUzwW5lDbUdX9xWJ28b5lAVGPHlMGk6Z5pD/DUGt2fHXQMZwpbJBT5YDlO2@vger.kernel.org
X-Gm-Message-State: AOJu0Yy2FV62UU8qtIKjL9mu0bvHktvulaMDFyefyc9qR2ePmftUENfl
	djZmzudZZlKwePY4Wf/1zCXeyiyGjrKKQddjzL8o/r93/8WBAVEH+R7RyFIoF9+SR+luGrop/dI
	YV79WZn7We7WoRN4OFryIs3kJL3b3M1Yzof0OZCOTxziNMVwDgYzoWkcPbfP/VWHh
X-Gm-Gg: Acq92OHwaOP1jl24gbCi4FrSbTnL9sGfwvP7WK8RJMgW3bZ7H4UlM1k4gFGi5DCSQ3W
	9UHO+crwXnSjiCnn18IwjyCbKL/7QiyVOHqaZ/UGZiZcJXixjnKD/t1UCNw+kH6bbSubukDz31T
	Lul3lPMrgJcj6ETEyPC/yU388+5jjuoT3/CnRArBVmefTfD+Dko0pCTBPh2blKgGwdWbZsM5WXU
	nDdhfO9eqv7c0SWSwZcCrDb/LCda19UfsVSEG5zuZIJxDvUhHzs19dm8aEfA+261qCleYgg0vx8
	Yr8AUaEe/c9Q2ku6zWNkcSbDKl99XkaQhbMblMPmRYNuHh1+JV6I4VK3obXcV41uUPmO9PZ+QDW
	Y0/JiHOVVtZaaLqYb9igtUUAVu5t45IXM0GYfnM447xeJQtl6
X-Received: by 2002:a17:902:da84:b0:2be:b09e:721f with SMTP id d9443c01a7336-2beb09e7439mr54089045ad.31.1779479758305;
        Fri, 22 May 2026 12:55:58 -0700 (PDT)
X-Received: by 2002:a17:902:da84:b0:2be:b09e:721f with SMTP id d9443c01a7336-2beb09e7439mr54088825ad.31.1779479757828;
        Fri, 22 May 2026 12:55:57 -0700 (PDT)
Received: from [10.213.96.151] ([202.46.23.25])
        by smtp.gmail.com with ESMTPSA id d9443c01a7336-2beb5914287sm33389355ad.79.2026.05.22.12.55.53
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 22 May 2026 12:55:57 -0700 (PDT)
From: Pradyot Kumar Nayak <pradyot.nayak@oss.qualcomm.com>
Subject: [PATCH v2 0/2] arm64: dts: glymur-crd: Add reset GPIO to
 touchscreen
Date: Sat, 23 May 2026 01:25:36 +0530
Message-Id: <20260523-arm64-dts-glymur-crd-add-reset-gpio-to-touchscreen-v2-0-5c333051e5bb@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-B4-Tracking: v=1; b=H4sIALi0EGoC/6WOQQqDMBREryJZ94umamtXvUdxEZNfDRhj/49SE
 e/e6BUKw8CbxcxsgpEssngkmyBcLFs/RpCXROhejR2CNZGFzGSVlVKCIlcVYAJDN6xuJtBkQBk
 DhIwBusl6CIdm3bMmxBHKey1bNGhk3YpYPBG+7fccfTWRe8vB03p+WPIj/WtuySEHfavKay0Lp
 Y1+eub0M6tBe+fSaKLZ9/0HEK0HUPsAAAA=
To: Bjorn Andersson <andersson@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Abel Vesa <abel.vesa@oss.qualcomm.com>,
        Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,
        Benjamin Tissoires <bentiss@kernel.org>,
        Jiri Kosina <jikos@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-input@vger.kernel.org,
        Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        20260519-glymur-mahua-common-nodes-v2-1-9f1b89a3f398@oss.qualcomm.com,
        Pradyot Kumar Nayak <pradyot.nayak@oss.qualcomm.com>
X-Mailer: b4 0.13.0
X-Developer-Signature: v=1; a=ed25519-sha256; t=1779479752; l=1395;
 i=pradyot.nayak@oss.qualcomm.com; s=20251128; h=from:subject:message-id;
 bh=IYqQ5p0U5bEuc78RlMUT3k6dFqYxkC6LK86NxP+Q4SA=;
 b=j4UB146eitqI7kRXl3rgvOV+hz8zROtEkeNmcooQs0UccMZcBAwQSSXafRju07osJIr21GWZ/
 mCeqtNw1jFHDLzecbmxIWUhQEe2T/YkHN0lrOWt8HEbuGqkWUKu6E5U
X-Developer-Key: i=pradyot.nayak@oss.qualcomm.com; a=ed25519;
 pk=ZAwwH8thDSb6bq4dCgFHWr80BqB7MmUAKogkd9BsiXM=
X-Authority-Analysis: v=2.4 cv=dt/rzVg4 c=1 sm=1 tr=0 ts=6a10b4ce cx=c_pps
 a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17
 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22
 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=D8AMBb6HiunKfoW-LmwA:9 a=QEXdDO2ut3YA:10
 a=324X-CrmTo6CU4MGRt3R:22
X-Proofpoint-ORIG-GUID: gMDROibiscew5Nc4UIJkhXrvfFFWCX3x
X-Proofpoint-GUID: gMDROibiscew5Nc4UIJkhXrvfFFWCX3x
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIyMDE5OCBTYWx0ZWRfX5NH/qqaOEIoN
 TpoYa1C43yW2AWKHI7G8yzq2wkBx2GIEnCzppDFDUL/NPMR9n+1dFX3L7bSN2WR+vIwUAw0/E9W
 2Y8UuaCReJQthqR1eZ4Fz3xhVLvH04+ul1yZ3SeQ3r/NlbdjraeTrOcwGIWu/DlHWwCMDqD9MgX
 LFpp4xcH9wRvpR7hEp5erMc8Z4GT35HZ6Ehj8gNCmuHO/g2x+TWlx+pV5fZ3NbWNUwfQLyu6Qjz
 u7QynGAlBnjNAtmQIfRAgIYr8AOTg9/hfzBoTsjso8DYlH4ne4gXXP9q3F5tMJG+CEW3hQlbWep
 n1tfFH954ONDgqv3sfKohw7kZHvgCjHAds+FC+iDEL8yc0/QvNMOMXA16uZbcN8iAc52XyQRMb9
 INuU3mLplTqOsKyeMMIUmZvWUNrf98cXM8mJCZUrZPdHBZLmhIxv4MOVPnD+/kDx0eSAefe1sET
 rZl1ObF5InUplS+N9Bg==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-05-22_05,2026-05-18_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 bulkscore=0 impostorscore=0 malwarescore=0 priorityscore=1501 suspectscore=0
 clxscore=1015 phishscore=0 adultscore=0 lowpriorityscore=0 spamscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605220198
X-Spamd-Result: default: False [-2.16 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[16];
	TAGGED_FROM(0.00)[bounces-302037-lists,devicetree=lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[qualcomm.com:email,qualcomm.com:dkim,sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,oss.qualcomm.com:mid,oss.qualcomm.com:dkim];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[pradyot.nayak@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: C8F595B9DA7
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

The touchscreen on Glymur/Mahua CRDs has a dedicated GPIO reset line that must
be explicitly modeled in DT so the i2c-hid driver can deassert it on resume.
Without this, the device stays offline after suspend/resume and all I2C
transactions fail with -ENXIO.

Patch 1 adds reset-gpios to the hid-over-i2c binding.
Patch 2 wires the GPIO in the Glymur CRD DTSI.

prerequisite-message-id: 20260519-glymur-mahua-common-nodes-v2-1-9f1b89a3f398@oss.qualcomm.com

Signed-off-by: Pradyot Kumar Nayak <pradyot.nayak@oss.qualcomm.com>
---
Changes in v2:
- Add dt-bindings patch to document reset-gpios in hid-over-i2c schema
  (flagged by dtbs_check on v1)
- No change to the DTS patch itself
- Link to v1: https://lore.kernel.org/r/20260522-arm64-dts-glymur-crd-add-reset-gpio-to-touchscreen-v1-1-c7653924acdc@oss.qualcomm.com

---
Pradyot Kumar Nayak (2):
      dt-bindings: input: hid-over-i2c: Add reset-gpios property
      arm64: dts: glymur-crd: Add reset GPIO to touchscreen node

 Documentation/devicetree/bindings/input/hid-over-i2c.yaml | 4 ++++
 arch/arm64/boot/dts/qcom/glymur-crd.dtsi                  | 2 ++
 2 files changed, 6 insertions(+)
---
base-commit: 1d376e58cb4a94f89de0fa9195d583ad6b86eb89
change-id: 20260522-arm64-dts-glymur-crd-add-reset-gpio-to-touchscreen-5892beded29b

Best regards,
-- 
Pradyot Kumar Nayak <pradyot.nayak@oss.qualcomm.com>


