#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 09 22:49:57 2020
# Process ID: 20696
# Log file: D:/Final_CNN/Final_CNN.runs/synth_1/LeNet_CNN.vds
# Journal file: D:/Final_CNN/Final_CNN.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LeNet_CNN.tcl -notrace
Command: synth_design -top LeNet_CNN -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 271.602 ; gain = 48.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LeNet_CNN' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/LeNet_CNN.sv:2]
	Parameter weights1_file bound to: D:/Weights1_IEEE.txt - type: string 
	Parameter weights2_file bound to: D:/Weights2_IEEE.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'ConvMF' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/ConvMF.sv:1]
	Parameter Felements bound to: 5 - type: integer 
	Parameter Ielements bound to: 32 - type: integer 
	Parameter Oelements bound to: 28 - type: integer 
	Parameter FilterNum bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Conv1F' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 32 - type: integer 
	Parameter ODim bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BasicConv' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/BasicConv.sv:1]
	Parameter elements bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpmul' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/fp_mul.sv:1]
INFO: [Synth 8-256] done synthesizing module 'fpmul' (1#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/fp_mul.sv:1]
INFO: [Synth 8-638] synthesizing module 'fp_add' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/fp_add.v:2]
INFO: [Synth 8-256] done synthesizing module 'fp_add' (2#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/fp_add.v:2]
INFO: [Synth 8-256] done synthesizing module 'BasicConv' (3#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/BasicConv.sv:1]
INFO: [Synth 8-256] done synthesizing module 'Conv1F' (4#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-256] done synthesizing module 'ConvMF' (5#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/ConvMF.sv:1]
INFO: [Synth 8-638] synthesizing module 'avg_3D' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/avg_3D.sv:1]
	Parameter Felements bound to: 6 - type: integer 
	Parameter In_elements bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AvgLayer' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fp_avg' [D:/Final_CNN/Final_CNN.srcs/sources_1/new/fp_avg.sv:4]
INFO: [Synth 8-256] done synthesizing module 'fp_avg' (6#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/new/fp_avg.sv:4]
INFO: [Synth 8-256] done synthesizing module 'AvgLayer' (7#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-256] done synthesizing module 'avg_3D' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/avg_3D.sv:1]
INFO: [Synth 8-638] synthesizing module 'ConvMF__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/ConvMF.sv:1]
	Parameter Felements bound to: 5 - type: integer 
	Parameter Ielements bound to: 14 - type: integer 
	Parameter Oelements bound to: 10 - type: integer 
	Parameter FilterNum bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized0' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized1' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized1' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized2' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized2' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized3' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized3' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized4' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized4' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized5' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized5' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized6' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized6' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized7' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized7' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized8' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized8' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized9' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized9' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized10' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized10' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized11' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized11' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized12' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized12' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized13' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized13' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized14' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized14' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized15' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 14 - type: integer 
	Parameter ODim bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized15' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-256] done synthesizing module 'ConvMF__parameterized0' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/ConvMF.sv:1]
INFO: [Synth 8-638] synthesizing module 'avg_3D__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/avg_3D.sv:1]
	Parameter Felements bound to: 16 - type: integer 
	Parameter In_elements bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized0' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized1' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized1' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized2' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized2' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized3' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized3' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized4' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized4' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized5' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized5' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized6' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized6' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized7' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized7' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized8' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized8' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized9' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized9' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized10' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized10' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized11' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized11' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized12' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized12' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized13' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized13' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized14' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized14' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-638] synthesizing module 'AvgLayer__parameterized15' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AvgLayer__parameterized15' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/AvgLayer.sv:4]
INFO: [Synth 8-256] done synthesizing module 'avg_3D__parameterized0' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/avg_3D.sv:1]
INFO: [Synth 8-638] synthesizing module 'ConvMF__parameterized1' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/ConvMF.sv:1]
	Parameter Felements bound to: 5 - type: integer 
	Parameter Ielements bound to: 5 - type: integer 
	Parameter Oelements bound to: 1 - type: integer 
	Parameter FilterNum bound to: 120 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized16' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized16' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized17' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized17' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized18' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized18' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized19' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized19' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized20' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized20' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized21' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized21' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized22' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized22' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized23' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized23' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized24' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized24' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized25' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized25' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized26' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized26' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized27' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized27' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized28' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized28' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized29' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized29' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized30' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized30' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized31' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized31' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized32' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized32' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized33' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized33' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized34' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized34' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized35' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized35' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized36' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized36' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized37' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized37' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized38' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized38' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized39' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized39' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized40' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized40' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized41' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized41' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized42' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized42' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized43' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized43' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized44' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized44' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized45' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized45' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized46' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized46' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized47' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized47' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized48' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized48' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized49' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized49' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized50' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized50' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized51' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized51' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized52' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized52' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized53' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized53' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized54' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized54' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized55' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized55' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized56' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized56' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized57' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized57' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized58' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized58' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized59' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized59' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized60' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized60' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized61' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized61' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized62' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized62' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized63' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized63' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized64' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized64' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized65' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized65' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized66' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized66' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized67' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized67' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized68' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized68' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized69' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized69' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized70' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized70' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized71' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized71' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized72' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized72' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized73' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized73' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized74' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized74' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized75' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized75' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized76' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized76' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized77' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized77' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized78' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized78' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized79' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized79' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized80' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized80' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized81' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized81' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized82' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized82' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized83' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized83' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized84' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized84' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized85' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized85' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized86' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized86' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized87' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized87' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized88' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized88' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized89' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized89' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized90' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized90' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized91' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized91' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized92' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized92' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized93' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized93' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized94' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized94' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized95' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized95' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized96' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized96' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized97' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized97' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized98' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized98' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized99' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized99' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized100' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized100' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized101' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized101' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized102' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized102' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized103' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized103' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized104' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized104' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized105' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized105' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized106' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized106' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized107' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized107' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized108' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized108' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized109' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized109' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized110' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized110' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized111' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized111' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized112' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized112' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized113' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized113' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized114' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized114' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized115' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized115' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized116' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized116' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized117' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized117' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized118' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized118' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized119' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized119' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized120' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized120' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized121' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized121' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized122' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized122' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized123' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized123' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized124' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized124' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized125' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized125' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized126' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized126' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized127' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized127' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized128' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized128' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized129' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized129' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized130' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized130' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized131' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized131' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized132' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized132' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized133' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized133' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized134' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized134' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-638] synthesizing module 'Conv1F__parameterized135' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
	Parameter FDim bound to: 5 - type: integer 
	Parameter IDim bound to: 5 - type: integer 
	Parameter ODim bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Conv1F__parameterized135' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/Conv1F.sv:1]
INFO: [Synth 8-256] done synthesizing module 'ConvMF__parameterized1' (8#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/ConvMF.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_parallel_filters' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 28 - type: integer 
	Parameter filter_size bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tanh' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh.v:2]
	Parameter datawidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh' (9#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh.v:2]
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f' (10#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_parallel_filters' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_parallel_filters__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
	Parameter filter_size bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized0' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized1' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized1' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized2' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized2' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized3' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized3' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized4' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized4' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized5' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized5' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized6' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized6' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized7' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized7' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized8' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized8' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized9' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized9' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized10' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized10' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized11' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized11' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized12' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized12' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized13' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized13' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized14' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized14' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized15' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized15' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_parallel_filters__parameterized0' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_parallel_filters__parameterized1' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
	Parameter filter_size bound to: 120 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized16' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized16' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized17' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized17' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized18' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized18' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized19' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized19' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized20' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized20' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized21' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized21' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized22' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized22' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized23' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized23' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized24' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized24' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized25' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized25' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized26' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized26' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized27' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized27' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized28' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized28' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized29' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized29' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized30' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized30' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized31' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized31' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized32' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized32' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized33' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized33' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized34' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized34' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized35' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized35' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized36' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized36' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized37' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized37' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized38' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized38' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized39' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized39' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized40' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized40' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized41' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized41' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized42' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized42' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized43' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized43' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized44' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized44' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized45' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized45' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized46' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized46' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized47' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized47' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized48' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized48' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized49' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized49' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized50' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized50' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized51' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized51' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized52' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized52' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized53' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized53' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized54' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized54' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized55' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized55' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized56' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized56' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized57' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized57' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized58' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized58' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized59' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized59' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized60' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized60' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized61' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized61' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized62' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized62' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized63' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized63' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized64' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized64' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized65' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized65' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized66' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized66' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized67' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized67' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized68' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized68' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized69' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized69' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized70' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized70' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized71' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized71' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized72' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized72' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized73' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized73' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized74' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized74' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized75' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized75' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized76' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized76' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized77' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized77' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized78' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized78' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized79' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized79' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized80' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized80' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized81' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized81' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized82' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized82' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized83' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized83' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized84' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized84' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized85' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized85' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized86' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized86' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized87' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized87' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized88' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized88' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized89' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized89' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized90' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized90' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized91' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized91' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized92' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized92' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized93' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized93' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized94' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized94' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized95' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized95' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized96' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized96' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized97' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized97' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized98' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized98' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized99' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized99' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized100' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized100' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized101' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized101' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized102' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized102' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized103' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized103' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized104' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized104' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized105' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized105' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized106' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized106' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized107' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized107' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized108' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized108' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized109' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized109' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized110' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized110' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized111' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized111' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized112' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized112' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized113' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized113' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized114' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized114' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized115' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized115' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized116' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized116' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized117' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized117' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized118' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized118' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized119' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized119' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized120' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized120' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized121' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized121' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized122' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized122' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized123' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized123' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized124' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized124' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized125' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized125' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized126' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized126' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized127' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized127' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized128' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized128' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized129' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized129' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized130' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized130' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized131' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized131' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized132' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized132' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized133' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized133' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized134' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized134' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized135' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized135' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_parallel_filters__parameterized1' (11#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
INFO: [Synth 8-638] synthesizing module 'FC_CNN' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/FC_CNN.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter no_input bound to: 120 - type: integer 
	Parameter no_output bound to: 84 - type: integer 
	Parameter weight_file bound to: D:/Weights1_IEEE.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'read' [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:3]
	Parameter file bound to: D:/Weights1_IEEE.txt - type: string 
	Parameter dim1 bound to: 120 - type: integer 
	Parameter dim2 bound to: 84 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:9]
WARNING: [Synth 8-3848] Net mem[0][0] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][1] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][2] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][3] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][4] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][5] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][6] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][7] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][8] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][9] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][10] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][11] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][12] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][13] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][14] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][15] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][16] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][17] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][18] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][19] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][20] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][21] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][22] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][23] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][24] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][25] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][26] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][27] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][28] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][29] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][30] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][31] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][32] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][33] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][34] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][35] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][36] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][37] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][38] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][39] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][40] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][41] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][42] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][43] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][44] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][45] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][46] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][47] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][48] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][49] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][50] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][51] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][52] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][53] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][54] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][55] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][56] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][57] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][58] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][59] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][60] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][61] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][62] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][63] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][64] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][65] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][66] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][67] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][68] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][69] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][70] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][71] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][72] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][73] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][74] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][75] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][76] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][77] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][78] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][79] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][80] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][81] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][82] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[0][83] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][0] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][1] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][2] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][3] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][4] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][5] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][6] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][7] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][8] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][9] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][10] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][11] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][12] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][13] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][14] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
WARNING: [Synth 8-3848] Net mem[1][15] in module/entity read does not have driver. [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:6]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'read' (12#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:3]
INFO: [Synth 8-638] synthesizing module 'PE_FC_ANN' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/PE_FC_ANN.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'output_fc_reg[31:0]' into 'output_fc_int_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/PE_FC_ANN.v:22]
INFO: [Synth 8-256] done synthesizing module 'PE_FC_ANN' (13#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/PE_FC_ANN.v:1]
INFO: [Synth 8-256] done synthesizing module 'FC_CNN' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/FC_CNN.v:2]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_parallel_filters__parameterized2' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
	Parameter filter_size bound to: 84 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized136' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized136' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized137' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized137' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized138' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized138' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized139' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized139' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized140' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized140' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized141' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized141' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized142' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized142' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized143' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized143' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized144' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized144' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized145' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized145' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized146' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized146' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized147' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized147' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized148' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized148' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized149' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized149' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized150' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized150' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized151' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized151' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized152' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized152' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized153' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized153' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized154' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized154' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized155' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized155' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized156' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized156' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized157' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized157' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized158' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized158' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized159' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized159' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized160' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized160' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized161' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized161' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized162' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized162' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized163' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized163' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized164' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized164' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized165' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized165' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized166' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized166' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized167' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized167' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized168' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized168' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized169' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized169' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized170' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized170' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized171' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized171' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized172' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized172' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized173' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized173' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized174' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized174' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized175' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized175' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized176' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized176' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized177' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized177' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized178' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized178' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized179' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized179' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized180' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized180' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized181' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized181' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized182' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized182' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized183' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized183' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized184' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized184' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized185' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized185' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized186' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized186' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized187' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized187' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized188' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized188' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized189' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized189' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized190' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized190' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized191' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized191' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized192' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized192' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized193' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized193' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized194' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized194' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized195' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized195' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized196' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized196' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized197' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized197' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized198' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized198' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized199' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized199' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized200' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized200' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized201' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized201' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized202' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized202' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized203' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized203' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized204' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized204' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized205' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized205' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized206' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized206' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized207' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized207' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized208' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized208' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized209' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized209' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized210' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized210' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized211' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized211' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized212' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized212' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized213' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized213' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized214' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized214' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized215' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized215' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized216' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized216' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized217' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized217' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized218' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized218' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-638] synthesizing module 'tanh_2D_1f__parameterized219' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
	Parameter datawidth bound to: 32 - type: integer 
	Parameter image_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_1f__parameterized219' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:1]
INFO: [Synth 8-256] done synthesizing module 'tanh_2D_parallel_filters__parameterized2' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D_parallel_filters.sv:1]
INFO: [Synth 8-638] synthesizing module 'FC_CNN__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/FC_CNN.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter no_input bound to: 84 - type: integer 
	Parameter no_output bound to: 10 - type: integer 
	Parameter weight_file bound to: D:/Weights2_IEEE.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'read__parameterized0' [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:3]
	Parameter file bound to: D:/Weights2_IEEE.txt - type: string 
	Parameter dim1 bound to: 84 - type: integer 
	Parameter dim2 bound to: 10 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:9]
INFO: [Synth 8-256] done synthesizing module 'read__parameterized0' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/new/read.sv:3]
INFO: [Synth 8-256] done synthesizing module 'FC_CNN__parameterized0' (14#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/FC_CNN.v:2]
INFO: [Synth 8-638] synthesizing module 'softmax_max_index' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/softmax_max_index.sv:3]
	Parameter datawidth bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmaxLayer' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/softmaxLayer.sv:23]
	Parameter datawidth bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'softmax_fn' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/softmax_fn.v:23]
	Parameter datawidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'softmax_fn' (15#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/softmax_fn.v:23]
INFO: [Synth 8-256] done synthesizing module 'softmaxLayer' (16#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/softmaxLayer.sv:23]
INFO: [Synth 8-638] synthesizing module 'comparingSoftmax' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/comparingSoftmax.sv:3]
	Parameter datawidth bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'max' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/max.v:23]
	Parameter datawidth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max' (17#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/max.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'index2' does not match port width (4) of module 'max' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/comparingSoftmax.sv:17]
INFO: [Synth 8-256] done synthesizing module 'comparingSoftmax' (18#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/comparingSoftmax.sv:3]
INFO: [Synth 8-256] done synthesizing module 'softmax_max_index' (19#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/project_1/softmax_max_index.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LeNet_CNN' (20#1) [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/LeNet_CNN.sv:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 2173.691 ; gain = 1950.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 2173.691 ; gain = 1950.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:31 ; elapsed = 00:02:37 . Memory (MB): peak = 2173.691 ; gain = 1950.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-5545] ROM "flpout" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "flpout" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Out_reg[0][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Out_reg[0][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_basic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ImageOut_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "colIn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Synth 8-4471] merging register 'tanh_pixel_in2_reg[31:0]' into 'tanh_pixel_in1_reg[31:0]' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/tanh_2D.sv:24]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'shift_cnt_reg' [D:/Final_CNN/Final_CNN.srcs/sources_1/imports/new/fp_add.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:06 ; elapsed = 00:11:08 . Memory (MB): peak = 4238.078 ; gain = 4015.254
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'tanh:/\genblk1[0].multiplier1 ' (fpmul) to 'tanh:/\genblk1[0].multiplier4 '
INFO: [Synth 8-223] decloning instance 'tanh:/\genblk1[0].multiplier1 ' (fpmul) to 'tanh:/\genblk1[0].multiplier9 '
INFO: [Synth 8-223] decloning instance 'tanh:/\genblk1[0].multiplier2 ' (fpmul) to 'tanh:/\genblk1[0].multiplier5 '
INFO: [Synth 8-223] decloning instance 'tanh:/\genblk1[0].multiplier2 ' (fpmul) to 'tanh:/\genblk1[0].multiplier10 '
INFO: [Synth 8-223] decloning instance 'tanh:/\genblk1[0].multiplier6 ' (fpmul) to 'tanh:/\genblk1[0].multiplier11 '
INFO: [Synth 8-223] decloning instance 'tanh:/\genblk1[0].multiplier7 ' (fpmul) to 'tanh:/\genblk1[0].multiplier12 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[0].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[0].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[1].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[1].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[2].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[2].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[3].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[3].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[4].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[4].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[5].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[5].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[6].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[6].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[7].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[7].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[8].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[8].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[9].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[9].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[10].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[10].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[11].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[11].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[12].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[12].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[13].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[13].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[14].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[14].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[15].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[15].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[16].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[16].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[17].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[17].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[18].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[18].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[19].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[19].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[20].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[20].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[21].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[21].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[22].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[22].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[23].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[23].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[24].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[24].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[25].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[25].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[26].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[26].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[27].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[27].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[28].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[28].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[29].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[29].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[30].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[30].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[31].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[31].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[32].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[32].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[33].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[33].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[34].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[34].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[35].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[35].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[36].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[36].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[37].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[37].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[38].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[38].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[39].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[39].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[40].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[40].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[41].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[41].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[42].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[42].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[43].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[43].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[44].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[44].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[45].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[45].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[46].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[46].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[47].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[47].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[48].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[48].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[49].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[49].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[50].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[50].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[51].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[51].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[52].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[52].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[53].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[53].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[54].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[54].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[55].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[55].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[56].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[56].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[57].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[57].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[58].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[58].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[59].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[59].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[60].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[60].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[61].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[61].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[62].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[62].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[63].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[63].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[64].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[64].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[65].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[65].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[66].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[66].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[67].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[67].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[68].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[68].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[69].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[69].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[70].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[70].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[71].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[71].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[72].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[72].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[73].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[73].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[74].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[74].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[75].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[75].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[76].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[76].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[77].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[77].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[78].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[78].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[79].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[79].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[80].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[80].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[81].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[81].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[82].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[82].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[83].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[83].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[84].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[84].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[85].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[85].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[86].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[86].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[87].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[87].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[88].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[88].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[89].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[89].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[90].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[90].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[91].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[91].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[92].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[92].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Synth 8-223] decloning instance 'tanh3/\genblk1[93].tanh_2D_obj1 /\genblk1[0].tanh_obj1 ' (tanh) to 'tanh3/\genblk1[93].tanh_2D_obj1 /\genblk1[0].tanh_obj2 '
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |BasicConv                                     |         137|      5010|
|2     |Conv1F__GCBM0                                 |           1|     32149|
|3     |Conv1F__GCBM1                                 |           1|      4960|
|4     |Conv1F__GCBM2                                 |           1|     10912|
|5     |Conv1F__GCBM3                                 |           1|     20832|
|6     |Conv1F__GCBM4                                 |           1|     14880|
|7     |Conv1F__GCBM5                                 |           1|     17856|
|8     |Conv1F__GCBM6                                 |           1|     31515|
|9     |Conv1F__GCBM7                                 |           1|     23861|
|10    |Conv1F__GCBM8                                 |           1|     17024|
|11    |Conv1F__GCBM9                                 |           1|     18816|
|12    |AvgLayer__GBM0                                |           1|     29395|
|13    |AvgLayer__GBM1                                |           1|     12166|
|14    |AvgLayer__GBM2                                |           1|     10428|
|15    |AvgLayer__GBM3                                |           1|     17841|
|16    |avg_3D__GC0                                   |           1|        69|
|17    |Conv1F__parameterized0__GCB0                  |           1|     27173|
|18    |Conv1F__parameterized0__GCB1                  |           1|     12337|
|19    |Conv1F__parameterized1__GCB0                  |           1|     27173|
|20    |Conv1F__parameterized1__GCB1                  |           1|     12337|
|21    |Conv1F__parameterized2__GCB0                  |           1|     27178|
|22    |Conv1F__parameterized2__GCB1                  |           1|     12332|
|23    |Conv1F__parameterized3__GCB0                  |           1|     27212|
|24    |Conv1F__parameterized3__GCB1                  |           1|     12298|
|25    |Conv1F__parameterized4__GCB0                  |           1|     27173|
|26    |Conv1F__parameterized4__GCB1                  |           1|     12337|
|27    |Conv1F__parameterized5__GCB0                  |           1|     27173|
|28    |Conv1F__parameterized5__GCB1                  |           1|     12337|
|29    |Conv1F__parameterized6__GCB0                  |           1|     27173|
|30    |Conv1F__parameterized6__GCB1                  |           1|     12337|
|31    |Conv1F__parameterized7__GCB0                  |           1|     27173|
|32    |Conv1F__parameterized7__GCB1                  |           1|     12337|
|33    |Conv1F__parameterized8__GCB0                  |           1|     27173|
|34    |Conv1F__parameterized8__GCB1                  |           1|     12337|
|35    |Conv1F__parameterized9__GCB0                  |           1|     27173|
|36    |Conv1F__parameterized9__GCB1                  |           1|     12337|
|37    |Conv1F__parameterized10__GCB0                 |           1|     27141|
|38    |Conv1F__parameterized10__GCB1                 |           1|     12369|
|39    |Conv1F__parameterized11__GCB0                 |           1|     27173|
|40    |Conv1F__parameterized11__GCB1                 |           1|     12337|
|41    |Conv1F__parameterized12__GCB0                 |           1|     27284|
|42    |Conv1F__parameterized12__GCB1                 |           1|     12226|
|43    |Conv1F__parameterized13__GCB0                 |           1|     27173|
|44    |Conv1F__parameterized13__GCB1                 |           1|     12337|
|45    |Conv1F__parameterized14__GCB0                 |           1|     27173|
|46    |Conv1F__parameterized14__GCB1                 |           1|     12337|
|47    |Conv1F__parameterized15__GCB0                 |           1|     27173|
|48    |Conv1F__parameterized15__GCB1                 |           1|     12337|
|49    |avg_3D__parameterized0__GB0                   |           1|     28298|
|50    |AvgLayer__parameterized12                     |           1|     14149|
|51    |AvgLayer__parameterized10                     |           1|     14149|
|52    |AvgLayer__parameterized9                      |           1|     14149|
|53    |avg_3D__parameterized0__GB4                   |           1|     28298|
|54    |avg_3D__parameterized0__GB5                   |           1|     28298|
|55    |avg_3D__parameterized0__GB6                   |           1|     28298|
|56    |AvgLayer__parameterized11                     |           1|     14149|
|57    |avg_3D__parameterized0__GB8                   |           1|     28298|
|58    |AvgLayer__parameterized0                      |           1|     14149|
|59    |AvgLayer__parameterized15                     |           1|     14149|
|60    |avg_3D__parameterized0__GB11                  |           1|        69|
|61    |Conv1F__parameterized16__GC0                  |           1|      5159|
|62    |Conv1F__parameterized17__GC0                  |           1|      5159|
|63    |Conv1F__parameterized18__GC0                  |           1|      5159|
|64    |Conv1F__parameterized19__GC0                  |           1|      5159|
|65    |Conv1F__parameterized20__GC0                  |           1|      5159|
|66    |Conv1F__parameterized21__GC0                  |           1|      5159|
|67    |Conv1F__parameterized22__GC0                  |           1|      5159|
|68    |Conv1F__parameterized23__GC0                  |           1|      5159|
|69    |Conv1F__parameterized24__GC0                  |           1|      5159|
|70    |Conv1F__parameterized25__GC0                  |           1|      5159|
|71    |Conv1F__parameterized26__GC0                  |           1|      5159|
|72    |Conv1F__parameterized27__GC0                  |           1|      5159|
|73    |Conv1F__parameterized28__GC0                  |           1|      5159|
|74    |Conv1F__parameterized29__GC0                  |           1|      5159|
|75    |Conv1F__parameterized30__GC0                  |           1|      5159|
|76    |Conv1F__parameterized31__GC0                  |           1|      5159|
|77    |Conv1F__parameterized32__GC0                  |           1|      5159|
|78    |Conv1F__parameterized33__GC0                  |           1|      5159|
|79    |Conv1F__parameterized34__GC0                  |           1|      5159|
|80    |Conv1F__parameterized35__GC0                  |           1|      5159|
|81    |Conv1F__parameterized36__GC0                  |           1|      5159|
|82    |Conv1F__parameterized37__GC0                  |           1|      5159|
|83    |Conv1F__parameterized38__GC0                  |           1|      5159|
|84    |Conv1F__parameterized39__GC0                  |           1|      5159|
|85    |Conv1F__parameterized40__GC0                  |           1|      5159|
|86    |Conv1F__parameterized41__GC0                  |           1|      5159|
|87    |Conv1F__parameterized42__GC0                  |           1|      5159|
|88    |Conv1F__parameterized43__GC0                  |           1|      5159|
|89    |Conv1F__parameterized44__GC0                  |           1|      5159|
|90    |Conv1F__parameterized45__GC0                  |           1|      5159|
|91    |Conv1F__parameterized46__GC0                  |           1|      5159|
|92    |Conv1F__parameterized47__GC0                  |           1|      5159|
|93    |Conv1F__parameterized48__GC0                  |           1|      5159|
|94    |Conv1F__parameterized49__GC0                  |           1|      5159|
|95    |Conv1F__parameterized50__GC0                  |           1|      5159|
|96    |Conv1F__parameterized51__GC0                  |           1|      5159|
|97    |Conv1F__parameterized52__GC0                  |           1|      5159|
|98    |Conv1F__parameterized53__GC0                  |           1|      5159|
|99    |Conv1F__parameterized54__GC0                  |           1|      5159|
|100   |Conv1F__parameterized55__GC0                  |           1|      5159|
|101   |Conv1F__parameterized56__GC0                  |           1|      5159|
|102   |Conv1F__parameterized57__GC0                  |           1|      5159|
|103   |Conv1F__parameterized58__GC0                  |           1|      5159|
|104   |Conv1F__parameterized59__GC0                  |           1|      5159|
|105   |Conv1F__parameterized60__GC0                  |           1|      5159|
|106   |Conv1F__parameterized61__GC0                  |           1|      5159|
|107   |Conv1F__parameterized62__GC0                  |           1|      5159|
|108   |Conv1F__parameterized63__GC0                  |           1|      5159|
|109   |Conv1F__parameterized64__GC0                  |           1|      5159|
|110   |Conv1F__parameterized65__GC0                  |           1|      5159|
|111   |Conv1F__parameterized66__GC0                  |           1|      5159|
|112   |Conv1F__parameterized67__GC0                  |           1|      5159|
|113   |Conv1F__parameterized68__GC0                  |           1|      5159|
|114   |Conv1F__parameterized69__GC0                  |           1|      5159|
|115   |Conv1F__parameterized70__GC0                  |           1|      5159|
|116   |Conv1F__parameterized71__GC0                  |           1|      5159|
|117   |Conv1F__parameterized72__GC0                  |           1|      5159|
|118   |Conv1F__parameterized73__GC0                  |           1|      5159|
|119   |Conv1F__parameterized74__GC0                  |           1|      5159|
|120   |Conv1F__parameterized75__GC0                  |           1|      5159|
|121   |Conv1F__parameterized76__GC0                  |           1|      5159|
|122   |Conv1F__parameterized77__GC0                  |           1|      5159|
|123   |Conv1F__parameterized78__GC0                  |           1|      5159|
|124   |Conv1F__parameterized79__GC0                  |           1|      5159|
|125   |Conv1F__parameterized80__GC0                  |           1|      5159|
|126   |Conv1F__parameterized81__GC0                  |           1|      5159|
|127   |Conv1F__parameterized82__GC0                  |           1|      5159|
|128   |Conv1F__parameterized83__GC0                  |           1|      5159|
|129   |Conv1F__parameterized84__GC0                  |           1|      5159|
|130   |Conv1F__parameterized85__GC0                  |           1|      5159|
|131   |Conv1F__parameterized86__GC0                  |           1|      5159|
|132   |Conv1F__parameterized87__GC0                  |           1|      5159|
|133   |Conv1F__parameterized88__GC0                  |           1|      5159|
|134   |Conv1F__parameterized89__GC0                  |           1|      5159|
|135   |Conv1F__parameterized90__GC0                  |           1|      5159|
|136   |Conv1F__parameterized91__GC0                  |           1|      5159|
|137   |Conv1F__parameterized92__GC0                  |           1|      5159|
|138   |Conv1F__parameterized93__GC0                  |           1|      5159|
|139   |Conv1F__parameterized94__GC0                  |           1|      5159|
|140   |Conv1F__parameterized95__GC0                  |           1|      5159|
|141   |Conv1F__parameterized96__GC0                  |           1|      5159|
|142   |Conv1F__parameterized97__GC0                  |           1|      5159|
|143   |Conv1F__parameterized98__GC0                  |           1|      5159|
|144   |Conv1F__parameterized99__GC0                  |           1|      5159|
|145   |Conv1F__parameterized100__GC0                 |           1|      5159|
|146   |Conv1F__parameterized101__GC0                 |           1|      5159|
|147   |Conv1F__parameterized102__GC0                 |           1|      5159|
|148   |Conv1F__parameterized103__GC0                 |           1|      5159|
|149   |Conv1F__parameterized104__GC0                 |           1|      5159|
|150   |Conv1F__parameterized105__GC0                 |           1|      5159|
|151   |Conv1F__parameterized106__GC0                 |           1|      5159|
|152   |Conv1F__parameterized107__GC0                 |           1|      5159|
|153   |Conv1F__parameterized108__GC0                 |           1|      5159|
|154   |Conv1F__parameterized109__GC0                 |           1|      5159|
|155   |Conv1F__parameterized110__GC0                 |           1|      5159|
|156   |Conv1F__parameterized111__GC0                 |           1|      5159|
|157   |Conv1F__parameterized112__GC0                 |           1|      5159|
|158   |Conv1F__parameterized113__GC0                 |           1|      5159|
|159   |Conv1F__parameterized114__GC0                 |           1|      5159|
|160   |Conv1F__parameterized115__GC0                 |           1|      5159|
|161   |Conv1F__parameterized116__GC0                 |           1|      5159|
|162   |Conv1F__parameterized117__GC0                 |           1|      5159|
|163   |Conv1F__parameterized118__GC0                 |           1|      5159|
|164   |Conv1F__parameterized119__GC0                 |           1|      5159|
|165   |Conv1F__parameterized120__GC0                 |           1|      5159|
|166   |Conv1F__parameterized121__GC0                 |           1|      5159|
|167   |Conv1F__parameterized122__GC0                 |           1|      5159|
|168   |Conv1F__parameterized123__GC0                 |           1|      5159|
|169   |Conv1F__parameterized124__GC0                 |           1|      5159|
|170   |Conv1F__parameterized125__GC0                 |           1|      5159|
|171   |Conv1F__parameterized126__GC0                 |           1|      5159|
|172   |Conv1F__parameterized127__GC0                 |           1|      5159|
|173   |Conv1F__parameterized128__GC0                 |           1|      5159|
|174   |Conv1F__parameterized129__GC0                 |           1|      5159|
|175   |Conv1F__parameterized130__GC0                 |           1|      5159|
|176   |Conv1F__parameterized131__GC0                 |           1|      5159|
|177   |Conv1F__parameterized132__GC0                 |           1|      5159|
|178   |Conv1F__parameterized133__GC0                 |           1|      5159|
|179   |Conv1F__parameterized134__GC0                 |           1|      5159|
|180   |Conv1F__parameterized135__GC0                 |           1|      5159|
|181   |tanh                                          |         238|     27239|
|182   |tanh_2D_1f__GCBM0                             |           1|     31839|
|183   |tanh_2D_1f__GCBM1                             |           1|     26162|
|184   |tanh_2D_1f__GCBM2                             |           1|     23508|
|185   |tanh_2D_1f__GCBM3                             |           1|     26904|
|186   |tanh_2D_1f__GCBM4                             |           1|     30675|
|187   |tanh_2D_1f__GCBM5                             |           1|     33543|
|188   |tanh_2D_1f__GCBM6                             |           1|     23559|
|189   |tanh_2D_1f__GCBM7                             |           1|     29450|
|190   |tanh_2D_1f__GCBM8                             |           1|     21579|
|191   |tanh_2D_1f__GCBM9                             |           1|     18716|
|192   |tanh_2D_1f__GCBM10                            |           1|     23400|
|193   |tanh_2D_1f__GCBM11                            |           1|     28447|
|194   |tanh_2D_1f__GCBM12                            |           1|      8173|
|195   |tanh_2D_1f__GCBM13                            |           1|     24248|
|196   |tanh_2D_1f__GCBM14                            |           1|     18537|
|197   |tanh_2D_1f__GCBM15                            |           1|     19598|
|198   |tanh_2D_1f__GCBM16                            |           1|     19640|
|199   |tanh_2D_1f__GCBM17                            |           1|     28335|
|200   |tanh_2D_1f__GCBM18                            |           1|      7641|
|201   |tanh_2D_1f__GCBM19                            |           1|     10967|
|202   |tanh_2D_1f__GCBM20                            |           1|     14396|
|203   |tanh_2D_1f__GCBM21                            |           1|     26801|
|204   |tanh_2D_1f__GCBM22                            |           1|     27431|
|205   |tanh_2D_1f__GCBM23                            |           1|     22983|
|206   |tanh_2D_1f__GCBM24                            |           1|     14040|
|207   |tanh_2D_1f__GCBM25                            |           1|     22241|
|208   |tanh_2D_1f__GCBM26                            |           1|     17533|
|209   |tanh_2D_1f__GCBM27                            |           1|     19886|
|210   |tanh_2D_1f__GCBM28                            |           1|     15214|
|211   |tanh_2D_1f__GCBM29                            |           1|     27272|
|212   |tanh_2D_1f__GCBM30                            |           1|     17600|
|213   |tanh_2D_1f__GCBM31                            |           1|     24266|
|214   |tanh_2D_1f__GCBM32                            |           1|     21859|
|215   |tanh_2D_1f__GCBM33                            |           1|     19099|
|216   |tanh_2D_1f__GCBM34                            |           1|     32673|
|217   |tanh_2D_1f__GCBM35                            |           1|      8735|
|218   |tanh_2D_1f__GCBM36                            |           1|     16833|
|219   |tanh_2D_1f__GCBM37                            |           1|     31671|
|220   |tanh_2D_1f__GCBM38                            |           1|      8769|
|221   |tanh_2D_1f__GCBM39                            |           1|     14450|
|222   |tanh_2D_1f__GCBM40                            |           1|     30525|
|223   |tanh_2D_1f__GCBM41                            |           1|     30418|
|224   |tanh_2D_1f__GCBM42                            |           1|     29256|
|225   |tanh_2D_1f__GCBM43                            |           1|     26180|
|226   |tanh_2D_parallel_filters__GC0                 |           1|        47|
|227   |tanh_2D_1f__parameterized0__GCB0              |           1|     27138|
|228   |tanh_2D_1f__parameterized0__GCB1              |           1|     11354|
|229   |tanh_2D_1f__parameterized0__GCB2              |           1|     23298|
|230   |tanh_2D_1f__parameterized0__GCB3              |           1|     15617|
|231   |tanh_2D_1f__parameterized0__GCB4              |           1|     19563|
|232   |tanh_2D_1f__parameterized0__GCB5              |           1|     34953|
|233   |tanh_2D_1f__parameterized1__GCB0              |           1|     27138|
|234   |tanh_2D_1f__parameterized1__GCB1              |           1|     11354|
|235   |tanh_2D_1f__parameterized1__GCB2              |           1|     23298|
|236   |tanh_2D_1f__parameterized1__GCB3              |           1|     15617|
|237   |tanh_2D_1f__parameterized1__GCB4              |           1|     19563|
|238   |tanh_2D_1f__parameterized1__GCB5              |           1|     34953|
|239   |tanh_2D_1f__parameterized2__GCB0              |           1|     27138|
|240   |tanh_2D_1f__parameterized2__GCB1              |           1|     11354|
|241   |tanh_2D_1f__parameterized2__GCB2              |           1|     23298|
|242   |tanh_2D_1f__parameterized2__GCB3              |           1|     15617|
|243   |tanh_2D_1f__parameterized2__GCB4              |           1|     19563|
|244   |tanh_2D_1f__parameterized2__GCB5              |           1|     34953|
|245   |tanh_2D_1f__parameterized3__GCB0              |           1|     27138|
|246   |tanh_2D_1f__parameterized3__GCB1              |           1|     11354|
|247   |tanh_2D_1f__parameterized3__GCB2              |           1|     23298|
|248   |tanh_2D_1f__parameterized3__GCB3              |           1|     15617|
|249   |tanh_2D_1f__parameterized3__GCB4              |           1|     19563|
|250   |tanh_2D_1f__parameterized3__GCB5              |           1|     34953|
|251   |tanh_2D_1f__parameterized4__GCB0              |           1|     27138|
|252   |tanh_2D_1f__parameterized4__GCB1              |           1|     11354|
|253   |tanh_2D_1f__parameterized4__GCB2              |           1|     23298|
|254   |tanh_2D_1f__parameterized4__GCB3              |           1|     15617|
|255   |tanh_2D_1f__parameterized4__GCB4              |           1|     19563|
|256   |tanh_2D_1f__parameterized4__GCB5              |           1|     34953|
|257   |tanh_2D_1f__parameterized5__GCB0              |           1|     27138|
|258   |tanh_2D_1f__parameterized5__GCB1              |           1|     11354|
|259   |tanh_2D_1f__parameterized5__GCB2              |           1|     23298|
|260   |tanh_2D_1f__parameterized5__GCB3              |           1|     15617|
|261   |tanh_2D_1f__parameterized5__GCB4              |           1|     19563|
|262   |tanh_2D_1f__parameterized5__GCB5              |           1|     34953|
|263   |tanh_2D_1f__parameterized6__GCB0              |           1|     27138|
|264   |tanh_2D_1f__parameterized6__GCB1              |           1|     11354|
|265   |tanh_2D_1f__parameterized6__GCB2              |           1|     23298|
|266   |tanh_2D_1f__parameterized6__GCB3              |           1|     15617|
|267   |tanh_2D_1f__parameterized6__GCB4              |           1|     19563|
|268   |tanh_2D_1f__parameterized6__GCB5              |           1|     34953|
|269   |tanh_2D_1f__parameterized7__GCB0              |           1|     27138|
|270   |tanh_2D_1f__parameterized7__GCB1              |           1|     11354|
|271   |tanh_2D_1f__parameterized7__GCB2              |           1|     23298|
|272   |tanh_2D_1f__parameterized7__GCB3              |           1|     15617|
|273   |tanh_2D_1f__parameterized7__GCB4              |           1|     19563|
|274   |tanh_2D_1f__parameterized7__GCB5              |           1|     34953|
|275   |tanh_2D_1f__parameterized8__GCB0              |           1|     30406|
|276   |tanh_2D_1f__parameterized8__GCB1              |           1|      7673|
|277   |tanh_2D_1f__parameterized8__GCB2              |           1|     10732|
|278   |tanh_2D_1f__parameterized8__GCB3              |           1|     13021|
|279   |tanh_2D_1f__parameterized8__GCB4              |           1|     15575|
|280   |tanh_2D_1f__parameterized8__GCB5              |           1|     19563|
|281   |tanh_2D_1f__parameterized8__GCB6              |           1|     34953|
|282   |tanh_2D_1f__parameterized9__GCB0              |           1|     27138|
|283   |tanh_2D_1f__parameterized9__GCB1              |           1|     11354|
|284   |tanh_2D_1f__parameterized9__GCB2              |           1|     23298|
|285   |tanh_2D_1f__parameterized9__GCB3              |           1|     15617|
|286   |tanh_2D_1f__parameterized9__GCB4              |           1|     19563|
|287   |tanh_2D_1f__parameterized9__GCB5              |           1|     34953|
|288   |tanh_2D_1f__parameterized10__GCB0             |           1|     27138|
|289   |tanh_2D_1f__parameterized10__GCB1             |           1|     11354|
|290   |tanh_2D_1f__parameterized10__GCB2             |           1|     23298|
|291   |tanh_2D_1f__parameterized10__GCB3             |           1|     15617|
|292   |tanh_2D_1f__parameterized10__GCB4             |           1|     19563|
|293   |tanh_2D_1f__parameterized10__GCB5             |           1|     34953|
|294   |tanh_2D_1f__parameterized11__GCB0             |           1|     27138|
|295   |tanh_2D_1f__parameterized11__GCB1             |           1|     11354|
|296   |tanh_2D_1f__parameterized11__GCB2             |           1|     23298|
|297   |tanh_2D_1f__parameterized11__GCB3             |           1|     15617|
|298   |tanh_2D_1f__parameterized11__GCB4             |           1|     19563|
|299   |tanh_2D_1f__parameterized11__GCB5             |           1|     34953|
|300   |tanh_2D_1f__parameterized12__GCB0             |           1|     27138|
|301   |tanh_2D_1f__parameterized12__GCB1             |           1|     11354|
|302   |tanh_2D_1f__parameterized12__GCB2             |           1|     23298|
|303   |tanh_2D_1f__parameterized12__GCB3             |           1|     15617|
|304   |tanh_2D_1f__parameterized12__GCB4             |           1|     19563|
|305   |tanh_2D_1f__parameterized12__GCB5             |           1|     34953|
|306   |tanh_2D_1f__parameterized13__GCB0             |           1|     27138|
|307   |tanh_2D_1f__parameterized13__GCB1             |           1|     11354|
|308   |tanh_2D_1f__parameterized13__GCB2             |           1|     23298|
|309   |tanh_2D_1f__parameterized13__GCB3             |           1|     15617|
|310   |tanh_2D_1f__parameterized13__GCB4             |           1|     19563|
|311   |tanh_2D_1f__parameterized13__GCB5             |           1|     34953|
|312   |tanh_2D_1f__parameterized14__GCB0             |           1|     27138|
|313   |tanh_2D_1f__parameterized14__GCB1             |           1|     11354|
|314   |tanh_2D_1f__parameterized14__GCB2             |           1|     23298|
|315   |tanh_2D_1f__parameterized14__GCB3             |           1|     15617|
|316   |tanh_2D_1f__parameterized14__GCB4             |           1|     19563|
|317   |tanh_2D_1f__parameterized14__GCB5             |           1|     34953|
|318   |tanh_2D_1f__parameterized15__GCB0             |           1|     27138|
|319   |tanh_2D_1f__parameterized15__GCB1             |           1|     11354|
|320   |tanh_2D_1f__parameterized15__GCB2             |           1|     23298|
|321   |tanh_2D_1f__parameterized15__GCB3             |           1|     15617|
|322   |tanh_2D_1f__parameterized15__GCB4             |           1|     19563|
|323   |tanh_2D_1f__parameterized15__GCB5             |           1|     34953|
|324   |tanh_2D_parallel_filters__parameterized0__GC0 |           1|        48|
|325   |tanh_2D_1f__parameterized16__GC0              |           1|       105|
|326   |tanh_2D_1f__parameterized17__GC0              |           1|       105|
|327   |tanh_2D_1f__parameterized18__GC0              |           1|       105|
|328   |tanh_2D_1f__parameterized19__GC0              |           1|       105|
|329   |tanh_2D_1f__parameterized20__GC0              |           1|       105|
|330   |tanh_2D_1f__parameterized21__GC0              |           1|       105|
|331   |tanh_2D_1f__parameterized22__GC0              |           1|       105|
|332   |tanh_2D_1f__parameterized23__GC0              |           1|       105|
|333   |tanh_2D_1f__parameterized24__GC0              |           1|       105|
|334   |tanh_2D_1f__parameterized25__GC0              |           1|       105|
|335   |tanh_2D_1f__parameterized26__GC0              |           1|       105|
|336   |tanh_2D_1f__parameterized27__GC0              |           1|       105|
|337   |tanh_2D_1f__parameterized28__GC0              |           1|       105|
|338   |tanh_2D_1f__parameterized29__GC0              |           1|       105|
|339   |tanh_2D_1f__parameterized30__GC0              |           1|       105|
|340   |tanh_2D_1f__parameterized31__GC0              |           1|       105|
|341   |tanh_2D_1f__parameterized32__GC0              |           1|       105|
|342   |tanh_2D_1f__parameterized33__GC0              |           1|       105|
|343   |tanh_2D_1f__parameterized34__GC0              |           1|       105|
|344   |tanh_2D_1f__parameterized35__GC0              |           1|       105|
|345   |tanh_2D_1f__parameterized36__GC0              |           1|       105|
|346   |tanh_2D_1f__parameterized37__GC0              |           1|       105|
|347   |tanh_2D_1f__parameterized38__GC0              |           1|       105|
|348   |tanh_2D_1f__parameterized39__GC0              |           1|       105|
|349   |tanh_2D_1f__parameterized40__GC0              |           1|       105|
|350   |tanh_2D_1f__parameterized41__GC0              |           1|       105|
|351   |tanh_2D_1f__parameterized42__GC0              |           1|       105|
|352   |tanh_2D_1f__parameterized43__GC0              |           1|       105|
|353   |tanh_2D_1f__parameterized44__GC0              |           1|       105|
|354   |tanh_2D_1f__parameterized45__GC0              |           1|       105|
|355   |tanh_2D_1f__parameterized46__GC0              |           1|       105|
|356   |tanh_2D_1f__parameterized47__GC0              |           1|       105|
|357   |tanh_2D_1f__parameterized48__GC0              |           1|       105|
|358   |tanh_2D_1f__parameterized49__GC0              |           1|       105|
|359   |tanh_2D_1f__parameterized50__GC0              |           1|       105|
|360   |tanh_2D_1f__parameterized51__GC0              |           1|       105|
|361   |tanh_2D_1f__parameterized52__GC0              |           1|       105|
|362   |tanh_2D_1f__parameterized53__GC0              |           1|       105|
|363   |tanh_2D_1f__parameterized54__GC0              |           1|       105|
|364   |tanh_2D_1f__parameterized55__GC0              |           1|       105|
|365   |tanh_2D_1f__parameterized56__GC0              |           1|       105|
|366   |tanh_2D_1f__parameterized57__GC0              |           1|       105|
|367   |tanh_2D_1f__parameterized58__GC0              |           1|       105|
|368   |tanh_2D_1f__parameterized59__GC0              |           1|       105|
|369   |tanh_2D_1f__parameterized60__GC0              |           1|       105|
|370   |tanh_2D_1f__parameterized61__GC0              |           1|       105|
|371   |tanh_2D_1f__parameterized62__GC0              |           1|       105|
|372   |tanh_2D_1f__parameterized63__GC0              |           1|       105|
|373   |tanh_2D_1f__parameterized64__GC0              |           1|       105|
|374   |tanh_2D_1f__parameterized65__GC0              |           1|       105|
|375   |tanh_2D_1f__parameterized66__GC0              |           1|       105|
|376   |tanh_2D_1f__parameterized67__GC0              |           1|       105|
|377   |tanh_2D_1f__parameterized68__GC0              |           1|       105|
|378   |tanh_2D_1f__parameterized69__GC0              |           1|       105|
|379   |tanh_2D_1f__parameterized70__GC0              |           1|       105|
|380   |tanh_2D_1f__parameterized71__GC0              |           1|       105|
|381   |tanh_2D_1f__parameterized72__GC0              |           1|       105|
|382   |tanh_2D_1f__parameterized73__GC0              |           1|       105|
|383   |tanh_2D_1f__parameterized74__GC0              |           1|       105|
|384   |tanh_2D_1f__parameterized75__GC0              |           1|       105|
|385   |tanh_2D_1f__parameterized76__GC0              |           1|       105|
|386   |tanh_2D_1f__parameterized77__GC0              |           1|       105|
|387   |tanh_2D_1f__parameterized78__GC0              |           1|       105|
|388   |tanh_2D_1f__parameterized79__GC0              |           1|       105|
|389   |tanh_2D_1f__parameterized80__GC0              |           1|       105|
|390   |tanh_2D_1f__parameterized81__GC0              |           1|       105|
|391   |tanh_2D_1f__parameterized82__GC0              |           1|       105|
|392   |tanh_2D_1f__parameterized83__GC0              |           1|       105|
|393   |tanh_2D_1f__parameterized84__GC0              |           1|       105|
|394   |tanh_2D_1f__parameterized85__GC0              |           1|       105|
|395   |tanh_2D_1f__parameterized86__GC0              |           1|       105|
|396   |tanh_2D_1f__parameterized87__GC0              |           1|       105|
|397   |tanh_2D_1f__parameterized88__GC0              |           1|       105|
|398   |tanh_2D_1f__parameterized89__GC0              |           1|       105|
|399   |tanh_2D_1f__parameterized90__GC0              |           1|       105|
|400   |tanh_2D_1f__parameterized91__GC0              |           1|       105|
|401   |tanh_2D_1f__parameterized92__GC0              |           1|       105|
|402   |tanh_2D_1f__parameterized93__GC0              |           1|       105|
|403   |tanh_2D_1f__parameterized94__GC0              |           1|       105|
|404   |tanh_2D_1f__parameterized95__GC0              |           1|       105|
|405   |tanh_2D_1f__parameterized96__GC0              |           1|       105|
|406   |tanh_2D_1f__parameterized97__GC0              |           1|       105|
|407   |tanh_2D_1f__parameterized98__GC0              |           1|       105|
|408   |tanh_2D_1f__parameterized99__GC0              |           1|       105|
|409   |tanh_2D_1f__parameterized100__GC0             |           1|       105|
|410   |tanh_2D_1f__parameterized101__GC0             |           1|       105|
|411   |tanh_2D_1f__parameterized102__GC0             |           1|       105|
|412   |tanh_2D_1f__parameterized103__GC0             |           1|       105|
|413   |tanh_2D_1f__parameterized104__GC0             |           1|       105|
|414   |tanh_2D_1f__parameterized105__GC0             |           1|       105|
|415   |tanh_2D_1f__parameterized106__GC0             |           1|       105|
|416   |tanh_2D_1f__parameterized107__GC0             |           1|       105|
|417   |tanh_2D_1f__parameterized108__GC0             |           1|       105|
|418   |tanh_2D_1f__parameterized109__GC0             |           1|       105|
|419   |tanh_2D_1f__parameterized110__GC0             |           1|       105|
|420   |tanh_2D_1f__parameterized111__GC0             |           1|       105|
|421   |tanh_2D_1f__parameterized112__GC0             |           1|       105|
|422   |tanh_2D_1f__parameterized113__GC0             |           1|       105|
|423   |tanh_2D_1f__parameterized114__GC0             |           1|       105|
|424   |tanh_2D_1f__parameterized115__GC0             |           1|       105|
|425   |tanh_2D_1f__parameterized116__GC0             |           1|       105|
|426   |tanh_2D_1f__parameterized117__GC0             |           1|       105|
|427   |tanh_2D_1f__parameterized118__GC0             |           1|       105|
|428   |tanh_2D_1f__parameterized119__GC0             |           1|       105|
|429   |tanh_2D_1f__parameterized120__GC0             |           1|       105|
|430   |tanh_2D_1f__parameterized121__GC0             |           1|       105|
|431   |tanh_2D_1f__parameterized122__GC0             |           1|       105|
|432   |tanh_2D_1f__parameterized123__GC0             |           1|       105|
|433   |tanh_2D_1f__parameterized124__GC0             |           1|       105|
|434   |tanh_2D_1f__parameterized125__GC0             |           1|       105|
|435   |tanh_2D_1f__parameterized126__GC0             |           1|       105|
|436   |tanh_2D_1f__parameterized127__GC0             |           1|       105|
|437   |tanh_2D_1f__parameterized128__GC0             |           1|       105|
|438   |tanh_2D_1f__parameterized129__GC0             |           1|       105|
|439   |tanh_2D_1f__parameterized130__GC0             |           1|       105|
|440   |tanh_2D_1f__parameterized131__GC0             |           1|       105|
|441   |tanh_2D_1f__parameterized132__GC0             |           1|       105|
|442   |tanh_2D_1f__parameterized133__GC0             |           1|       105|
|443   |tanh_2D_1f__parameterized134__GC0             |           1|       105|
|444   |tanh_2D_1f__parameterized135__GC0             |           1|       105|
|445   |tanh_2D_parallel_filters__parameterized1__GC0 |           1|        47|
|446   |FC_CNN__GB0                                   |           1|     30464|
|447   |FC_CNN__GB1                                   |           1|      7616|
|448   |FC_CNN__GB2                                   |           1|     11424|
|449   |FC_CNN__GB3                                   |           1|     15232|
|450   |FC_CNN__GB4                                   |           1|     19040|
|451   |FC_CNN__GB5                                   |           1|     22848|
|452   |FC_CNN__GB6                                   |           1|     34272|
|453   |FC_CNN__GB7                                   |           1|      7616|
|454   |FC_CNN__GB8                                   |           1|      7616|
|455   |FC_CNN__GB9                                   |           1|     11424|
|456   |FC_CNN__GB10                                  |           1|     11424|
|457   |FC_CNN__GB11                                  |           1|     15232|
|458   |FC_CNN__GB12                                  |           1|     19040|
|459   |FC_CNN__GB13                                  |           1|     30464|
|460   |FC_CNN__GB14                                  |           1|     11424|
|461   |FC_CNN__GB15                                  |           1|     11424|
|462   |FC_CNN__GB16                                  |           1|     30464|
|463   |FC_CNN__GB17                                  |           1|      7616|
|464   |FC_CNN__GB18                                  |           1|     17921|
|465   |FC_CNN__GB19                                  |           1|     12973|
|466   |tanh_2D_1f__parameterized136__GC0             |           1|       105|
|467   |tanh_2D_1f__parameterized137__GC0             |           1|       105|
|468   |tanh_2D_1f__parameterized138__GC0             |           1|       105|
|469   |tanh_2D_1f__parameterized139__GC0             |           1|       105|
|470   |tanh_2D_1f__parameterized140__GC0             |           1|       105|
|471   |tanh_2D_1f__parameterized141__GC0             |           1|       105|
|472   |tanh_2D_1f__parameterized142__GC0             |           1|       105|
|473   |tanh_2D_1f__parameterized143__GC0             |           1|       105|
|474   |tanh_2D_1f__parameterized144__GC0             |           1|       105|
|475   |tanh_2D_1f__parameterized145__GC0             |           1|       105|
|476   |tanh_2D_1f__parameterized146__GC0             |           1|       105|
|477   |tanh_2D_1f__parameterized147__GC0             |           1|       105|
|478   |tanh_2D_1f__parameterized148__GC0             |           1|       105|
|479   |tanh_2D_1f__parameterized149__GC0             |           1|       105|
|480   |tanh_2D_1f__parameterized150__GC0             |           1|       105|
|481   |tanh_2D_1f__parameterized151__GC0             |           1|       105|
|482   |tanh_2D_1f__parameterized152__GC0             |           1|       105|
|483   |tanh_2D_1f__parameterized153__GC0             |           1|       105|
|484   |tanh_2D_1f__parameterized154__GC0             |           1|       105|
|485   |tanh_2D_1f__parameterized155__GC0             |           1|       105|
|486   |tanh_2D_1f__parameterized156__GC0             |           1|       105|
|487   |tanh_2D_1f__parameterized157__GC0             |           1|       105|
|488   |tanh_2D_1f__parameterized158__GC0             |           1|       105|
|489   |tanh_2D_1f__parameterized159__GC0             |           1|       105|
|490   |tanh_2D_1f__parameterized160__GC0             |           1|       105|
|491   |tanh_2D_1f__parameterized161__GC0             |           1|       105|
|492   |tanh_2D_1f__parameterized162__GC0             |           1|       105|
|493   |tanh_2D_1f__parameterized163__GC0             |           1|       105|
|494   |tanh_2D_1f__parameterized164__GC0             |           1|       105|
|495   |tanh_2D_1f__parameterized165__GC0             |           1|       105|
|496   |tanh_2D_1f__parameterized166__GC0             |           1|       105|
|497   |tanh_2D_1f__parameterized167__GC0             |           1|       105|
|498   |tanh_2D_1f__parameterized168__GC0             |           1|       105|
|499   |tanh_2D_1f__parameterized169__GC0             |           1|       105|
|500   |tanh_2D_1f__parameterized170__GC0             |           1|       105|
|501   |tanh_2D_1f__parameterized171__GC0             |           1|       105|
|502   |tanh_2D_1f__parameterized172__GC0             |           1|       105|
|503   |tanh_2D_1f__parameterized173__GC0             |           1|       105|
|504   |tanh_2D_1f__parameterized174__GC0             |           1|       105|
|505   |tanh_2D_1f__parameterized175__GC0             |           1|       105|
|506   |tanh_2D_1f__parameterized176__GC0             |           1|       105|
|507   |tanh_2D_1f__parameterized177__GC0             |           1|       105|
|508   |tanh_2D_1f__parameterized178__GC0             |           1|       105|
|509   |tanh_2D_1f__parameterized179__GC0             |           1|       105|
|510   |tanh_2D_1f__parameterized180__GC0             |           1|       105|
|511   |tanh_2D_1f__parameterized181__GC0             |           1|       105|
|512   |tanh_2D_1f__parameterized182__GC0             |           1|       105|
|513   |tanh_2D_1f__parameterized183__GC0             |           1|       105|
|514   |tanh_2D_1f__parameterized184__GC0             |           1|       105|
|515   |tanh_2D_1f__parameterized185__GC0             |           1|       105|
|516   |tanh_2D_1f__parameterized186__GC0             |           1|       105|
|517   |tanh_2D_1f__parameterized187__GC0             |           1|       105|
|518   |tanh_2D_1f__parameterized188__GC0             |           1|       105|
|519   |tanh_2D_1f__parameterized189__GC0             |           1|       105|
|520   |tanh_2D_1f__parameterized190__GC0             |           1|       105|
|521   |tanh_2D_1f__parameterized191__GC0             |           1|       105|
|522   |tanh_2D_1f__parameterized192__GC0             |           1|       105|
|523   |tanh_2D_1f__parameterized193__GC0             |           1|       105|
|524   |tanh_2D_1f__parameterized194__GC0             |           1|       105|
|525   |tanh_2D_1f__parameterized195__GC0             |           1|       105|
|526   |tanh_2D_1f__parameterized196__GC0             |           1|       105|
|527   |tanh_2D_1f__parameterized197__GC0             |           1|       105|
|528   |tanh_2D_1f__parameterized198__GC0             |           1|       105|
|529   |tanh_2D_1f__parameterized199__GC0             |           1|       105|
|530   |tanh_2D_1f__parameterized200__GC0             |           1|       105|
|531   |tanh_2D_1f__parameterized201__GC0             |           1|       105|
|532   |tanh_2D_1f__parameterized202__GC0             |           1|       105|
|533   |tanh_2D_1f__parameterized203__GC0             |           1|       105|
|534   |tanh_2D_1f__parameterized204__GC0             |           1|       105|
|535   |tanh_2D_1f__parameterized205__GC0             |           1|       105|
|536   |tanh_2D_1f__parameterized206__GC0             |           1|       105|
|537   |tanh_2D_1f__parameterized207__GC0             |           1|       105|
|538   |tanh_2D_1f__parameterized208__GC0             |           1|       105|
|539   |tanh_2D_1f__parameterized209__GC0             |           1|       105|
|540   |tanh_2D_1f__parameterized210__GC0             |           1|       105|
|541   |tanh_2D_1f__parameterized211__GC0             |           1|       105|
|542   |tanh_2D_1f__parameterized212__GC0             |           1|       105|
|543   |tanh_2D_1f__parameterized213__GC0             |           1|       105|
|544   |tanh_2D_1f__parameterized214__GC0             |           1|       105|
|545   |tanh_2D_1f__parameterized215__GC0             |           1|       105|
|546   |tanh_2D_1f__parameterized216__GC0             |           1|       105|
|547   |tanh_2D_1f__parameterized217__GC0             |           1|       105|
|548   |tanh_2D_1f__parameterized218__GC0             |           1|       105|
|549   |tanh_2D_1f__parameterized219__GC0             |           1|       105|
|550   |softmax_fn                                    |          10|     38078|
|551   |softmax_max_index__GC0                        |           1|      2909|
|552   |LeNet_CNN__GC0                                |           1|     35509|
+------+----------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 306   
	   2 Input     25 Bit       Adders := 970   
	   3 Input     25 Bit       Adders := 1940  
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 6378  
	   4 Input      8 Bit       Adders := 970   
	   2 Input      7 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 22    
	   2 Input      5 Bit       Adders := 1802  
	   3 Input      5 Bit       Adders := 24    
	   2 Input      4 Bit       Adders := 102   
	   3 Input      4 Bit       Adders := 80    
	   2 Input      3 Bit       Adders := 480   
	   3 Input      3 Bit       Adders := 600   
	   2 Input      2 Bit       Adders := 23    
+---XORs : 
	   2 Input      1 Bit         XORs := 2498  
+---Registers : 
	               32 Bit    Registers := 15337 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 9     
	                5 Bit    Registers := 1338  
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9037  
	   2 Input     24 Bit        Muxes := 4850  
	   2 Input     23 Bit        Muxes := 3468  
	   2 Input      8 Bit        Muxes := 51410 
	  23 Input      8 Bit        Muxes := 1940  
	   2 Input      5 Bit        Muxes := 3824  
	   2 Input      4 Bit        Muxes := 5547  
	   4 Input      4 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 142   
	   2 Input      1 Bit        Muxes := 62134 
	   3 Input      1 Bit        Muxes := 368   
	   4 Input      1 Bit        Muxes := 1598  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LeNet_CNN 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                4 Bit    Registers := 1     
Module fpmul__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module BasicConv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Conv1F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   3 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 786   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 788   
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 197   
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 624   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 821   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 197   
Module avg_3D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Conv1F__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
	   3 Input      1 Bit        Muxes := 1     
Module Conv1F__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module Conv1F__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
Module fpmul__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module fpmul__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fp_avg__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module AvgLayer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 26    
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 111   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	   4 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
Module avg_3D__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Conv1F__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Conv1F__parameterized135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fpmul__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fpmul__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fpmul__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module tanh_2D_1f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 786   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
Module tanh_2D_parallel_filters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tanh_2D_1f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_1f__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 102   
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module tanh_2D_parallel_filters__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tanh_2D_1f__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_parallel_filters__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
Module fpmul__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module PE_FC_ANN__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FC_CNN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 86    
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tanh_2D_1f__parameterized219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fp_add__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fpmul__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fpmul__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fpmul__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fpmul__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module fpmul__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fpmul__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module max__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module max 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module comparingSoftmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module fpmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module fp_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 53    
	  23 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module PE_FC_ANN 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FC_CNN__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 12    
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:12:26 ; elapsed = 00:13:30 . Memory (MB): peak = 4300.551 ; gain = 4077.727
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [31]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [30]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [29]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [28]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [27]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [26]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [25]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [24]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [23]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [22]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [21]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [20]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [19]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [18]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [17]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [16]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [15]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [14]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [13]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [12]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [11]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [10]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [9]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [8]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [7]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [6]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [5]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [4]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [3]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [2]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [1]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][1] [0]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [31]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [30]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [29]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [28]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [27]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [26]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [25]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [24]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [23]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [22]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [21]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [20]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [19]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [18]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [17]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [16]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [15]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [14]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [13]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [12]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [11]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [10]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [9]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [8]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [7]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [6]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [5]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [4]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [3]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [2]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [1]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][2] [0]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [31]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [30]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [29]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [28]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [27]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [26]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [25]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [24]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [23]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [22]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [21]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [20]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [19]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [18]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [17]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [16]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [15]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [14]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [13]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [12]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [11]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [10]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [9]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [8]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [7]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [6]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [5]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [4]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [3]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [2]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [1]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][3] [0]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][4] [31]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][4] [30]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][4] [29]
WARNING: [Synth 8-3331] design FC_CNN__GB6 has unconnected port \out[0][4] [28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:16:16 ; elapsed = 00:23:42 . Memory (MB): peak = 4548.824 ; gain = 4326.000
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:16:16 ; elapsed = 00:23:42 . Memory (MB): peak = 4548.824 ; gain = 4326.000

Report RTL Partitions: 
+------+----------------------------------------------+------------+----------+
|      |RTL Partition                                 |Replication |Instances |
+------+----------------------------------------------+------------+----------+
|1     |BasicConv                                     |         142|      5376|
|2     |Conv1F__GCBM0                                 |           6|     32257|
|3     |Conv1F__GCBM1                                 |           6|      4960|
|4     |Conv1F__GCBM2                                 |           6|     10912|
|5     |Conv1F__GCBM3                                 |           6|     20832|
|6     |Conv1F__GCBM4                                 |           6|     14880|
|7     |Conv1F__GCBM5                                 |           6|     17856|
|8     |Conv1F__GCBM6                                 |           6|     31589|
|9     |Conv1F__GCBM7                                 |           6|     23861|
|10    |Conv1F__GCBM8                                 |           6|     17024|
|11    |Conv1F__GCBM9                                 |           6|     18816|
|12    |AvgLayer__GBM0                                |           6|     29518|
|13    |AvgLayer__GBM1                                |           6|     12166|
|14    |AvgLayer__GBM2                                |           6|     10428|
|15    |AvgLayer__GBM3                                |           6|     18205|
|16    |avg_3D__GC0                                   |           1|        69|
|17    |Conv1F__parameterized0__GCB0                  |           1|     27353|
|18    |Conv1F__parameterized0__GCB1                  |           1|     12337|
|19    |Conv1F__parameterized1__GCB0                  |           1|     27353|
|20    |Conv1F__parameterized1__GCB1                  |           1|     12337|
|21    |Conv1F__parameterized2__GCB0                  |           1|     27358|
|22    |Conv1F__parameterized2__GCB1                  |           1|     12332|
|23    |Conv1F__parameterized3__GCB0                  |           1|     27392|
|24    |Conv1F__parameterized3__GCB1                  |           1|     12298|
|25    |Conv1F__parameterized4__GCB0                  |           1|     27353|
|26    |Conv1F__parameterized4__GCB1                  |           1|     12337|
|27    |Conv1F__parameterized5__GCB0                  |           1|     27353|
|28    |Conv1F__parameterized5__GCB1                  |           1|     12337|
|29    |Conv1F__parameterized6__GCB0                  |           1|     27353|
|30    |Conv1F__parameterized6__GCB1                  |           1|     12337|
|31    |Conv1F__parameterized7__GCB0                  |           1|     27353|
|32    |Conv1F__parameterized7__GCB1                  |           1|     12337|
|33    |Conv1F__parameterized8__GCB0                  |           1|     27353|
|34    |Conv1F__parameterized8__GCB1                  |           1|     12337|
|35    |Conv1F__parameterized9__GCB0                  |           1|     27353|
|36    |Conv1F__parameterized9__GCB1                  |           1|     12337|
|37    |Conv1F__parameterized10__GCB0                 |           1|     27319|
|38    |Conv1F__parameterized10__GCB1                 |           1|     12369|
|39    |Conv1F__parameterized11__GCB0                 |           1|     27353|
|40    |Conv1F__parameterized11__GCB1                 |           1|     12337|
|41    |Conv1F__parameterized12__GCB0                 |           1|     27464|
|42    |Conv1F__parameterized12__GCB1                 |           1|     12226|
|43    |Conv1F__parameterized13__GCB0                 |           1|     27353|
|44    |Conv1F__parameterized13__GCB1                 |           1|     12337|
|45    |Conv1F__parameterized14__GCB0                 |           1|     27353|
|46    |Conv1F__parameterized14__GCB1                 |           1|     12337|
|47    |Conv1F__parameterized15__GCB0                 |           1|     27353|
|48    |Conv1F__parameterized15__GCB1                 |           1|     12337|
|49    |avg_3D__parameterized0__GB0                   |           1|     29272|
|50    |AvgLayer__parameterized12                     |           1|     14636|
|51    |AvgLayer__parameterized10                     |           1|     14636|
|52    |AvgLayer__parameterized9                      |           1|     14636|
|53    |avg_3D__parameterized0__GB4                   |           1|     29272|
|54    |avg_3D__parameterized0__GB5                   |           1|     29272|
|55    |avg_3D__parameterized0__GB6                   |           1|     29272|
|56    |AvgLayer__parameterized11                     |           1|     14636|
|57    |avg_3D__parameterized0__GB8                   |           1|     29272|
|58    |AvgLayer__parameterized0                      |           1|     14636|
|59    |AvgLayer__parameterized15                     |           1|     14636|
|60    |avg_3D__parameterized0__GB11                  |           1|        69|
|61    |Conv1F__parameterized16__GC0                  |           1|      5328|
|62    |Conv1F__parameterized17__GC0                  |           1|      5328|
|63    |Conv1F__parameterized18__GC0                  |           1|      5328|
|64    |Conv1F__parameterized19__GC0                  |           1|      5328|
|65    |Conv1F__parameterized20__GC0                  |           1|      5328|
|66    |Conv1F__parameterized21__GC0                  |           1|      5328|
|67    |Conv1F__parameterized22__GC0                  |           1|      5328|
|68    |Conv1F__parameterized23__GC0                  |           1|      5328|
|69    |Conv1F__parameterized24__GC0                  |           1|      5328|
|70    |Conv1F__parameterized25__GC0                  |           1|      5328|
|71    |Conv1F__parameterized26__GC0                  |           1|      5328|
|72    |Conv1F__parameterized27__GC0                  |           1|      5328|
|73    |Conv1F__parameterized28__GC0                  |           1|      5328|
|74    |Conv1F__parameterized29__GC0                  |           1|      5328|
|75    |Conv1F__parameterized30__GC0                  |           1|      5328|
|76    |Conv1F__parameterized31__GC0                  |           1|      5328|
|77    |Conv1F__parameterized32__GC0                  |           1|      5328|
|78    |Conv1F__parameterized33__GC0                  |           1|      5328|
|79    |Conv1F__parameterized34__GC0                  |           1|      5328|
|80    |Conv1F__parameterized35__GC0                  |           1|      5328|
|81    |Conv1F__parameterized36__GC0                  |           1|      5328|
|82    |Conv1F__parameterized37__GC0                  |           1|      5328|
|83    |Conv1F__parameterized38__GC0                  |           1|      5328|
|84    |Conv1F__parameterized39__GC0                  |           1|      5328|
|85    |Conv1F__parameterized40__GC0                  |           1|      5328|
|86    |Conv1F__parameterized41__GC0                  |           1|      5328|
|87    |Conv1F__parameterized42__GC0                  |           1|      5328|
|88    |Conv1F__parameterized43__GC0                  |           1|      5328|
|89    |Conv1F__parameterized44__GC0                  |           1|      5328|
|90    |Conv1F__parameterized45__GC0                  |           1|      5328|
|91    |Conv1F__parameterized46__GC0                  |           1|      5328|
|92    |Conv1F__parameterized47__GC0                  |           1|      5328|
|93    |Conv1F__parameterized48__GC0                  |           1|      5328|
|94    |Conv1F__parameterized49__GC0                  |           1|      5328|
|95    |Conv1F__parameterized50__GC0                  |           1|      5328|
|96    |Conv1F__parameterized51__GC0                  |           1|      5328|
|97    |Conv1F__parameterized52__GC0                  |           1|      5328|
|98    |Conv1F__parameterized53__GC0                  |           1|      5328|
|99    |Conv1F__parameterized54__GC0                  |           1|      5328|
|100   |Conv1F__parameterized55__GC0                  |           1|      5328|
|101   |Conv1F__parameterized56__GC0                  |           1|      5328|
|102   |Conv1F__parameterized57__GC0                  |           1|      5328|
|103   |Conv1F__parameterized58__GC0                  |           1|      5328|
|104   |Conv1F__parameterized59__GC0                  |           1|      5328|
|105   |Conv1F__parameterized60__GC0                  |           1|      5328|
|106   |Conv1F__parameterized61__GC0                  |           1|      5328|
|107   |Conv1F__parameterized62__GC0                  |           1|      5328|
|108   |Conv1F__parameterized63__GC0                  |           1|      5328|
|109   |Conv1F__parameterized64__GC0                  |           1|      5328|
|110   |Conv1F__parameterized65__GC0                  |           1|      5328|
|111   |Conv1F__parameterized66__GC0                  |           1|      5328|
|112   |Conv1F__parameterized67__GC0                  |           1|      5328|
|113   |Conv1F__parameterized68__GC0                  |           1|      5328|
|114   |Conv1F__parameterized69__GC0                  |           1|      5328|
|115   |Conv1F__parameterized70__GC0                  |           1|      5328|
|116   |Conv1F__parameterized71__GC0                  |           1|      5328|
|117   |Conv1F__parameterized72__GC0                  |           1|      5328|
|118   |Conv1F__parameterized73__GC0                  |           1|      5328|
|119   |Conv1F__parameterized74__GC0                  |           1|      5328|
|120   |Conv1F__parameterized75__GC0                  |           1|      5328|
|121   |Conv1F__parameterized76__GC0                  |           1|      5328|
|122   |Conv1F__parameterized77__GC0                  |           1|      5328|
|123   |Conv1F__parameterized78__GC0                  |           1|      5328|
|124   |Conv1F__parameterized79__GC0                  |           1|      5328|
|125   |Conv1F__parameterized80__GC0                  |           1|      5328|
|126   |Conv1F__parameterized81__GC0                  |           1|      5328|
|127   |Conv1F__parameterized82__GC0                  |           1|      5328|
|128   |Conv1F__parameterized83__GC0                  |           1|      5328|
|129   |Conv1F__parameterized84__GC0                  |           1|      5328|
|130   |Conv1F__parameterized85__GC0                  |           1|      5328|
|131   |Conv1F__parameterized86__GC0                  |           1|      5328|
|132   |Conv1F__parameterized87__GC0                  |           1|      5328|
|133   |Conv1F__parameterized88__GC0                  |           1|      5328|
|134   |Conv1F__parameterized89__GC0                  |           1|      5328|
|135   |Conv1F__parameterized90__GC0                  |           1|      5328|
|136   |Conv1F__parameterized91__GC0                  |           1|      5328|
|137   |Conv1F__parameterized92__GC0                  |           1|      5328|
|138   |Conv1F__parameterized93__GC0                  |           1|      5328|
|139   |Conv1F__parameterized94__GC0                  |           1|      5328|
|140   |Conv1F__parameterized95__GC0                  |           1|      5328|
|141   |Conv1F__parameterized96__GC0                  |           1|      5328|
|142   |Conv1F__parameterized97__GC0                  |           1|      5328|
|143   |Conv1F__parameterized98__GC0                  |           1|      5328|
|144   |Conv1F__parameterized99__GC0                  |           1|      5328|
|145   |Conv1F__parameterized100__GC0                 |           1|      5328|
|146   |Conv1F__parameterized101__GC0                 |           1|      5328|
|147   |Conv1F__parameterized102__GC0                 |           1|      5328|
|148   |Conv1F__parameterized103__GC0                 |           1|      5328|
|149   |Conv1F__parameterized104__GC0                 |           1|      5328|
|150   |Conv1F__parameterized105__GC0                 |           1|      5328|
|151   |Conv1F__parameterized106__GC0                 |           1|      5328|
|152   |Conv1F__parameterized107__GC0                 |           1|      5328|
|153   |Conv1F__parameterized108__GC0                 |           1|      5328|
|154   |Conv1F__parameterized109__GC0                 |           1|      5328|
|155   |Conv1F__parameterized110__GC0                 |           1|      5328|
|156   |Conv1F__parameterized111__GC0                 |           1|      5328|
|157   |Conv1F__parameterized112__GC0                 |           1|      5328|
|158   |Conv1F__parameterized113__GC0                 |           1|      5328|
|159   |Conv1F__parameterized114__GC0                 |           1|      5328|
|160   |Conv1F__parameterized115__GC0                 |           1|      5328|
|161   |Conv1F__parameterized116__GC0                 |           1|      5328|
|162   |Conv1F__parameterized117__GC0                 |           1|      5328|
|163   |Conv1F__parameterized118__GC0                 |           1|      5328|
|164   |Conv1F__parameterized119__GC0                 |           1|      5328|
|165   |Conv1F__parameterized120__GC0                 |           1|      5328|
|166   |Conv1F__parameterized121__GC0                 |           1|      5328|
|167   |Conv1F__parameterized122__GC0                 |           1|      5328|
|168   |Conv1F__parameterized123__GC0                 |           1|      5328|
|169   |Conv1F__parameterized124__GC0                 |           1|      5328|
|170   |Conv1F__parameterized125__GC0                 |           1|      5328|
|171   |Conv1F__parameterized126__GC0                 |           1|      5328|
|172   |Conv1F__parameterized127__GC0                 |           1|      5328|
|173   |Conv1F__parameterized128__GC0                 |           1|      5328|
|174   |Conv1F__parameterized129__GC0                 |           1|      5328|
|175   |Conv1F__parameterized130__GC0                 |           1|      5328|
|176   |Conv1F__parameterized131__GC0                 |           1|      5328|
|177   |Conv1F__parameterized132__GC0                 |           1|      5328|
|178   |Conv1F__parameterized133__GC0                 |           1|      5328|
|179   |Conv1F__parameterized134__GC0                 |           1|      5328|
|180   |Conv1F__parameterized135__GC0                 |           1|      5328|
|181   |tanh                                          |         248|     28685|
|182   |tanh_2D_1f__GCBM0                             |           6|     31839|
|183   |tanh_2D_1f__GCBM1                             |           6|     26162|
|184   |tanh_2D_1f__GCBM2                             |           6|     23508|
|185   |tanh_2D_1f__GCBM3                             |           6|     26904|
|186   |tanh_2D_1f__GCBM4                             |           6|     30675|
|187   |tanh_2D_1f__GCBM5                             |           6|     33543|
|188   |tanh_2D_1f__GCBM6                             |           6|     23559|
|189   |tanh_2D_1f__GCBM7                             |           6|     29450|
|190   |tanh_2D_1f__GCBM8                             |           6|     21579|
|191   |tanh_2D_1f__GCBM9                             |           6|     18716|
|192   |tanh_2D_1f__GCBM10                            |           6|     23400|
|193   |tanh_2D_1f__GCBM11                            |           6|     28447|
|194   |tanh_2D_1f__GCBM12                            |           6|      8173|
|195   |tanh_2D_1f__GCBM13                            |           6|     24248|
|196   |tanh_2D_1f__GCBM14                            |           6|     18537|
|197   |tanh_2D_1f__GCBM15                            |           6|     19598|
|198   |tanh_2D_1f__GCBM16                            |           6|     19640|
|199   |tanh_2D_1f__GCBM17                            |           6|     28335|
|200   |tanh_2D_1f__GCBM18                            |           6|      7641|
|201   |tanh_2D_1f__GCBM19                            |           6|     10967|
|202   |tanh_2D_1f__GCBM20                            |           6|     14396|
|203   |tanh_2D_1f__GCBM21                            |           6|     26801|
|204   |tanh_2D_1f__GCBM22                            |           6|     27431|
|205   |tanh_2D_1f__GCBM23                            |           6|     22983|
|206   |tanh_2D_1f__GCBM24                            |           6|     14040|
|207   |tanh_2D_1f__GCBM25                            |           6|     22241|
|208   |tanh_2D_1f__GCBM26                            |           6|     17533|
|209   |tanh_2D_1f__GCBM27                            |           6|     19886|
|210   |tanh_2D_1f__GCBM28                            |           6|     15214|
|211   |tanh_2D_1f__GCBM29                            |           6|     27272|
|212   |tanh_2D_1f__GCBM30                            |           6|     17600|
|213   |tanh_2D_1f__GCBM31                            |           6|     24266|
|214   |tanh_2D_1f__GCBM32                            |           6|     21859|
|215   |tanh_2D_1f__GCBM33                            |           6|     19099|
|216   |tanh_2D_1f__GCBM34                            |           6|     32673|
|217   |tanh_2D_1f__GCBM35                            |           6|      8735|
|218   |tanh_2D_1f__GCBM36                            |           6|     16832|
|219   |tanh_2D_1f__GCBM37                            |           6|     31671|
|220   |tanh_2D_1f__GCBM38                            |           6|      8769|
|221   |tanh_2D_1f__GCBM39                            |           6|     14450|
|222   |tanh_2D_1f__GCBM40                            |           6|     30525|
|223   |tanh_2D_1f__GCBM41                            |           6|     30418|
|224   |tanh_2D_1f__GCBM42                            |           6|     29256|
|225   |tanh_2D_1f__GCBM43                            |           6|     26180|
|226   |tanh_2D_parallel_filters__GC0                 |           1|        47|
|227   |tanh_2D_1f__parameterized0__GCB0              |           1|     27138|
|228   |tanh_2D_1f__parameterized0__GCB1              |           1|     11354|
|229   |tanh_2D_1f__parameterized0__GCB2              |           1|     23298|
|230   |tanh_2D_1f__parameterized0__GCB3              |           1|     15617|
|231   |tanh_2D_1f__parameterized0__GCB4              |           1|     19563|
|232   |tanh_2D_1f__parameterized0__GCB5              |           1|     34953|
|233   |tanh_2D_1f__parameterized1__GCB0              |           1|     27138|
|234   |tanh_2D_1f__parameterized1__GCB1              |           1|     11354|
|235   |tanh_2D_1f__parameterized1__GCB2              |           1|     23298|
|236   |tanh_2D_1f__parameterized1__GCB3              |           1|     15617|
|237   |tanh_2D_1f__parameterized1__GCB4              |           1|     19563|
|238   |tanh_2D_1f__parameterized1__GCB5              |           1|     34953|
|239   |tanh_2D_1f__parameterized2__GCB0              |           1|     27138|
|240   |tanh_2D_1f__parameterized2__GCB1              |           1|     11354|
|241   |tanh_2D_1f__parameterized2__GCB2              |           1|     23298|
|242   |tanh_2D_1f__parameterized2__GCB3              |           1|     15617|
|243   |tanh_2D_1f__parameterized2__GCB4              |           1|     19563|
|244   |tanh_2D_1f__parameterized2__GCB5              |           1|     34953|
|245   |tanh_2D_1f__parameterized3__GCB0              |           1|     27138|
|246   |tanh_2D_1f__parameterized3__GCB1              |           1|     11354|
|247   |tanh_2D_1f__parameterized3__GCB2              |           1|     23298|
|248   |tanh_2D_1f__parameterized3__GCB3              |           1|     15617|
|249   |tanh_2D_1f__parameterized3__GCB4              |           1|     19563|
|250   |tanh_2D_1f__parameterized3__GCB5              |           1|     34953|
|251   |tanh_2D_1f__parameterized4__GCB0              |           1|     27138|
|252   |tanh_2D_1f__parameterized4__GCB1              |           1|     11354|
|253   |tanh_2D_1f__parameterized4__GCB2              |           1|     23298|
|254   |tanh_2D_1f__parameterized4__GCB3              |           1|     15617|
|255   |tanh_2D_1f__parameterized4__GCB4              |           1|     19563|
|256   |tanh_2D_1f__parameterized4__GCB5              |           1|     34953|
|257   |tanh_2D_1f__parameterized5__GCB0              |           1|     27138|
|258   |tanh_2D_1f__parameterized5__GCB1              |           1|     11354|
|259   |tanh_2D_1f__parameterized5__GCB2              |           1|     23298|
|260   |tanh_2D_1f__parameterized5__GCB3              |           1|     15617|
|261   |tanh_2D_1f__parameterized5__GCB4              |           1|     19563|
|262   |tanh_2D_1f__parameterized5__GCB5              |           1|     34953|
|263   |tanh_2D_1f__parameterized6__GCB0              |           1|     27138|
|264   |tanh_2D_1f__parameterized6__GCB1              |           1|     11354|
|265   |tanh_2D_1f__parameterized6__GCB2              |           1|     23298|
|266   |tanh_2D_1f__parameterized6__GCB3              |           1|     15617|
|267   |tanh_2D_1f__parameterized6__GCB4              |           1|     19563|
|268   |tanh_2D_1f__parameterized6__GCB5              |           1|     34953|
|269   |tanh_2D_1f__parameterized7__GCB0              |           1|     27138|
|270   |tanh_2D_1f__parameterized7__GCB1              |           1|     11354|
|271   |tanh_2D_1f__parameterized7__GCB2              |           1|     23298|
|272   |tanh_2D_1f__parameterized7__GCB3              |           1|     15617|
|273   |tanh_2D_1f__parameterized7__GCB4              |           1|     19563|
|274   |tanh_2D_1f__parameterized7__GCB5              |           1|     34953|
|275   |tanh_2D_1f__parameterized8__GCB0              |           1|     30406|
|276   |tanh_2D_1f__parameterized8__GCB1              |           1|      7673|
|277   |tanh_2D_1f__parameterized8__GCB2              |           1|     10732|
|278   |tanh_2D_1f__parameterized8__GCB3              |           1|     13021|
|279   |tanh_2D_1f__parameterized8__GCB4              |           1|     15575|
|280   |tanh_2D_1f__parameterized8__GCB5              |           1|     19563|
|281   |tanh_2D_1f__parameterized8__GCB6              |           1|     34953|
|282   |tanh_2D_1f__parameterized9__GCB0              |           1|     27138|
|283   |tanh_2D_1f__parameterized9__GCB1              |           1|     11354|
|284   |tanh_2D_1f__parameterized9__GCB2              |           1|     23298|
|285   |tanh_2D_1f__parameterized9__GCB3              |           1|     15617|
|286   |tanh_2D_1f__parameterized9__GCB4              |           1|     19563|
|287   |tanh_2D_1f__parameterized9__GCB5              |           1|     34953|
|288   |tanh_2D_1f__parameterized10__GCB0             |           1|     27138|
|289   |tanh_2D_1f__parameterized10__GCB1             |           1|     11354|
|290   |tanh_2D_1f__parameterized10__GCB2             |           1|     23298|
|291   |tanh_2D_1f__parameterized10__GCB3             |           1|     15617|
|292   |tanh_2D_1f__parameterized10__GCB4             |           1|     19563|
|293   |tanh_2D_1f__parameterized10__GCB5             |           1|     34953|
|294   |tanh_2D_1f__parameterized11__GCB0             |           1|     27138|
|295   |tanh_2D_1f__parameterized11__GCB1             |           1|     11354|
|296   |tanh_2D_1f__parameterized11__GCB2             |           1|     23298|
|297   |tanh_2D_1f__parameterized11__GCB3             |           1|     15617|
|298   |tanh_2D_1f__parameterized11__GCB4             |           1|     19563|
|299   |tanh_2D_1f__parameterized11__GCB5             |           1|     34953|
|300   |tanh_2D_1f__parameterized12__GCB0             |           1|     27138|
|301   |tanh_2D_1f__parameterized12__GCB1             |           1|     11354|
|302   |tanh_2D_1f__parameterized12__GCB2             |           1|     23298|
|303   |tanh_2D_1f__parameterized12__GCB3             |           1|     15617|
|304   |tanh_2D_1f__parameterized12__GCB4             |           1|     19563|
|305   |tanh_2D_1f__parameterized12__GCB5             |           1|     34953|
|306   |tanh_2D_1f__parameterized13__GCB0             |           1|     27138|
|307   |tanh_2D_1f__parameterized13__GCB1             |           1|     11354|
|308   |tanh_2D_1f__parameterized13__GCB2             |           1|     23298|
|309   |tanh_2D_1f__parameterized13__GCB3             |           1|     15617|
|310   |tanh_2D_1f__parameterized13__GCB4             |           1|     19563|
|311   |tanh_2D_1f__parameterized13__GCB5             |           1|     34953|
|312   |tanh_2D_1f__parameterized14__GCB0             |           1|     27138|
|313   |tanh_2D_1f__parameterized14__GCB1             |           1|     11354|
|314   |tanh_2D_1f__parameterized14__GCB2             |           1|     23298|
|315   |tanh_2D_1f__parameterized14__GCB3             |           1|     15617|
|316   |tanh_2D_1f__parameterized14__GCB4             |           1|     19563|
|317   |tanh_2D_1f__parameterized14__GCB5             |           1|     34953|
|318   |tanh_2D_1f__parameterized15__GCB0             |           1|     27138|
|319   |tanh_2D_1f__parameterized15__GCB1             |           1|     11354|
|320   |tanh_2D_1f__parameterized15__GCB2             |           1|     23298|
|321   |tanh_2D_1f__parameterized15__GCB3             |           1|     15617|
|322   |tanh_2D_1f__parameterized15__GCB4             |           1|     19563|
|323   |tanh_2D_1f__parameterized15__GCB5             |           1|     34953|
|324   |tanh_2D_parallel_filters__parameterized0__GC0 |           1|        48|
|325   |tanh_2D_1f__parameterized16__GC0              |           1|       105|
|326   |tanh_2D_1f__parameterized17__GC0              |           1|       105|
|327   |tanh_2D_1f__parameterized18__GC0              |           1|       105|
|328   |tanh_2D_1f__parameterized19__GC0              |           1|       105|
|329   |tanh_2D_1f__parameterized20__GC0              |           1|       105|
|330   |tanh_2D_1f__parameterized21__GC0              |           1|       105|
|331   |tanh_2D_1f__parameterized22__GC0              |           1|       105|
|332   |tanh_2D_1f__parameterized23__GC0              |           1|       105|
|333   |tanh_2D_1f__parameterized24__GC0              |           1|       105|
|334   |tanh_2D_1f__parameterized25__GC0              |           1|       105|
|335   |tanh_2D_1f__parameterized26__GC0              |           1|       105|
|336   |tanh_2D_1f__parameterized27__GC0              |           1|       105|
|337   |tanh_2D_1f__parameterized28__GC0              |           1|       105|
|338   |tanh_2D_1f__parameterized29__GC0              |           1|       105|
|339   |tanh_2D_1f__parameterized30__GC0              |           1|       105|
|340   |tanh_2D_1f__parameterized31__GC0              |           1|       105|
|341   |tanh_2D_1f__parameterized32__GC0              |           1|       105|
|342   |tanh_2D_1f__parameterized33__GC0              |           1|       105|
|343   |tanh_2D_1f__parameterized34__GC0              |           1|       105|
|344   |tanh_2D_1f__parameterized35__GC0              |           1|       105|
|345   |tanh_2D_1f__parameterized36__GC0              |           1|       105|
|346   |tanh_2D_1f__parameterized37__GC0              |           1|       105|
|347   |tanh_2D_1f__parameterized38__GC0              |           1|       105|
|348   |tanh_2D_1f__parameterized39__GC0              |           1|       105|
|349   |tanh_2D_1f__parameterized40__GC0              |           1|       105|
|350   |tanh_2D_1f__parameterized41__GC0              |           1|       105|
|351   |tanh_2D_1f__parameterized42__GC0              |           1|       105|
|352   |tanh_2D_1f__parameterized43__GC0              |           1|       105|
|353   |tanh_2D_1f__parameterized44__GC0              |           1|       105|
|354   |tanh_2D_1f__parameterized45__GC0              |           1|       105|
|355   |tanh_2D_1f__parameterized46__GC0              |           1|       105|
|356   |tanh_2D_1f__parameterized47__GC0              |           1|       105|
|357   |tanh_2D_1f__parameterized48__GC0              |           1|       105|
|358   |tanh_2D_1f__parameterized49__GC0              |           1|       105|
|359   |tanh_2D_1f__parameterized50__GC0              |           1|       105|
|360   |tanh_2D_1f__parameterized51__GC0              |           1|       105|
|361   |tanh_2D_1f__parameterized52__GC0              |           1|       105|
|362   |tanh_2D_1f__parameterized53__GC0              |           1|       105|
|363   |tanh_2D_1f__parameterized54__GC0              |           1|       105|
|364   |tanh_2D_1f__parameterized55__GC0              |           1|       105|
|365   |tanh_2D_1f__parameterized56__GC0              |           1|       105|
|366   |tanh_2D_1f__parameterized57__GC0              |           1|       105|
|367   |tanh_2D_1f__parameterized58__GC0              |           1|       105|
|368   |tanh_2D_1f__parameterized59__GC0              |           1|       105|
|369   |tanh_2D_1f__parameterized60__GC0              |           1|       105|
|370   |tanh_2D_1f__parameterized61__GC0              |           1|       105|
|371   |tanh_2D_1f__parameterized62__GC0              |           1|       105|
|372   |tanh_2D_1f__parameterized63__GC0              |           1|       105|
|373   |tanh_2D_1f__parameterized64__GC0              |           1|       105|
|374   |tanh_2D_1f__parameterized65__GC0              |           1|       105|
|375   |tanh_2D_1f__parameterized66__GC0              |           1|       105|
|376   |tanh_2D_1f__parameterized67__GC0              |           1|       105|
|377   |tanh_2D_1f__parameterized68__GC0              |           1|       105|
|378   |tanh_2D_1f__parameterized69__GC0              |           1|       105|
|379   |tanh_2D_1f__parameterized70__GC0              |           1|       105|
|380   |tanh_2D_1f__parameterized71__GC0              |           1|       105|
|381   |tanh_2D_1f__parameterized72__GC0              |           1|       105|
|382   |tanh_2D_1f__parameterized73__GC0              |           1|       105|
|383   |tanh_2D_1f__parameterized74__GC0              |           1|       105|
|384   |tanh_2D_1f__parameterized75__GC0              |           1|       105|
|385   |tanh_2D_1f__parameterized76__GC0              |           1|       105|
|386   |tanh_2D_1f__parameterized77__GC0              |           1|       105|
|387   |tanh_2D_1f__parameterized78__GC0              |           1|       105|
|388   |tanh_2D_1f__parameterized79__GC0              |           1|       105|
|389   |tanh_2D_1f__parameterized80__GC0              |           1|       105|
|390   |tanh_2D_1f__parameterized81__GC0              |           1|       105|
|391   |tanh_2D_1f__parameterized82__GC0              |           1|       105|
|392   |tanh_2D_1f__parameterized83__GC0              |           1|       105|
|393   |tanh_2D_1f__parameterized84__GC0              |           1|       105|
|394   |tanh_2D_1f__parameterized85__GC0              |           1|       105|
|395   |tanh_2D_1f__parameterized86__GC0              |           1|       105|
|396   |tanh_2D_1f__parameterized87__GC0              |           1|       105|
|397   |tanh_2D_1f__parameterized88__GC0              |           1|       105|
|398   |tanh_2D_1f__parameterized89__GC0              |           1|       105|
|399   |tanh_2D_1f__parameterized90__GC0              |           1|       105|
|400   |tanh_2D_1f__parameterized91__GC0              |           1|       105|
|401   |tanh_2D_1f__parameterized92__GC0              |           1|       105|
|402   |tanh_2D_1f__parameterized93__GC0              |           1|       105|
|403   |tanh_2D_1f__parameterized94__GC0              |           1|       105|
|404   |tanh_2D_1f__parameterized95__GC0              |           1|       105|
|405   |tanh_2D_1f__parameterized96__GC0              |           1|       105|
|406   |tanh_2D_1f__parameterized97__GC0              |           1|       105|
|407   |tanh_2D_1f__parameterized98__GC0              |           1|       105|
|408   |tanh_2D_1f__parameterized99__GC0              |           1|       105|
|409   |tanh_2D_1f__parameterized100__GC0             |           1|       105|
|410   |tanh_2D_1f__parameterized101__GC0             |           1|       105|
|411   |tanh_2D_1f__parameterized102__GC0             |           1|       105|
|412   |tanh_2D_1f__parameterized103__GC0             |           1|       105|
|413   |tanh_2D_1f__parameterized104__GC0             |           1|       105|
|414   |tanh_2D_1f__parameterized105__GC0             |           1|       105|
|415   |tanh_2D_1f__parameterized106__GC0             |           1|       105|
|416   |tanh_2D_1f__parameterized107__GC0             |           1|       105|
|417   |tanh_2D_1f__parameterized108__GC0             |           1|       105|
|418   |tanh_2D_1f__parameterized109__GC0             |           1|       105|
|419   |tanh_2D_1f__parameterized110__GC0             |           1|       105|
|420   |tanh_2D_1f__parameterized111__GC0             |           1|       105|
|421   |tanh_2D_1f__parameterized112__GC0             |           1|       105|
|422   |tanh_2D_1f__parameterized113__GC0             |           1|       105|
|423   |tanh_2D_1f__parameterized114__GC0             |           1|       105|
|424   |tanh_2D_1f__parameterized115__GC0             |           1|       105|
|425   |tanh_2D_1f__parameterized116__GC0             |           1|       105|
|426   |tanh_2D_1f__parameterized117__GC0             |           1|       105|
|427   |tanh_2D_1f__parameterized118__GC0             |           1|       105|
|428   |tanh_2D_1f__parameterized119__GC0             |           1|       105|
|429   |tanh_2D_1f__parameterized120__GC0             |           1|       105|
|430   |tanh_2D_1f__parameterized121__GC0             |           1|       105|
|431   |tanh_2D_1f__parameterized122__GC0             |           1|       105|
|432   |tanh_2D_1f__parameterized123__GC0             |           1|       105|
|433   |tanh_2D_1f__parameterized124__GC0             |           1|       105|
|434   |tanh_2D_1f__parameterized125__GC0             |           1|       105|
|435   |tanh_2D_1f__parameterized126__GC0             |           1|       105|
|436   |tanh_2D_1f__parameterized127__GC0             |           1|       105|
|437   |tanh_2D_1f__parameterized128__GC0             |           1|       105|
|438   |tanh_2D_1f__parameterized129__GC0             |           1|       105|
|439   |tanh_2D_1f__parameterized130__GC0             |           1|       105|
|440   |tanh_2D_1f__parameterized131__GC0             |           1|       105|
|441   |tanh_2D_1f__parameterized132__GC0             |           1|       105|
|442   |tanh_2D_1f__parameterized133__GC0             |           1|       105|
|443   |tanh_2D_1f__parameterized134__GC0             |           1|       105|
|444   |tanh_2D_1f__parameterized135__GC0             |           1|       105|
|445   |tanh_2D_parallel_filters__parameterized1__GC0 |           1|        47|
|446   |FC_CNN__GB0                                   |           1|     30464|
|447   |FC_CNN__GB1                                   |           1|      7616|
|448   |FC_CNN__GB2                                   |           1|     11424|
|449   |FC_CNN__GB3                                   |           1|     15232|
|450   |FC_CNN__GB4                                   |           1|     19040|
|451   |FC_CNN__GB5                                   |           1|     22848|
|452   |FC_CNN__GB6                                   |           1|     34272|
|453   |FC_CNN__GB7                                   |           1|      7616|
|454   |FC_CNN__GB8                                   |           1|      7616|
|455   |FC_CNN__GB9                                   |           1|     11424|
|456   |FC_CNN__GB10                                  |           1|     11424|
|457   |FC_CNN__GB11                                  |           1|     15232|
|458   |FC_CNN__GB12                                  |           1|     19040|
|459   |FC_CNN__GB13                                  |           1|     30464|
|460   |FC_CNN__GB14                                  |           1|     11424|
|461   |FC_CNN__GB15                                  |           1|     11424|
|462   |FC_CNN__GB16                                  |           1|     30464|
|463   |FC_CNN__GB17                                  |           1|      7616|
|464   |FC_CNN__GB18                                  |           1|     17921|
|465   |FC_CNN__GB19                                  |           1|     13339|
|466   |tanh_2D_1f__parameterized136__GC0             |           1|       105|
|467   |tanh_2D_1f__parameterized137__GC0             |           1|       105|
|468   |tanh_2D_1f__parameterized138__GC0             |           1|       105|
|469   |tanh_2D_1f__parameterized139__GC0             |           1|       105|
|470   |tanh_2D_1f__parameterized140__GC0             |           1|       105|
|471   |tanh_2D_1f__parameterized141__GC0             |           1|       105|
|472   |tanh_2D_1f__parameterized142__GC0             |           1|       105|
|473   |tanh_2D_1f__parameterized143__GC0             |           1|       105|
|474   |tanh_2D_1f__parameterized144__GC0             |           1|       105|
|475   |tanh_2D_1f__parameterized145__GC0             |           1|       105|
|476   |tanh_2D_1f__parameterized146__GC0             |           1|       105|
|477   |tanh_2D_1f__parameterized147__GC0             |           1|       105|
|478   |tanh_2D_1f__parameterized148__GC0             |           1|       105|
|479   |tanh_2D_1f__parameterized149__GC0             |           1|       105|
|480   |tanh_2D_1f__parameterized150__GC0             |           1|       105|
|481   |tanh_2D_1f__parameterized151__GC0             |           1|       105|
|482   |tanh_2D_1f__parameterized152__GC0             |           1|       105|
|483   |tanh_2D_1f__parameterized153__GC0             |           1|       105|
|484   |tanh_2D_1f__parameterized154__GC0             |           1|       105|
|485   |tanh_2D_1f__parameterized155__GC0             |           1|       105|
|486   |tanh_2D_1f__parameterized156__GC0             |           1|       105|
|487   |tanh_2D_1f__parameterized157__GC0             |           1|       105|
|488   |tanh_2D_1f__parameterized158__GC0             |           1|       105|
|489   |tanh_2D_1f__parameterized159__GC0             |           1|       105|
|490   |tanh_2D_1f__parameterized160__GC0             |           1|       105|
|491   |tanh_2D_1f__parameterized161__GC0             |           1|       105|
|492   |tanh_2D_1f__parameterized162__GC0             |           1|       105|
|493   |tanh_2D_1f__parameterized163__GC0             |           1|       105|
|494   |tanh_2D_1f__parameterized164__GC0             |           1|       105|
|495   |tanh_2D_1f__parameterized165__GC0             |           1|       105|
|496   |tanh_2D_1f__parameterized166__GC0             |           1|       105|
|497   |tanh_2D_1f__parameterized167__GC0             |           1|       105|
|498   |tanh_2D_1f__parameterized168__GC0             |           1|       105|
|499   |tanh_2D_1f__parameterized169__GC0             |           1|       105|
|500   |tanh_2D_1f__parameterized170__GC0             |           1|       105|
|501   |tanh_2D_1f__parameterized171__GC0             |           1|       105|
|502   |tanh_2D_1f__parameterized172__GC0             |           1|       105|
|503   |tanh_2D_1f__parameterized173__GC0             |           1|       105|
|504   |tanh_2D_1f__parameterized174__GC0             |           1|       105|
|505   |tanh_2D_1f__parameterized175__GC0             |           1|       105|
|506   |tanh_2D_1f__parameterized176__GC0             |           1|       105|
|507   |tanh_2D_1f__parameterized177__GC0             |           1|       105|
|508   |tanh_2D_1f__parameterized178__GC0             |           1|       105|
|509   |tanh_2D_1f__parameterized179__GC0             |           1|       105|
|510   |tanh_2D_1f__parameterized180__GC0             |           1|       105|
|511   |tanh_2D_1f__parameterized181__GC0             |           1|       105|
|512   |tanh_2D_1f__parameterized182__GC0             |           1|       105|
|513   |tanh_2D_1f__parameterized183__GC0             |           1|       105|
|514   |tanh_2D_1f__parameterized184__GC0             |           1|       105|
|515   |tanh_2D_1f__parameterized185__GC0             |           1|       105|
|516   |tanh_2D_1f__parameterized186__GC0             |           1|       105|
|517   |tanh_2D_1f__parameterized187__GC0             |           1|       105|
|518   |tanh_2D_1f__parameterized188__GC0             |           1|       105|
|519   |tanh_2D_1f__parameterized189__GC0             |           1|       105|
|520   |tanh_2D_1f__parameterized190__GC0             |           1|       105|
|521   |tanh_2D_1f__parameterized191__GC0             |           1|       105|
|522   |tanh_2D_1f__parameterized192__GC0             |           1|       105|
|523   |tanh_2D_1f__parameterized193__GC0             |           1|       105|
|524   |tanh_2D_1f__parameterized194__GC0             |           1|       105|
|525   |tanh_2D_1f__parameterized195__GC0             |           1|       105|
|526   |tanh_2D_1f__parameterized196__GC0             |           1|       105|
|527   |tanh_2D_1f__parameterized197__GC0             |           1|       105|
|528   |tanh_2D_1f__parameterized198__GC0             |           1|       105|
|529   |tanh_2D_1f__parameterized199__GC0             |           1|       105|
|530   |tanh_2D_1f__parameterized200__GC0             |           1|       105|
|531   |tanh_2D_1f__parameterized201__GC0             |           1|       105|
|532   |tanh_2D_1f__parameterized202__GC0             |           1|       105|
|533   |tanh_2D_1f__parameterized203__GC0             |           1|       105|
|534   |tanh_2D_1f__parameterized204__GC0             |           1|       105|
|535   |tanh_2D_1f__parameterized205__GC0             |           1|       105|
|536   |tanh_2D_1f__parameterized206__GC0             |           1|       105|
|537   |tanh_2D_1f__parameterized207__GC0             |           1|       105|
|538   |tanh_2D_1f__parameterized208__GC0             |           1|       105|
|539   |tanh_2D_1f__parameterized209__GC0             |           1|       105|
|540   |tanh_2D_1f__parameterized210__GC0             |           1|       105|
|541   |tanh_2D_1f__parameterized211__GC0             |           1|       105|
|542   |tanh_2D_1f__parameterized212__GC0             |           1|       105|
|543   |tanh_2D_1f__parameterized213__GC0             |           1|       105|
|544   |tanh_2D_1f__parameterized214__GC0             |           1|       105|
|545   |tanh_2D_1f__parameterized215__GC0             |           1|       105|
|546   |tanh_2D_1f__parameterized216__GC0             |           1|       105|
|547   |tanh_2D_1f__parameterized217__GC0             |           1|       105|
|548   |tanh_2D_1f__parameterized218__GC0             |           1|       105|
|549   |tanh_2D_1f__parameterized219__GC0             |           1|       105|
|550   |softmax_fn                                    |          10|     40506|
|551   |softmax_max_index__GC0                        |           1|      3764|
|552   |LeNet_CNN__GC0                                |           1|     35875|
+------+----------------------------------------------+------------+----------+
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 4996, Available = 1920. Use report_utilization command for details.
DSP Report: Generating DSP mul/flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator mul/flpout1 is absorbed into DSP mul/flpout1.
DSP Report: operator mul/flpout1 is absorbed into DSP mul/flpout1.
DSP Report: Generating DSP mul/flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul/flpout1 is absorbed into DSP mul/flpout1.
DSP Report: operator mul/flpout1 is absorbed into DSP mul/flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: Generating DSP flpout1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
DSP Report: operator flpout1 is absorbed into DSP flpout1.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpmul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\out_tanh_reg[0][0][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[7] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[6] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[5] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[4] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[3] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[2] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[1] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\add/shift_cnt_reg[0] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[31] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[30] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[29] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[28] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[27] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[26] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[25] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[24] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[23] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[22] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[21] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[20] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[19] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[18] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[17] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[16] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[15] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[14] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[13] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[12] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[11] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[10] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[9] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[8] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[7] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[6] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[5] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[4] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[3] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[2] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[1] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\C_reg[0] ) is unused and will be removed from module BasicConv__1.
WARNING: [Synth 8-3332] Sequential element (\PRow_reg[4] ) is unused and will be removed from module AvgLayer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\PCol_reg[4] ) is unused and will be removed from module AvgLayer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\rowIn_reg[0] ) is unused and will be removed from module AvgLayer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\colIn_reg[0] ) is unused and will be removed from module AvgLayer__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\j_reg[6] ) is unused and will be removed from module FC_CNN__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\j_reg[5] ) is unused and will be removed from module FC_CNN__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\j_reg[4] ) is unused and will be removed from module FC_CNN__parameterized0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:30:08 ; elapsed = 00:37:56 . Memory (MB): peak = 4584.863 ; gain = 4362.039
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:30:08 ; elapsed = 00:37:56 . Memory (MB): peak = 4584.863 ; gain = 4362.039

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |BasicConv                        |           2|      2045|
|2     |Conv1F__GCBM0                    |           1|     32184|
|3     |Conv1F__GCBM1                    |           1|      4960|
|4     |Conv1F__GCBM2                    |           1|     10912|
|5     |Conv1F__GCBM3                    |           1|     20832|
|6     |Conv1F__GCBM4                    |           1|     14880|
|7     |Conv1F__GCBM5                    |           1|     17856|
|8     |Conv1F__GCBM6                    |           1|     10495|
|9     |Conv1F__GCBM7                    |           1|      7107|
|10    |Conv1F__GCBM8                    |           1|      5094|
|11    |Conv1F__GCBM9                    |           1|      5844|
|12    |AvgLayer__GBM0                   |           1|     21972|
|13    |AvgLayer__GBM1                   |           1|     12106|
|14    |AvgLayer__GBM2                   |           1|     10378|
|15    |AvgLayer__GBM3                   |           1|      8689|
|16    |avg_3D__GC0                      |           1|        39|
|17    |Conv1F__parameterized0__GCB0     |           1|     31806|
|18    |Conv1F__parameterized0__GCB1     |           1|      3639|
|19    |AvgLayer__parameterized0         |           1|      8740|
|20    |tanh_2D_1f__GCBM0                |           1|      2410|
|21    |tanh_2D_1f__GCBM1                |           1|      1877|
|22    |tanh_2D_1f__GCBM2                |           1|      1746|
|23    |tanh_2D_1f__GCBM3                |           1|      1954|
|24    |tanh_2D_1f__GCBM4                |           1|      2390|
|25    |tanh_2D_1f__GCBM5                |           1|      2869|
|26    |tanh_2D_1f__GCBM6                |           1|      2502|
|27    |tanh_2D_1f__GCBM7                |           1|      2067|
|28    |tanh_2D_1f__GCBM8                |           1|      1867|
|29    |tanh_2D_1f__GCBM9                |           1|      1491|
|30    |tanh_2D_1f__GCBM10               |           1|      1783|
|31    |tanh_2D_1f__GCBM11               |           1|      2319|
|32    |tanh_2D_1f__GCBM12               |           1|       471|
|33    |tanh_2D_1f__GCBM13               |           1|      1834|
|34    |tanh_2D_1f__GCBM14               |           1|      1481|
|35    |tanh_2D_1f__GCBM15               |           1|      1408|
|36    |tanh_2D_1f__GCBM16               |           1|      1406|
|37    |tanh_2D_1f__GCBM17               |           1|      1917|
|38    |tanh_2D_1f__GCBM18               |           1|       459|
|39    |tanh_2D_1f__GCBM19               |           1|       613|
|40    |tanh_2D_1f__GCBM20               |           1|       804|
|41    |tanh_2D_1f__GCBM21               |           1|      2072|
|42    |tanh_2D_1f__GCBM22               |           1|      2037|
|43    |tanh_2D_1f__GCBM23               |           1|      1907|
|44    |tanh_2D_1f__GCBM24               |           1|       837|
|45    |tanh_2D_1f__GCBM25               |           1|      1673|
|46    |tanh_2D_1f__GCBM26               |           1|      1358|
|47    |tanh_2D_1f__GCBM27               |           1|      1604|
|48    |tanh_2D_1f__GCBM28               |           1|       898|
|49    |tanh_2D_1f__GCBM29               |           1|      2108|
|50    |tanh_2D_1f__GCBM30               |           1|      1422|
|51    |tanh_2D_1f__GCBM31               |           1|      2085|
|52    |tanh_2D_1f__GCBM32               |           1|      1746|
|53    |tanh_2D_1f__GCBM33               |           1|      1527|
|54    |tanh_2D_1f__GCBM34               |           1|      2657|
|55    |tanh_2D_1f__GCBM35               |           1|       525|
|56    |tanh_2D_1f__GCBM36               |           1|      1062|
|57    |tanh_2D_1f__GCBM37               |           1|      2365|
|58    |tanh_2D_1f__GCBM38               |           1|       559|
|59    |tanh_2D_1f__GCBM39               |           1|       884|
|60    |tanh_2D_1f__GCBM40               |           1|      2275|
|61    |tanh_2D_1f__GCBM41               |           1|      2313|
|62    |tanh_2D_1f__GCBM42               |           1|      2131|
|63    |tanh_2D_1f__GCBM43               |           1|     25128|
|64    |tanh_2D_1f__parameterized0__GCB0 |           1|      1783|
|65    |tanh_2D_1f__parameterized0__GCB1 |           1|       713|
|66    |tanh_2D_1f__parameterized0__GCB2 |           1|      1789|
|67    |tanh_2D_1f__parameterized0__GCB3 |           1|       931|
|68    |tanh_2D_1f__parameterized0__GCB4 |           1|      1452|
|69    |tanh_2D_1f__parameterized0__GCB5 |           1|      5502|
|70    |FC_CNN__GB0                      |           1|     30464|
|71    |FC_CNN__GB1                      |           1|      7616|
|72    |FC_CNN__GB2                      |           1|     11424|
|73    |FC_CNN__GB3                      |           1|     15232|
|74    |FC_CNN__GB4                      |           1|     19040|
|75    |FC_CNN__GB5                      |           1|     22848|
|76    |FC_CNN__GB6                      |           1|     34272|
|77    |FC_CNN__GB7                      |           1|      7616|
|78    |FC_CNN__GB8                      |           1|      7616|
|79    |FC_CNN__GB9                      |           1|     11424|
|80    |FC_CNN__GB10                     |           1|     11424|
|81    |FC_CNN__GB11                     |           1|     15232|
|82    |FC_CNN__GB12                     |           1|     19040|
|83    |FC_CNN__GB13                     |           1|     30464|
|84    |FC_CNN__GB14                     |           1|     11424|
|85    |FC_CNN__GB15                     |           1|     11424|
|86    |FC_CNN__GB16                     |           1|     30464|
|87    |FC_CNN__GB17                     |           1|      7616|
|88    |FC_CNN__GB18                     |           1|     17908|
|89    |FC_CNN__GB19                     |           1|      9018|
|90    |softmax_fn                       |          10|     22147|
|91    |softmax_max_index__GC0           |           1|      1695|
|92    |LeNet_CNN__GC0                   |           1|     32444|
|93    |tanh__1                          |           4|     16987|
+------+---------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:30:08 ; elapsed = 00:37:56 . Memory (MB): peak = 4584.863 ; gain = 4362.039
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:30:08 ; elapsed = 00:37:56 . Memory (MB): peak = 4584.863 ; gain = 4362.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |BasicConv                        |           2|      2045|
|2     |Conv1F__GCBM0                    |           1|     32184|
|3     |Conv1F__GCBM1                    |           1|      4960|
|4     |Conv1F__GCBM2                    |           1|     10912|
|5     |Conv1F__GCBM3                    |           1|     20832|
|6     |Conv1F__GCBM4                    |           1|     14880|
|7     |Conv1F__GCBM5                    |           1|     17856|
|8     |Conv1F__GCBM6                    |           1|     10495|
|9     |Conv1F__GCBM7                    |           1|      7107|
|10    |Conv1F__GCBM8                    |           1|      5094|
|11    |Conv1F__GCBM9                    |           1|      5844|
|12    |AvgLayer__GBM0                   |           1|     21972|
|13    |AvgLayer__GBM1                   |           1|     12106|
|14    |AvgLayer__GBM2                   |           1|     10378|
|15    |AvgLayer__GBM3                   |           1|      8689|
|16    |avg_3D__GC0                      |           1|        39|
|17    |Conv1F__parameterized0__GCB0     |           1|     31806|
|18    |Conv1F__parameterized0__GCB1     |           1|      3639|
|19    |AvgLayer__parameterized0         |           1|      8740|
|20    |tanh_2D_1f__GCBM0                |           1|      2410|
|21    |tanh_2D_1f__GCBM1                |           1|      1877|
|22    |tanh_2D_1f__GCBM2                |           1|      1746|
|23    |tanh_2D_1f__GCBM3                |           1|      1954|
|24    |tanh_2D_1f__GCBM4                |           1|      2390|
|25    |tanh_2D_1f__GCBM5                |           1|      2869|
|26    |tanh_2D_1f__GCBM6                |           1|      2502|
|27    |tanh_2D_1f__GCBM7                |           1|      2067|
|28    |tanh_2D_1f__GCBM8                |           1|      1867|
|29    |tanh_2D_1f__GCBM9                |           1|      1491|
|30    |tanh_2D_1f__GCBM10               |           1|      1783|
|31    |tanh_2D_1f__GCBM11               |           1|      2319|
|32    |tanh_2D_1f__GCBM12               |           1|       471|
|33    |tanh_2D_1f__GCBM13               |           1|      1834|
|34    |tanh_2D_1f__GCBM14               |           1|      1481|
|35    |tanh_2D_1f__GCBM15               |           1|      1408|
|36    |tanh_2D_1f__GCBM16               |           1|      1406|
|37    |tanh_2D_1f__GCBM17               |           1|      1917|
|38    |tanh_2D_1f__GCBM18               |           1|       459|
|39    |tanh_2D_1f__GCBM19               |           1|       613|
|40    |tanh_2D_1f__GCBM20               |           1|       804|
|41    |tanh_2D_1f__GCBM21               |           1|      2072|
|42    |tanh_2D_1f__GCBM22               |           1|      2037|
|43    |tanh_2D_1f__GCBM23               |           1|      1907|
|44    |tanh_2D_1f__GCBM24               |           1|       837|
|45    |tanh_2D_1f__GCBM25               |           1|      1673|
|46    |tanh_2D_1f__GCBM26               |           1|      1358|
|47    |tanh_2D_1f__GCBM27               |           1|      1604|
|48    |tanh_2D_1f__GCBM28               |           1|       898|
|49    |tanh_2D_1f__GCBM29               |           1|      2108|
|50    |tanh_2D_1f__GCBM30               |           1|      1422|
|51    |tanh_2D_1f__GCBM31               |           1|      2085|
|52    |tanh_2D_1f__GCBM32               |           1|      1746|
|53    |tanh_2D_1f__GCBM33               |           1|      1527|
|54    |tanh_2D_1f__GCBM34               |           1|      2657|
|55    |tanh_2D_1f__GCBM35               |           1|       525|
|56    |tanh_2D_1f__GCBM36               |           1|      1062|
|57    |tanh_2D_1f__GCBM37               |           1|      2365|
|58    |tanh_2D_1f__GCBM38               |           1|       559|
|59    |tanh_2D_1f__GCBM39               |           1|       884|
|60    |tanh_2D_1f__GCBM40               |           1|      2275|
|61    |tanh_2D_1f__GCBM41               |           1|      2313|
|62    |tanh_2D_1f__GCBM42               |           1|      2131|
|63    |tanh_2D_1f__GCBM43               |           1|     25128|
|64    |tanh_2D_1f__parameterized0__GCB0 |           1|      1783|
|65    |tanh_2D_1f__parameterized0__GCB1 |           1|       713|
|66    |tanh_2D_1f__parameterized0__GCB2 |           1|      1789|
|67    |tanh_2D_1f__parameterized0__GCB3 |           1|       931|
|68    |tanh_2D_1f__parameterized0__GCB4 |           1|      1452|
|69    |tanh_2D_1f__parameterized0__GCB5 |           1|      5502|
|70    |FC_CNN__GB0                      |           1|     30464|
|71    |FC_CNN__GB1                      |           1|      7616|
|72    |FC_CNN__GB2                      |           1|     11424|
|73    |FC_CNN__GB3                      |           1|     15232|
|74    |FC_CNN__GB4                      |           1|     19040|
|75    |FC_CNN__GB5                      |           1|     22848|
|76    |FC_CNN__GB6                      |           1|     34272|
|77    |FC_CNN__GB7                      |           1|      7616|
|78    |FC_CNN__GB8                      |           1|      7616|
|79    |FC_CNN__GB9                      |           1|     11424|
|80    |FC_CNN__GB10                     |           1|     11424|
|81    |FC_CNN__GB11                     |           1|     15232|
|82    |FC_CNN__GB12                     |           1|     19040|
|83    |FC_CNN__GB13                     |           1|     30464|
|84    |FC_CNN__GB14                     |           1|     11424|
|85    |FC_CNN__GB15                     |           1|     11424|
|86    |FC_CNN__GB16                     |           1|     30464|
|87    |FC_CNN__GB17                     |           1|      7616|
|88    |FC_CNN__GB18                     |           1|     17908|
|89    |FC_CNN__GB19                     |           1|      9018|
|90    |softmax_fn                       |          10|     22147|
|91    |softmax_max_index__GC0           |           1|      1695|
|92    |LeNet_CNN__GC0                   |           1|     32444|
|93    |tanh__1                          |           4|     16987|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[7] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[6] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[5] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[4] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[3] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[2] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[1] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder2/shift_cnt_reg[0] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[7] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[6] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[5] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[4] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[3] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[2] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[1] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder3/shift_cnt_reg[0] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[7] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[6] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[5] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[4] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[3] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[2] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[1] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/genblk1[0].adder4/shift_cnt_reg[0] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[31] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[30] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[29] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[28] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[27] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[26] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[25] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[24] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[23] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[22] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[21] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[20] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[19] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[18] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[17] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[16] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[15] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[14] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[13] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[12] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[11] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[10] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[9] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[8] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[7] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[6] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[5] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[4] ) is unused and will be removed from module LeNet_CNN.
WARNING: [Synth 8-3332] Sequential element (\tanh2/genblk1[0].tanh_2D_obj1/genblk1[0].tanh_obj1/output_data_reg[3] ) is unused and will be removed from module LeNet_CNN.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:31:55 ; elapsed = 00:39:45 . Memory (MB): peak = 4746.598 ; gain = 4523.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:32:05 ; elapsed = 00:39:55 . Memory (MB): peak = 4746.598 ; gain = 4523.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:32:07 ; elapsed = 00:39:57 . Memory (MB): peak = 4746.598 ; gain = 4523.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:32:19 ; elapsed = 00:40:09 . Memory (MB): peak = 4746.598 ; gain = 4523.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:32:19 ; elapsed = 00:40:09 . Memory (MB): peak = 4746.598 ; gain = 4523.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:34:43 ; elapsed = 00:42:33 . Memory (MB): peak = 4746.598 ; gain = 4523.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  8547|
|3     |CARRY8  |    36|
|4     |DSP48E2 |    70|
|5     |LUT1    |  2470|
|6     |LUT2    | 21458|
|7     |LUT3    | 15240|
|8     |LUT4    | 11632|
|9     |LUT5    | 11017|
|10    |LUT6    | 23431|
|11    |MUXF7   |     2|
|12    |FDRE    |  1044|
|13    |LD      |   488|
|14    |IBUF    |     1|
|15    |OBUF    |   356|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------+-----------------------+------+
|      |Instance                         |Module                 |Cells |
+------+---------------------------------+-----------------------+------+
|1     |top                              |                       | 95793|
|2     |  Layer2                         |FC_CNN__parameterized0 | 53966|
|3     |    pe                           |PE_FC_ANN              |   760|
|4     |      add                        |fp_add_117             |   392|
|5     |  softmax_instance               |softmax_max_index      | 16607|
|6     |    SL                           |softmaxLayer           | 16607|
|7     |      \genblk1[0].s              |softmax_fn             |  1675|
|8     |        \genblk1[0].add_12terms  |fp_add_106             |    24|
|9     |        \genblk1[0].add_23terms  |fp_add_107             |    34|
|10    |        \genblk1[0].add_34terms  |fp_add_108             |    13|
|11    |        \genblk1[0].add_45terms  |fp_add_109             |    43|
|12    |        \genblk1[0].add_56terms  |fp_add_110             |    57|
|13    |        \genblk1[0].add_67terms  |fp_add_111             |   696|
|14    |        \genblk1[0].mull_2       |fpmul_112              |    52|
|15    |        \genblk1[0].mull_3       |fpmul_113              |    93|
|16    |        \genblk1[0].mull_x2      |fpmul_114              |   122|
|17    |        \genblk1[0].mull_x3      |fpmul_115              |    95|
|18    |        \genblk1[0].mull_x4      |fpmul_116              |    67|
|19    |      \genblk1[1].s              |softmax_fn_0           |  1612|
|20    |        \genblk1[0].add_12terms  |fp_add_95              |    24|
|21    |        \genblk1[0].add_23terms  |fp_add_96              |    34|
|22    |        \genblk1[0].add_34terms  |fp_add_97              |    13|
|23    |        \genblk1[0].add_45terms  |fp_add_98              |    43|
|24    |        \genblk1[0].add_56terms  |fp_add_99              |    57|
|25    |        \genblk1[0].add_67terms  |fp_add_100             |   696|
|26    |        \genblk1[0].mull_2       |fpmul_101              |    52|
|27    |        \genblk1[0].mull_3       |fpmul_102              |    93|
|28    |        \genblk1[0].mull_x2      |fpmul_103              |   122|
|29    |        \genblk1[0].mull_x3      |fpmul_104              |    95|
|30    |        \genblk1[0].mull_x4      |fpmul_105              |    67|
|31    |      \genblk1[2].s              |softmax_fn_1           |  1670|
|32    |        \genblk1[0].add_12terms  |fp_add_84              |    24|
|33    |        \genblk1[0].add_23terms  |fp_add_85              |    34|
|34    |        \genblk1[0].add_34terms  |fp_add_86              |    13|
|35    |        \genblk1[0].add_45terms  |fp_add_87              |    43|
|36    |        \genblk1[0].add_56terms  |fp_add_88              |    57|
|37    |        \genblk1[0].add_67terms  |fp_add_89              |   696|
|38    |        \genblk1[0].mull_2       |fpmul_90               |    52|
|39    |        \genblk1[0].mull_3       |fpmul_91               |    93|
|40    |        \genblk1[0].mull_x2      |fpmul_92               |   122|
|41    |        \genblk1[0].mull_x3      |fpmul_93               |    95|
|42    |        \genblk1[0].mull_x4      |fpmul_94               |    67|
|43    |      \genblk1[3].s              |softmax_fn_2           |  1666|
|44    |        \genblk1[0].add_12terms  |fp_add_73              |    24|
|45    |        \genblk1[0].add_23terms  |fp_add_74              |    34|
|46    |        \genblk1[0].add_34terms  |fp_add_75              |    13|
|47    |        \genblk1[0].add_45terms  |fp_add_76              |    43|
|48    |        \genblk1[0].add_56terms  |fp_add_77              |    57|
|49    |        \genblk1[0].add_67terms  |fp_add_78              |   696|
|50    |        \genblk1[0].mull_2       |fpmul_79               |    52|
|51    |        \genblk1[0].mull_3       |fpmul_80               |    93|
|52    |        \genblk1[0].mull_x2      |fpmul_81               |   122|
|53    |        \genblk1[0].mull_x3      |fpmul_82               |    95|
|54    |        \genblk1[0].mull_x4      |fpmul_83               |    67|
|55    |      \genblk1[4].s              |softmax_fn_3           |  1668|
|56    |        \genblk1[0].add_12terms  |fp_add_62              |    24|
|57    |        \genblk1[0].add_23terms  |fp_add_63              |    34|
|58    |        \genblk1[0].add_34terms  |fp_add_64              |    13|
|59    |        \genblk1[0].add_45terms  |fp_add_65              |    43|
|60    |        \genblk1[0].add_56terms  |fp_add_66              |    57|
|61    |        \genblk1[0].add_67terms  |fp_add_67              |   696|
|62    |        \genblk1[0].mull_2       |fpmul_68               |    52|
|63    |        \genblk1[0].mull_3       |fpmul_69               |    93|
|64    |        \genblk1[0].mull_x2      |fpmul_70               |   122|
|65    |        \genblk1[0].mull_x3      |fpmul_71               |    95|
|66    |        \genblk1[0].mull_x4      |fpmul_72               |    67|
|67    |      \genblk1[5].s              |softmax_fn_4           |  1669|
|68    |        \genblk1[0].add_12terms  |fp_add_51              |    24|
|69    |        \genblk1[0].add_23terms  |fp_add_52              |    34|
|70    |        \genblk1[0].add_34terms  |fp_add_53              |    13|
|71    |        \genblk1[0].add_45terms  |fp_add_54              |    43|
|72    |        \genblk1[0].add_56terms  |fp_add_55              |    57|
|73    |        \genblk1[0].add_67terms  |fp_add_56              |   696|
|74    |        \genblk1[0].mull_2       |fpmul_57               |    52|
|75    |        \genblk1[0].mull_3       |fpmul_58               |    93|
|76    |        \genblk1[0].mull_x2      |fpmul_59               |   122|
|77    |        \genblk1[0].mull_x3      |fpmul_60               |    95|
|78    |        \genblk1[0].mull_x4      |fpmul_61               |    67|
|79    |      \genblk1[6].s              |softmax_fn_5           |  1669|
|80    |        \genblk1[0].add_12terms  |fp_add_40              |    24|
|81    |        \genblk1[0].add_23terms  |fp_add_41              |    34|
|82    |        \genblk1[0].add_34terms  |fp_add_42              |    13|
|83    |        \genblk1[0].add_45terms  |fp_add_43              |    43|
|84    |        \genblk1[0].add_56terms  |fp_add_44              |    57|
|85    |        \genblk1[0].add_67terms  |fp_add_45              |   696|
|86    |        \genblk1[0].mull_2       |fpmul_46               |    52|
|87    |        \genblk1[0].mull_3       |fpmul_47               |    93|
|88    |        \genblk1[0].mull_x2      |fpmul_48               |   122|
|89    |        \genblk1[0].mull_x3      |fpmul_49               |    95|
|90    |        \genblk1[0].mull_x4      |fpmul_50               |    67|
|91    |      \genblk1[7].s              |softmax_fn_6           |  1668|
|92    |        \genblk1[0].add_12terms  |fp_add_29              |    24|
|93    |        \genblk1[0].add_23terms  |fp_add_30              |    34|
|94    |        \genblk1[0].add_34terms  |fp_add_31              |    13|
|95    |        \genblk1[0].add_45terms  |fp_add_32              |    43|
|96    |        \genblk1[0].add_56terms  |fp_add_33              |    57|
|97    |        \genblk1[0].add_67terms  |fp_add_34              |   696|
|98    |        \genblk1[0].mull_2       |fpmul_35               |    52|
|99    |        \genblk1[0].mull_3       |fpmul_36               |    93|
|100   |        \genblk1[0].mull_x2      |fpmul_37               |   122|
|101   |        \genblk1[0].mull_x3      |fpmul_38               |    95|
|102   |        \genblk1[0].mull_x4      |fpmul_39               |    67|
|103   |      \genblk1[8].s              |softmax_fn_7           |  1671|
|104   |        \genblk1[0].add_12terms  |fp_add_18              |    24|
|105   |        \genblk1[0].add_23terms  |fp_add_19              |    34|
|106   |        \genblk1[0].add_34terms  |fp_add_20              |    13|
|107   |        \genblk1[0].add_45terms  |fp_add_21              |    43|
|108   |        \genblk1[0].add_56terms  |fp_add_22              |    57|
|109   |        \genblk1[0].add_67terms  |fp_add_23              |   696|
|110   |        \genblk1[0].mull_2       |fpmul_24               |    52|
|111   |        \genblk1[0].mull_3       |fpmul_25               |    93|
|112   |        \genblk1[0].mull_x2      |fpmul_26               |   122|
|113   |        \genblk1[0].mull_x3      |fpmul_27               |    95|
|114   |        \genblk1[0].mull_x4      |fpmul_28               |    67|
|115   |      \genblk1[9].s              |softmax_fn_8           |  1639|
|116   |        \genblk1[0].add_12terms  |fp_add                 |    24|
|117   |        \genblk1[0].add_23terms  |fp_add_9               |    34|
|118   |        \genblk1[0].add_34terms  |fp_add_10              |    13|
|119   |        \genblk1[0].add_45terms  |fp_add_11              |    43|
|120   |        \genblk1[0].add_56terms  |fp_add_12              |    57|
|121   |        \genblk1[0].add_67terms  |fp_add_13              |   696|
|122   |        \genblk1[0].mull_2       |fpmul                  |    52|
|123   |        \genblk1[0].mull_3       |fpmul_14               |    93|
|124   |        \genblk1[0].mull_x2      |fpmul_15               |   122|
|125   |        \genblk1[0].mull_x3      |fpmul_16               |    95|
|126   |        \genblk1[0].mull_x4      |fpmul_17               |    67|
+------+---------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:34:46 ; elapsed = 00:42:36 . Memory (MB): peak = 4746.598 ; gain = 4523.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71488 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:34:43 ; elapsed = 00:42:33 . Memory (MB): peak = 4746.598 ; gain = 4483.957
Synthesis Optimization Complete : Time (s): cpu = 00:34:46 ; elapsed = 00:42:38 . Memory (MB): peak = 4746.598 ; gain = 4523.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 10 inverter(s) to 320 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5281 instances were transformed.
  (CARRY4) => CARRY8: 4721 instances
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 70 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  LD => LDCE: 488 instances

INFO: [Common 17-83] Releasing license: Synthesis
1386 Infos, 305 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:35:47 ; elapsed = 00:43:37 . Memory (MB): peak = 4746.598 ; gain = 4511.254
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 4746.598 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4746.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 09 23:33:55 2020...
