

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Dec 17 12:24:23 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1930-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.830 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96  |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dense_1_input_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %dense_1_input_V)"   --->   Operation 5 'read' 'dense_1_input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [4/4] (3.34ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_1_input_V_read)"   --->   Operation 6 'call' 'call_ret' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.83>
ST_2 : Operation 7 [3/4] (3.83ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_1_input_V_read)"   --->   Operation 7 'call' 'call_ret' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.83>
ST_3 : Operation 8 [2/4] (3.83ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_1_input_V_read)"   --->   Operation 8 'call' 'call_ret' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.83>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_3_V), !map !84"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_2_V), !map !90"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_1_V), !map !96"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer2_out_0_V), !map !102"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %dense_1_input_V), !map !108"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !181"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !185"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %dense_1_input_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer2_out_0_V, i16* %layer2_out_1_V, i16* %layer2_out_2_V, i16* %layer2_out_3_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:34]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:35]   --->   Operation 19 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 16)" [firmware/myproject.cpp:37]   --->   Operation 20 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 4)" [firmware/myproject.cpp:38]   --->   Operation 21 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/4] (3.83ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"(i256 %dense_1_input_V_read)"   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_V_0_ret = extractvalue { i16, i16, i16, i16 } %call_ret, 0"   --->   Operation 23 'extractvalue' 'layer2_out_V_0_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer2_out_0_V, i16 %layer2_out_V_0_ret)"   --->   Operation 24 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_V_1_ret = extractvalue { i16, i16, i16, i16 } %call_ret, 1"   --->   Operation 25 'extractvalue' 'layer2_out_V_1_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer2_out_1_V, i16 %layer2_out_V_1_ret)"   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_out_V_2_ret = extractvalue { i16, i16, i16, i16 } %call_ret, 2"   --->   Operation 27 'extractvalue' 'layer2_out_V_2_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer2_out_2_V, i16 %layer2_out_V_2_ret)"   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out_V_3_ret = extractvalue { i16, i16, i16, i16 } %call_ret, 3"   --->   Operation 29 'extractvalue' 'layer2_out_V_3_ret' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer2_out_3_V, i16 %layer2_out_V_3_ret)"   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:58]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_1_input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_out_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_1_input_V_read (read         ) [ 01111]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
spectopmodule_ln0    (spectopmodule) [ 00000]
specinterface_ln0    (specinterface) [ 00000]
specinterface_ln34   (specinterface) [ 00000]
specpipeline_ln35    (specpipeline ) [ 00000]
write_ln37           (write        ) [ 00000]
write_ln38           (write        ) [ 00000]
call_ret             (call         ) [ 00000]
layer2_out_V_0_ret   (extractvalue ) [ 00000]
write_ln0            (write        ) [ 00000]
layer2_out_V_1_ret   (extractvalue ) [ 00000]
write_ln0            (write        ) [ 00000]
layer2_out_V_2_ret   (extractvalue ) [ 00000]
write_ln0            (write        ) [ 00000]
layer2_out_V_3_ret   (extractvalue ) [ 00000]
write_ln0            (write        ) [ 00000]
ret_ln58             (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_1_input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="const_size_in_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="const_size_out_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i256P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="dense_1_input_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="256" slack="0"/>
<pin id="48" dir="0" index="1" bw="256" slack="0"/>
<pin id="49" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_1_input_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln37_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="6" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln38_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln0_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="16" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln0_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="0" index="2" bw="16" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer2_out_V_0_ret_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_0_ret/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="layer2_out_V_1_ret_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_1_ret/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="layer2_out_V_2_ret_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_2_ret/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="layer2_out_V_3_ret_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="0"/>
<pin id="119" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_V_3_ret/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="dense_1_input_V_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="256" slack="1"/>
<pin id="124" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_input_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="42" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="46" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="110"><net_src comp="96" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="115"><net_src comp="96" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="120"><net_src comp="96" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="125"><net_src comp="46" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out_0_V | {4 }
	Port: layer2_out_1_V | {4 }
	Port: layer2_out_2_V | {4 }
	Port: layer2_out_3_V | {4 }
	Port: const_size_in_1 | {4 }
	Port: const_size_out_1 | {4 }
 - Input state : 
	Port: myproject : dense_1_input_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		layer2_out_V_0_ret : 1
		write_ln0 : 2
		layer2_out_V_1_ret : 1
		write_ln0 : 2
		layer2_out_V_2_ret : 1
		write_ln0 : 2
		layer2_out_V_3_ret : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                       |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   call   | grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96 |    55   |   1284  |   1684  |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   read   |               dense_1_input_V_read_read_fu_46               |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                    write_ln37_write_fu_52                   |    0    |    0    |    0    |
|          |                    write_ln38_write_fu_60                   |    0    |    0    |    0    |
|   write  |                    write_ln0_write_fu_68                    |    0    |    0    |    0    |
|          |                    write_ln0_write_fu_75                    |    0    |    0    |    0    |
|          |                    write_ln0_write_fu_82                    |    0    |    0    |    0    |
|          |                    write_ln0_write_fu_89                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                  layer2_out_V_0_ret_fu_102                  |    0    |    0    |    0    |
|extractvalue|                  layer2_out_V_1_ret_fu_107                  |    0    |    0    |    0    |
|          |                  layer2_out_V_2_ret_fu_112                  |    0    |    0    |    0    |
|          |                  layer2_out_V_3_ret_fu_117                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                             |    55   |   1284  |   1684  |
|----------|-------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dense_1_input_V_read_reg_122|   256  |
+----------------------------+--------+
|            Total           |   256  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96 |  p1  |   2  |  256 |   512  ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   512  ||  0.978  ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   55   |    -   |  1284  |  1684  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   55   |    0   |  1540  |  1693  |
+-----------+--------+--------+--------+--------+
