
---------- Begin Simulation Statistics ----------
final_tick                               2785834654500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55945                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704244                       # Number of bytes of host memory used
host_op_rate                                    56108                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46466.61                       # Real time elapsed on the host
host_tick_rate                               59953471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599555964                       # Number of instructions simulated
sim_ops                                    2607164900                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.785835                       # Number of seconds simulated
sim_ticks                                2785834654500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.605656                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              316461737                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           369673866                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         21056077                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        497117514                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          48218660                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       48556002                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          337342                       # Number of indirect misses.
system.cpu0.branchPred.lookups              633166432                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4032337                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801866                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14141360                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581825873                       # Number of branches committed
system.cpu0.commit.bw_lim_events             96749579                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419521                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      218538201                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379613819                       # Number of instructions committed
system.cpu0.commit.committedOps            2383420986                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4273069708                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557777                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.436653                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3235991223     75.73%     75.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    593297169     13.88%     89.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    144800501      3.39%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    125381827      2.93%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     49457320      1.16%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15991770      0.37%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7209661      0.17%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4190658      0.10%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     96749579      2.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4273069708                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48958553                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306550984                       # Number of committed integer instructions.
system.cpu0.commit.loads                    726015381                       # Number of loads committed
system.cpu0.commit.membars                    7608905                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608911      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1330200681     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729817239     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290525730     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383420986                       # Class of committed instruction
system.cpu0.commit.refs                    1020342997                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379613819                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383420986                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.337920                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.337920                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            984169285                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6925175                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           312284105                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2631873035                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1480951946                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1810217632                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14169926                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             22723094                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20562644                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  633166432                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                469011935                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2783538904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9564198                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2673877545                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 577                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3701                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               42170184                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113810                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1505443092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         364680397                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.480624                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4310071433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.621262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871041                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2378530897     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1443659824     33.50%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               306967965      7.12%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               136483024      3.17%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20983205      0.49%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17788152      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1846877      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3805988      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5501      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4310071433                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       65                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      30                       # number of floating regfile writes
system.cpu0.idleCycles                     1253276200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14358305                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               607083761                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.462476                       # Inst execution rate
system.cpu0.iew.exec_refs                  1141762611                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 328558070                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              717218232                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            812450890                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811023                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6502487                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           333178144                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2601921188                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            813204541                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         13939016                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2572917084                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2784708                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45942894                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14169926                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             53615757                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1191917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        69688492                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        20910                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        30805                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15299246                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     86435509                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     38850517                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         30805                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1544002                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12814303                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1139180919                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2548318582                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833368                       # average fanout of values written-back
system.cpu0.iew.wb_producers                949356434                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.458055                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2548486023                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3171790834                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1633325395                       # number of integer regfile writes
system.cpu0.ipc                              0.427731                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.427731                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612309      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1409732477     54.50%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19390840      0.75%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900761      0.23%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           818797596     31.65%     87.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          325422060     12.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2586856101                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           58                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   12126885                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004688                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2484645     20.49%     20.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 23096      0.19%     20.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1780859     14.69%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               7068810     58.29%     93.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               769471      6.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2591370615                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9496511413                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2548318524                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2820450826                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2590500670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2586856101                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420518                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      218500117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           601014                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           997                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52383581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4310071433                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600189                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.861690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2490863026     57.79%     57.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1247256640     28.94%     86.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          451400209     10.47%     97.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74930907      1.74%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28079224      0.65%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8054411      0.19%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7511363      0.17%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1456031      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             519622      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4310071433                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.464982                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         53579342                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        18943297                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           812450890                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          333178144                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2904                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5563347633                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9699906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              805414068                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525935827                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28391029                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1499088506                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              88114027                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               162671                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3236455467                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2623538003                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1690782918                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1810445165                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              62543718                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14169926                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            180706818                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               164847024                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               65                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3236455402                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        246950                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8953                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 79759465                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8942                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6778242123                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5240975124                       # The number of ROB writes
system.cpu0.timesIdled                       48548943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.237647                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27227726                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32322515                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2570578                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41164129                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3048381                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3066806                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           18425                       # Number of indirect misses.
system.cpu1.branchPred.lookups               50030702                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112231                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801582                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1733175                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41142117                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10037977                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23944326                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219942145                       # Number of instructions committed
system.cpu1.commit.committedOps             223743914                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    945779129                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.236571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.035654                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    863978240     91.35%     91.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38265134      4.05%     95.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14492394      1.53%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8163809      0.86%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5284115      0.56%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3386693      0.36%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1566545      0.17%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604222      0.06%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10037977      1.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    945779129                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481493                       # Number of function calls committed.
system.cpu1.commit.int_insts                213852394                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55661397                       # Number of loads committed
system.cpu1.commit.membars                    7603299                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603299      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132565082     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59462979     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21553030      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223743914                       # Class of committed instruction
system.cpu1.commit.refs                      81016021                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219942145                       # Number of Instructions Simulated
system.cpu1.committedOps                    223743914                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.351986                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.351986                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            787726430                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               849674                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25581483                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             256279637                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39707655                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                111024155                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1734754                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2164298                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9863222                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   50030702                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36918510                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    901956956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               608595                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     263090438                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5144314                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052269                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45527089                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30276107                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.274858                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         950056216                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.280923                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.734183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               780206160     82.12%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110681530     11.65%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37635066      3.96%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12395574      1.30%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3568347      0.38%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3936958      0.41%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632325      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     239      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           950056216                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        7129016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1864679                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44460677                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.251271                       # Inst execution rate
system.cpu1.iew.exec_refs                    85998455                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26144670                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              653118981                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60427694                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802275                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1358230                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27057055                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          247673800                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59853785                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1615128                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            240512700                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2332558                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             16223023                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1734754                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             23463118                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        91541                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         3085636                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27546                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1989                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2213                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4766297                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1702431                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1989                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       404413                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1460266                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                139054081                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239048036                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816018                       # average fanout of values written-back
system.cpu1.iew.wb_producers                113470617                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.249741                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239138832                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               305790588                       # number of integer regfile reads
system.cpu1.int_regfile_writes              167474889                       # number of integer regfile writes
system.cpu1.ipc                              0.229780                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.229780                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603401      3.14%      3.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145358480     60.03%     63.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855384      0.35%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704686      0.70%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64169052     26.50%     90.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22436813      9.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             242127828                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7257744                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029975                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 972140     13.39%     13.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 26602      0.37%     13.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1583025     21.81%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4170634     57.46%     93.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               505339      6.96%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             241782155                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1441977931                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239048024                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        271605485                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 236267994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                242127828                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405806                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23929885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           408343                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           356                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10881577                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    950056216                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.254856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.734870                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          800524448     84.26%     84.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97800954     10.29%     94.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31133662      3.28%     97.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7909420      0.83%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8638378      0.91%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1754347      0.18%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1303450      0.14%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             747113      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             244444      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      950056216                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.252958                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26008634                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4685795                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60427694                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27057055                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       957185232                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4614467552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              708490764                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156116395                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27582047                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44314022                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10854737                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               163560                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            324107476                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             253224218                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          177459256                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114453765                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              41735346                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1734754                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             81032322                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21342861                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       324107464                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30589                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53670598                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1183429158                       # The number of ROB reads
system.cpu1.rob.rob_writes                  499676464                       # The number of ROB writes
system.cpu1.timesIdled                         392307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         54031484                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             57294014                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           121603706                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             582223                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7007863                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     55864110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     111552226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4020591                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       394279                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    131957115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26749002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    263902699                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27143281                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           49243630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8114188                       # Transaction distribution
system.membus.trans_dist::CleanEvict         47573834                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6618112                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6618112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      49243632                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1807                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    167413961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              167413961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4094459520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4094459520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          55864197                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                55864197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            55864197                       # Request fanout histogram
system.membus.respLayer1.occupancy       289030154883                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        155287604818                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       808326000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   974559936.583944                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       468000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2090001000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2780984698500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4849956000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    412665402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       412665402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    412665402                       # number of overall hits
system.cpu0.icache.overall_hits::total      412665402                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     56346533                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      56346533                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     56346533                       # number of overall misses
system.cpu0.icache.overall_misses::total     56346533                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1287140445999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1287140445999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1287140445999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1287140445999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    469011935                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    469011935                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    469011935                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    469011935                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120139                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120139                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120139                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120139                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22843.294476                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22843.294476                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22843.294476                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22843.294476                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3442                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.338983                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52364079                       # number of writebacks
system.cpu0.icache.writebacks::total         52364079                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3982421                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3982421                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3982421                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3982421                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52364112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52364112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52364112                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52364112                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1187570481000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1187570481000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1187570481000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1187570481000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111648                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111648                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111648                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111648                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22679.091378                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22679.091378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22679.091378                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22679.091378                       # average overall mshr miss latency
system.cpu0.icache.replacements              52364079                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    412665402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      412665402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     56346533                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     56346533                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1287140445999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1287140445999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    469011935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    469011935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120139                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120139                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22843.294476                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22843.294476                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3982421                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3982421                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52364112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52364112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1187570481000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1187570481000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111648                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111648                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22679.091378                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22679.091378                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999982                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          465029356                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52364079                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.880694                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        990387981                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       990387981                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    879236567                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       879236567                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    879236567                       # number of overall hits
system.cpu0.dcache.overall_hits::total      879236567                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    136785807                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     136785807                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    136785807                       # number of overall misses
system.cpu0.dcache.overall_misses::total    136785807                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4178694558970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4178694558970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4178694558970                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4178694558970                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1016022374                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1016022374                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1016022374                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1016022374                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.134629                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.134629                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.134629                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.134629                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30549.182336                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30549.182336                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30549.182336                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30549.182336                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     47891311                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       238238                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1985495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2521                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.120590                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.501388                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74125997                       # number of writebacks
system.cpu0.dcache.writebacks::total         74125997                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     64124949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     64124949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     64124949                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     64124949                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     72660858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     72660858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     72660858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     72660858                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1734926804275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1734926804275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1734926804275                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1734926804275                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071515                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071515                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071515                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071515                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23877.048139                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23877.048139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23877.048139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23877.048139                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74125997                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    644654525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      644654525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     80847979                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     80847979                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2470315618000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2470315618000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    725502504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    725502504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30555.069509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30555.069509                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     27701569                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     27701569                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53146410                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53146410                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1231676011500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1231676011500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23175.149770                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23175.149770                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    234582042                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     234582042                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     55937828                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     55937828                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1708378940970                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1708378940970                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290519870                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290519870                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.192544                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.192544                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30540.673495                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30540.673495                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     36423380                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     36423380                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19514448                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19514448                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 503250792775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 503250792775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.067171                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067171                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25788.625575                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25788.625575                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3263                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3263                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2679                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17284000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17284000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.450858                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.450858                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6451.661068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6451.661068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2669                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2669                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001683                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001683                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        58050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        58050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5711                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5711                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       695500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       695500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028411                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4164.670659                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4164.670659                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3189.759036                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3189.759036                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330134                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471732                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471732                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129178637499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129178637499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387108                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387108                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87773.207010                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87773.207010                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471732                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471732                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127706905499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127706905499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387108                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387108                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86773.207010                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86773.207010                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996953                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          955708581                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74132293                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.891933                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996953                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999905                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999905                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2113804445                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2113804445                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            44998873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            63174016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              421884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              962188                       # number of demand (read+write) hits
system.l2.demand_hits::total                109556961                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           44998873                       # number of overall hits
system.l2.overall_hits::.cpu0.data           63174016                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             421884                       # number of overall hits
system.l2.overall_hits::.cpu1.data             962188                       # number of overall hits
system.l2.overall_hits::total               109556961                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           7365239                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10949823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             32110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           4016988                       # number of demand (read+write) misses
system.l2.demand_misses::total               22364160                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          7365239                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10949823                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            32110                       # number of overall misses
system.l2.overall_misses::.cpu1.data          4016988                       # number of overall misses
system.l2.overall_misses::total              22364160                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 627284064499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1052079051908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2842212992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 460328407969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2142533737368                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 627284064499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1052079051908                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2842212992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 460328407969                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2142533737368                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52364112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74123839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          453994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4979176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            131921121                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52364112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74123839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         453994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4979176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           131921121                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.140654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.147723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.070728                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.806758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169527                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.140654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.147723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.070728                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.806758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169527                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85168.188636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96081.831817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88514.886079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114595.415264                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95802.110939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85168.188636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96081.831817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88514.886079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114595.415264                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95802.110939                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3362944                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    112516                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.888585                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  33367219                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8114188                       # number of writebacks
system.l2.writebacks::total                   8114188                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         875292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         291825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1167496                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        875292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        291825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1167496                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      7364948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     10074531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        32022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3725163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21196664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      7364948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     10074531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        32022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3725163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     37065482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         58262146                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 553622154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 890878856380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2516750992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 398333625937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1845351387309                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 553622154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 890878856380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2516750992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 398333625937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3240762022688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5086113409997                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.140649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.135915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.070534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160677                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.140649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.135915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.070534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441644                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75169.865965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88428.816823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78594.434826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106930.522486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87058.576166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75169.865965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88428.816823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78594.434826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106930.522486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87433.424518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87297.048928                       # average overall mshr miss latency
system.l2.replacements                       80035030                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24947387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24947387                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24947387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24947387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    106381310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        106381310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    106381310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    106381310                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     37065482                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       37065482                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3240762022688                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3240762022688                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87433.424518                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87433.424518                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       516000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       577000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.939394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6292.682927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5545.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6204.301075                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1657000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       224500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1881500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.939394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20207.317073                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20409.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20231.182796                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16567410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           384344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16951754                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4417808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2554623                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6972431                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 416079757750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 282744762182                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  698824519932                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20985218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2938967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23924185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.210520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.869225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.291439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94182.399450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110679.643212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100226.810410                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       259303                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       105340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           364643                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4158505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2449283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6607788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 352017408480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 247246104156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 599263512636                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.833382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.276197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84649.990436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100946.319456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90690.487140                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      44998873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        421884                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           45420757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      7365239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        32110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7397349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 627284064499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2842212992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 630126277491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52364112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       453994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52818106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.140654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.070728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.140053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85168.188636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88514.886079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85182.715793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          291                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           379                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      7364948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        32022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      7396970                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 553622154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2516750992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 556138904992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.140649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.070534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.140046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75169.865965                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78594.434826                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75184.691163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     46606606                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       577844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47184450                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6532015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1462365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7994380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 635999294158                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 177583645787                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 813582939945                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53138621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2040209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      55178830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.122924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.716772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97366.477903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121435.924538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101769.360469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       615989                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       186485                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       802474                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5916026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1275880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7191906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 538861447900                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 151087521781                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 689948969681                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.111332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.625367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91085.037135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118418.285247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95934.091697                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          156                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           73                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               229                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1621                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          693                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2314                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     27335849                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9268405                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36604254                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1777                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          766                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2543                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.912212                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.904700                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.909949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16863.571252                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13374.321789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15818.605877                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          380                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          513                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1241                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          560                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1801                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     25361348                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     11539929                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     36901277                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.698368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.731070                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.708219                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20436.219178                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20607.016071                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20489.326485                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999970                       # Cycle average of tags in use
system.l2.tags.total_refs                   296747494                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  80035766                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.707686                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.139170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.278422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.341916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.367975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.842444                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.019975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.372538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2186055590                       # Number of tag accesses
system.l2.tags.data_accesses               2186055590                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     471356672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     645691200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2049472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     238686976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2217367168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3575151488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    471356672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2049472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     473406144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    519308032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       519308032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        7364948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       10088925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          32023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3729484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     34646362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            55861742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8114188                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8114188                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        169197648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        231776570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           735676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85678802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    795943566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1283332262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    169197648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       735676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169933324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186410213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186410213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186410213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       169197648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       231776570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          735676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85678802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    795943566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1469742475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7086788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   7364948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8993270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     32023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3617012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  34431167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018934178500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       432557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       432557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            90547876                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6683276                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    55861744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8114188                       # Number of write requests accepted
system.mem_ctrls.readBursts                  55861744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8114188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1423324                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1027400                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2129207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2094433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2149397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2402998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6091233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          11281014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2613629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2280936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2255218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2189348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2218845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3164911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3485517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2999894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2153151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4928687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            398915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            423120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            415715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            409481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            442293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            463412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            458863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            455559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            432336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           422316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           531615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           564759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           423167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           431467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           410499                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2099816285996                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               272192090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3120536623496                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38572.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57322.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 43056613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4317862                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              55861744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8114188                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14802268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7154992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5075859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3520563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2828294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2705456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2623498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2529310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2190545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1785687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1783009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3219751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1482105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 814598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 678339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 562042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 417310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 227576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  28239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  52037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 184250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 293599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 353159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 385660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 403330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 414456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 421628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 429701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 438946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 457817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 442950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 440645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 430169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 419430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 415844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 414707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  22834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  28532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  32270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  34204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  34658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  34232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  33997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  33400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  32827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  32160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  31368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  30756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  29967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  29442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  31405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14150697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.262690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.652503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.601511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5599623     39.57%     39.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3744629     26.46%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1085527      7.67%     73.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       669524      4.73%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       991385      7.01%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       343565      2.43%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       308265      2.18%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       139266      0.98%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1268913      8.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14150697                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       432557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     125.852549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.059331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1242.992126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       432556    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        432557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       432557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.383399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           362684     83.85%     83.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             9830      2.27%     86.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            38779      8.97%     95.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12651      2.92%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4981      1.15%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2118      0.49%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              950      0.22%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              354      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              126      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               61      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        432557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3484058752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                91092736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               453552256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3575151616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            519308032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1250.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1283.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2785834642500                       # Total gap between requests
system.mem_ctrls.avgGap                      43545.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    471356672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    575569280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2049472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    231488768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2203594560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    453552256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 169197648.266242444515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 206605686.044674068689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 735676.109380525304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 83094941.627663642168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 790999766.063108325005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162806595.598690807819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      7364948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     10088925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        32023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3729484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     34646364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8114188                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 250214543882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 483314531483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1168817278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 243956194278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2141882536575                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 67695759529044                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33973.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47905.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36499.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65412.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61821.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8342887.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35368918200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18799025850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        167044376940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19166367960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     219911430960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1205295771450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      54774673920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1720360565280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.538648                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130918881560                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  93024919500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2561890853440                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          65667058380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34902869265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        221645927580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17826487920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     219911430960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1228381076400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35334417120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1823669267625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.622221                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  77694026285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  93024919500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2615115708715                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27463018297.619049                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   128868461128.643204                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     92.86%     92.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.38%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9.5e+11-1e+12            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 985820459000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   478941117500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2306893537000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36456397                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36456397                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36456397                       # number of overall hits
system.cpu1.icache.overall_hits::total       36456397                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       462113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        462113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       462113                       # number of overall misses
system.cpu1.icache.overall_misses::total       462113                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8847815500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8847815500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8847815500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8847815500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36918510                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36918510                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36918510                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36918510                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012517                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012517                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012517                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012517                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19146.432799                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19146.432799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19146.432799                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19146.432799                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       453962                       # number of writebacks
system.cpu1.icache.writebacks::total           453962                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8119                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8119                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8119                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8119                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       453994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       453994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       453994                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       453994                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8238128500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8238128500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8238128500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8238128500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012297                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012297                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012297                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012297                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18145.897303                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18145.897303                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18145.897303                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18145.897303                       # average overall mshr miss latency
system.cpu1.icache.replacements                453962                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36456397                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36456397                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       462113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       462113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8847815500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8847815500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36918510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36918510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012517                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012517                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19146.432799                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19146.432799                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8119                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8119                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       453994                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       453994                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8238128500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8238128500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012297                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18145.897303                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18145.897303                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995982                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36908501                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           453962                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.303063                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348558000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995982                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999874                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         74291014                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        74291014                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     63111646                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        63111646                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     63111646                       # number of overall hits
system.cpu1.dcache.overall_hits::total       63111646                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14859070                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14859070                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14859070                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14859070                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1522856691613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1522856691613                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1522856691613                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1522856691613                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77970716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77970716                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77970716                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77970716                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190572                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190572                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190572                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190572                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102486.675923                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102486.675923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102486.675923                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102486.675923                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7010853                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       608736                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           100466                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4160                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.783340                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   146.330769                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4979524                       # number of writebacks
system.cpu1.dcache.writebacks::total          4979524                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11235942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11235942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11235942                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11235942                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3623128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3623128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3623128                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3623128                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 359744693310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 359744693310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 359744693310                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 359744693310                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046468                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046468                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046468                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046468                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99291.190736                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99291.190736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99291.190736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99291.190736                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4979524                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     48074119                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       48074119                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8344022                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8344022                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 787994195000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 787994195000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56418141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56418141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147896                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147896                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94438.173221                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94438.173221                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6303498                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6303498                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2040524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2040524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 188437364000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 188437364000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036168                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036168                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92347.536221                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92347.536221                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15037527                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15037527                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6515048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6515048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 734862496613                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 734862496613                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21552575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21552575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.302286                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.302286                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112794.640441                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112794.640441                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4932444                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4932444                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1582604                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1582604                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 171307329310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 171307329310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073430                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073430                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108243.963310                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108243.963310                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6900500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6900500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.332640                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332640                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43128.125000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43128.125000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006237                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006237                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       506000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       506000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.240343                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.240343                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4517.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4517.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       394000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       394000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240343                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240343                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3517.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3517.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438265                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438265                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363317                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 123206018000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 123206018000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801582                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801582                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358618                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358618                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90372.245046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90372.245046                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363317                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363317                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 121842701000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 121842701000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358618                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89372.245046                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89372.245046                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.087843                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70534378                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4986322                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.145572                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348569500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.087843                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.940245                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.940245                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168532841                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168532841                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2785834654500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         107997682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33061575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    106976165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        71920842                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         62424761                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             371                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23936557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23936556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52818106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     55179577                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2543                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2543                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    157092302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    222384467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1361950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14946035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             395784754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6702604160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9487989440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     58109184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    637356544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            16886059328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       142473463                       # Total snoops (count)
system.tol2bus.snoopTraffic                 520148032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        274419173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.115050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              243241598     88.64%     88.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1               30783296     11.22%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 394279      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          274419173                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       263894879874                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      111230023173                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79269771887                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7482803104                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         681245490                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9009                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4721549720500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107473                       # Simulator instruction rate (inst/s)
host_mem_usage                                 762100                       # Number of bytes of host memory used
host_op_rate                                   108072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31978.93                       # Real time elapsed on the host
host_tick_rate                               60530960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3436886861                       # Number of instructions simulated
sim_ops                                    3456041198                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.935715                       # Number of seconds simulated
sim_ticks                                1935715066000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.524516                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53626014                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            57338991                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8745431                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118229561                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1462391                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1814317                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          351926                       # Number of indirect misses.
system.cpu0.branchPred.lookups              128147488                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       201732                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        285993                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7778878                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67844557                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25831366                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11708216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      202436926                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           400395387                       # Number of instructions committed
system.cpu0.commit.committedOps             405997508                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2777004077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.146200                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.896085                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2656421633     95.66%     95.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     50753451      1.83%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11528005      0.42%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     19777887      0.71%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4833095      0.17%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2268641      0.08%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3602120      0.13%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1987879      0.07%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25831366      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2777004077                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     28322                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2583679                       # Number of function calls committed.
system.cpu0.commit.int_insts                393426397                       # Number of committed integer instructions.
system.cpu0.commit.loads                    139796265                       # Number of loads committed
system.cpu0.commit.membars                    8506964                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8513468      2.10%      2.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       228527731     56.29%     58.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5551387      1.37%     59.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2676187      0.66%     60.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4336      0.00%     60.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         13009      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2168      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2202      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      140077868     34.50%     94.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20622545      5.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4390      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2201      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        405997508                       # Class of committed instruction
system.cpu0.commit.refs                     160707004                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  400395387                       # Number of Instructions Simulated
system.cpu0.committedOps                    405997508                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.113621                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.113621                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2441036006                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               981571                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            42554356                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             656756301                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               148311941                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                188774649                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7829570                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2389383                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             22960939                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  128147488                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 35315892                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2634443010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1298380                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         4295                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     800361421                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                9147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        51352                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17608786                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039446                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         165600908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          55088405                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.246367                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2808913105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.288201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.841511                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2369656876     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               268630617      9.56%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                57549824      2.05%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50248256      1.79%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                52455736      1.87%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5584862      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  434390      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  117757      0.00%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4234787      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2808913105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    24672                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   17696                       # number of floating regfile writes
system.cpu0.idleCycles                      439743483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8230366                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                80886357                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.175042                       # Inst execution rate
system.cpu0.iew.exec_refs                   262522224                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  21899838                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               61365799                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            221873776                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4476607                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1491748                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            23731118                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          602884548                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            240622386                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5129366                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            568650180                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                644874                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            780979708                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7829570                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            780557450                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10699765                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          524941                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6352                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5163                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          659                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82077511                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2820390                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5163                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3798328                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4432038                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                451834986                       # num instructions consuming a value
system.cpu0.iew.wb_count                    510996189                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765350                       # average fanout of values written-back
system.cpu0.iew.wb_producers                345811775                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157295                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     512815321                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               741373896                       # number of integer regfile reads
system.cpu0.int_regfile_writes              406430928                       # number of integer regfile writes
system.cpu0.ipc                              0.123250                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123250                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8569916      1.49%      1.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            288595547     50.30%     51.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7973792      1.39%     53.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2676727      0.47%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 47      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4336      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              13009      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            127      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2168      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2202      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           244205468     42.56%     96.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           21728934      3.79%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4790      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2482      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             573779545                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  29385                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              58557                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        28787                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             30200                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7712883                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013442                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2135460     27.69%     27.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10100      0.13%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    463      0.01%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5220023     67.68%     95.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               346613      4.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              206      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              18      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             572893127                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3965946909                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    510967402                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        799745989                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 587486322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                573779545                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           15398226                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      196887124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1820387                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3690010                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    118169509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2808913105                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.204271                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.717392                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2507085631     89.25%     89.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          158926992      5.66%     94.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           73489637      2.62%     97.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32212137      1.15%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23242304      0.83%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7722590      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4677061      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             861688      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             695065      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2808913105                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.176621                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13937047                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1798741                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           221873776                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           23731118                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  79648                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 21731                       # number of misc regfile writes
system.cpu0.numCycles                      3248656588                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   622774396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              864413561                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            313301132                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13219545                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               163671172                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             628932207                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1022058                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            827853741                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             619480997                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          492526641                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                194077453                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15422634                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7829570                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            652374309                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179225576                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            24787                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       827828954                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     926547040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4212846                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                123584208                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4299370                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3359196917                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1248791154                       # The number of ROB writes
system.cpu0.timesIdled                        5093087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                46950                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.696132                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56038314                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            61113062                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9307854                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        123958002                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2184192                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2682973                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          498781                       # Number of indirect misses.
system.cpu1.branchPred.lookups              135584885                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       351624                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        267952                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8233118                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  75002850                       # Number of branches committed
system.cpu1.commit.bw_lim_events             27069471                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       12414568                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      203444831                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           436935510                       # Number of instructions committed
system.cpu1.commit.committedOps             442878790                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2876535267                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.153963                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.908294                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2739961089     95.25%     95.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     59246787      2.06%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14781165      0.51%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21073294      0.73%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5788491      0.20%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2618100      0.09%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3928531      0.14%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2068339      0.07%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27069471      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2876535267                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    136002                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3842806                       # Number of function calls committed.
system.cpu1.commit.int_insts                429462492                       # Number of committed integer instructions.
system.cpu1.commit.loads                    147672269                       # Number of loads committed
system.cpu1.commit.membars                    8998181                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      9029555      2.04%      2.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       252034308     56.91%     58.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5858945      1.32%     60.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2926957      0.66%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20916      0.00%     60.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         62748      0.01%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10458      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10458      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      147919273     33.40%     94.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24973750      5.64%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20948      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10474      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        442878790                       # Class of committed instruction
system.cpu1.commit.refs                     172924445                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  436935510                       # Number of Instructions Simulated
system.cpu1.committedOps                    442878790                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.023495                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.023495                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2476429424                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1093246                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            45067773                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             695770516                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               193638453                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                207280972                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8317494                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2461049                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23249679                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  135584885                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 40596340                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2684391308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1748005                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         7367                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     839803820                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles               11664                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        58355                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18803398                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038675                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         215045629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          58222506                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.239550                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2908916022                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.291952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.848650                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2448238638     84.16%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               281660187      9.68%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                61727325      2.12%     95.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51863274      1.78%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53766933      1.85%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 6117117      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  618845      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  197776      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4725927      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2908916022                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   115430                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   83856                       # number of floating regfile writes
system.cpu1.idleCycles                      596833803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8695296                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                88032845                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.172828                       # Inst execution rate
system.cpu1.iew.exec_refs                   275255401                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26215498                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               61244875                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            230217153                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4749489                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1768471                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            28107232                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          640797715                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            249039903                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5475487                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            605891482                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                659697                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            774594241                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8317494                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            774194213                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10683110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1028584                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7587                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6635                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          472                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     82544884                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2855056                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6635                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4057880                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4637416                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                471339892                       # num instructions consuming a value
system.cpu1.iew.wb_count                    547750321                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765445                       # average fanout of values written-back
system.cpu1.iew.wb_producers                360784991                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.156243                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     549635705                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               790489816                       # number of integer regfile reads
system.cpu1.int_regfile_writes              432024651                       # number of integer regfile writes
system.cpu1.ipc                              0.124634                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124634                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          9120093      1.49%      1.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            312161958     51.06%     52.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8222260      1.34%     53.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2930741      0.48%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 19      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20916      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              62748      0.01%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             63      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10458      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10458      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           252718766     41.34%     95.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           26076617      4.27%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          21226      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10646      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             611366969                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 136541                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             273078                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       136302                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            137122                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8128091                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013295                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2237003     27.52%     27.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 15512      0.19%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1690      0.02%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5442157     66.95%     94.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               431722      5.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             610238426                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4141325772                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    547614019                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        838584453                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 624562166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                611366969                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           16235549                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      197918925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1820799                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3820981                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    119257562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2908916022                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.210170                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.724110                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2584205381     88.84%     88.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          173758044      5.97%     94.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           78097403      2.68%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33761008      1.16%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24350484      0.84%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8186997      0.28%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4860509      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             938448      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             757748      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2908916022                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.174390                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14591479                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1911542                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           230217153                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           28107232                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 237281                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                104580                       # number of misc regfile writes
system.cpu1.numCycles                      3505749825                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   365596586                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              857393883                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            338946654                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13564627                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               209521949                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             620183508                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1028523                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            878383928                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             657937689                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          519256140                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                212360932                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15477105                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8317494                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            644094569                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               180309486                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           115487                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       878268441                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     977227195                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4460972                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                126151282                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4549927                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3495025654                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1325040574                       # The number of ROB writes
system.cpu1.timesIdled                        7033002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         70068346                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              6041193                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            78882960                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  3                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2594045                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    123237538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     243211746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6400966                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4183184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77622391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     68164291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155619127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       72347475                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          116299359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17472234                       # Transaction distribution
system.membus.trans_dist::WritebackClean          201                       # Transaction distribution
system.membus.trans_dist::CleanEvict        102535540                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           187226                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         110407                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6580125                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6573135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     116299357                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         26625                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    366084209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              366084209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8982075456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8982075456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           235756                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         123203740                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               123203740    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           123203740                       # Request fanout histogram
system.membus.respLayer1.occupancy       642747550435                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        341969644325                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31160                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15580                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19986841.335045                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   116505890.850723                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15580    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   6333393000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15580                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1624320078000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 311394988000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     30393678                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30393678                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     30393678                       # number of overall hits
system.cpu0.icache.overall_hits::total       30393678                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      4922204                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4922204                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      4922204                       # number of overall misses
system.cpu0.icache.overall_misses::total      4922204                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 337549550936                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 337549550936                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 337549550936                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 337549550936                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     35315882                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     35315882                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     35315882                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     35315882                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139376                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139376                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139376                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139376                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68576.912078                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68576.912078                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68576.912078                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68576.912078                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       178020                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3255                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.691244                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4572010                       # number of writebacks
system.cpu0.icache.writebacks::total          4572010                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       347856                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       347856                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       347856                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       347856                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4574348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4574348                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4574348                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4574348                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 311476520449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 311476520449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 311476520449                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 311476520449                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129527                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129527                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129527                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129527                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68092.003592                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68092.003592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68092.003592                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68092.003592                       # average overall mshr miss latency
system.cpu0.icache.replacements               4572010                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     30393678                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30393678                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      4922204                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4922204                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 337549550936                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 337549550936                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     35315882                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     35315882                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68576.912078                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68576.912078                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       347856                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       347856                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4574348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4574348                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 311476520449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 311476520449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129527                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129527                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68092.003592                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68092.003592                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.989836                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34968183                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4574380                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.644355                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.989836                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999682                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999682                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         75206112                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        75206112                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    140734570                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       140734570                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    140734570                       # number of overall hits
system.cpu0.dcache.overall_hits::total      140734570                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70871872                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70871872                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70871872                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70871872                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6574461739458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6574461739458                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6574461739458                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6574461739458                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    211606442                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    211606442                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    211606442                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    211606442                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.334923                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.334923                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.334923                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.334923                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92765.459045                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92765.459045                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92765.459045                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92765.459045                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    806322317                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       309915                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         11981694                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4132                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.296187                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.003630                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32604878                       # number of writebacks
system.cpu0.dcache.writebacks::total         32604878                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38110550                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38110550                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38110550                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38110550                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     32761322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     32761322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     32761322                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     32761322                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3371830133835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3371830133835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3371830133835                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3371830133835                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154822                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154822                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154822                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154822                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102921.064475                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102921.064475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102921.064475                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102921.064475                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32604810                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    130893152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      130893152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     62950349                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     62950349                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5902042295500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5902042295500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    193843501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    193843501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.324748                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.324748                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 93757.102054                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93757.102054                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     33899165                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     33899165                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29051184                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29051184                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3008116905500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3008116905500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103545.415068                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103545.415068                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9841418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9841418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7921523                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7921523                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 672419443958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 672419443958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     17762941                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     17762941                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.445958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.445958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84885.121707                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84885.121707                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4211385                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4211385                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3710138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3710138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 363713228335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 363713228335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.208870                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.208870                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98032.264119                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98032.264119                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2819437                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2819437                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        99323                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        99323                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4070116500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4070116500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2918760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2918760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.034029                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.034029                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40978.590055                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40978.590055                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        56219                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        56219                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        43104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        43104                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1439850000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1439850000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33404.092428                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33404.092428                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2803118                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2803118                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        57986                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        57986                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    520942000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    520942000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2861104                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2861104                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.020267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.020267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8983.927155                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8983.927155                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        57618                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        57618                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    463356000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    463356000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.020138                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.020138                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8041.861918                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8041.861918                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       839500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       839500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       807500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       807500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       179166                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         179166                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       106827                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       106827                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2110929467                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2110929467                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       285993                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       285993                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.373530                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.373530                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19760.261610                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19760.261610                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           13                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       106814                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       106814                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2003880468                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2003880468                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.373485                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.373485                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18760.466493                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18760.466493                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.893925                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          179543935                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32800214                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.473865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.893925                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996685                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996685                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        468144780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       468144780                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1638810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3157177                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2459538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3705364                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10960889                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1638810                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3157177                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2459538                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3705364                       # number of overall hits
system.l2.overall_hits::total                10960889                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2934928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29416729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4129465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29897312                       # number of demand (read+write) misses
system.l2.demand_misses::total               66378434                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2934928                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29416729                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4129465                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29897312                       # number of overall misses
system.l2.overall_misses::total              66378434                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 286172564421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3278132952271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 386588989420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3317991625192                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7268886131304                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 286172564421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3278132952271                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 386588989420                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3317991625192                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7268886131304                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4573738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32573906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6589003                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        33602676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77339323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4573738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32573906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6589003                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       33602676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77339323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.641691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.903076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.626721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.889730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.858275                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.641691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.903076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.626721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.889730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.858275                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 97505.821070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111437.711252                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93617.209353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110979.596600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109506.743279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 97505.821070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111437.711252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93617.209353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110979.596600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109506.743279                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             592609                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     18487                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.055444                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  56575059                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17472167                       # number of writebacks
system.l2.writebacks::total                  17472167                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          27306                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1214527                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          40794                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1289512                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2572139                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         27306                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1214527                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         40794                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1289512                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2572139                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2907622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     28202202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4088671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     28607800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63806295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2907622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     28202202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4088671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     28607800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     62762967                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        126569262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 255450088995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2910187793719                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 343195855992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2942596528985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6451430267691                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 255450088995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2910187793719                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 343195855992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2942596528985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5259236241632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 11710666509323                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.635721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.865791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.620530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.851355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825018                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.635721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.865791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.620530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.851355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.636545                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87855.329542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103190.091104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83938.242033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102859.937814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101109.620417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87855.329542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103190.091104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83938.242033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102859.937814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83795.213850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92523.779662                       # average overall mshr miss latency
system.l2.replacements                      186378508                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19102676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19102676                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           67                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             67                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19102743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19102743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           67                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           67                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53487094                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53487094                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          201                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            201                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53487295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53487295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          201                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          201                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     62762967                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       62762967                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5259236241632                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5259236241632                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83795.213850                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83795.213850                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8483                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1544                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10027                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         31774                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         19363                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              51137                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    100869500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     95766500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    196636000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        40257                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20907                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            61164                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.789279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.926149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.836064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3174.592434                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4945.850333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3845.278370                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          249                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          161                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             410                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        31525                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        19202                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         50727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    645458497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    394126992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1039585489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.783094                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.918448                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829360                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20474.496336                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20525.309447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20493.730932                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5653                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1297                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6950                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7926                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         9153                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            17079                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     32716500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     22188500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     54905000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        13579                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        10450                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          24029                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.583695                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875885                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.710766                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4127.744133                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2424.177865                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3214.766673                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          184                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data          118                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           302                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7742                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         9035                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16777                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    162085352                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    185028451                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    347113803                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.570145                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.864593                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.698198                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20935.850168                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20479.075927                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20689.861298                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           254957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           351596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                606553                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3410985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3656447                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7067432                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 354993061854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 373967670315                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  728960732169                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3665942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4008043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7673985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.930453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.912277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.920960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104073.474921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102276.245305                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103143.649938                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       244722                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       269757                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           514479                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3166263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3386690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6552953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 304682938918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 320407140383                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 625090079301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.863697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.853918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96227.931450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94607.755768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95390.594027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1638810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2459538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4098348                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2934928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4129465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7064393                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 286172564421                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 386588989420                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 672761553841                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4573738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6589003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11162741                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.641691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.626721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.632855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 97505.821070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93617.209353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95232.747363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        27306                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        40794                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         68100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2907622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4088671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6996293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 255450088995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 343195855992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 598645944987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.635721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.620530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87855.329542                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83938.242033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85566.162679                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2902220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3353768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6255988                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26005744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     26240865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        52246609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2923139890417                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2944023954877                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5867163845294                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28907964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29594633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58502597                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.899605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.886676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112403.624769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112192.336452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112297.505189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       969805                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1019755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1989560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25035939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     25221110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50257049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2605504854801                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2622189388602                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5227694243403                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.866057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.852219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104070.586480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103968.040606                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104019.124629                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3258                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2567                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5825                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        13147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        15328                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           28475                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     69793499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     63857745                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    133651244                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        16405                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        17895                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         34300                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.801402                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.856552                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.830175                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  5308.701529                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4166.084616                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  4693.634557                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1015                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          921                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1936                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        12132                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        14407                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        26539                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    235952442                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    280983961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    516936403                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.739531                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.805085                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.773732                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19448.767062                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19503.294301                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19478.367798                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999719                       # Cycle average of tags in use
system.l2.tags.total_refs                   206453817                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 186386251                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.107667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.322452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.766993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.683056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.840238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.939937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.447043                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.026298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.013129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.506985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1386781411                       # Number of tag accesses
system.l2.tags.data_accesses               1386781411                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     186092736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1809748736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     261684992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1836172416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3770140736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7863839616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    186092736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    261684992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     447777728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1118222976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1118222976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2907699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       28277324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4088828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       28690194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     58908449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           122872494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17472234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17472234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         96136430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        934925169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        135187764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        948575773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1947673396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4062498533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     96136430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    135187764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        231324194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      577679533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            577679533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      577679533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        96136430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       934925169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       135187764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       948575773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1947673396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4640178066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17084472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2907625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  27718954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4088774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  28138961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  58439293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000284086250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1061751                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1061751                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           187966112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16093732                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   122872492                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17472435                       # Number of write requests accepted
system.mem_ctrls.readBursts                 122872492                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17472435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1578885                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                387963                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5019504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5139853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7855821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5689325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6838532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          11265239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9333247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9154441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7503141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           8298132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7714865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11398884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7096654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5707444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7522528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5755999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            905847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            906720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1401877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            909801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1355967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1124220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1164025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            751811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            764275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1007606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           881058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1605470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1179021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           744912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1390527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           991340                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4943141923784                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               606468045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7217397092534                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40753.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59503.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        31                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 78349767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9350615                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             122872492                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17472435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12088440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14709663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14547669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                14411184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                13608551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                12323197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10560435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8579994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 6474857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4713798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3342293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2452492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1547416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 891311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 520741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 287648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 149001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  73404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  33155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 432107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 769400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 967622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1066149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1109323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1127095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1135406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1139846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1147539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1161123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1127482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1118582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1108599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1100927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1094299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1094709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 104956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  40593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     72                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50677691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.755258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.249870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.774087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15891940     31.36%     31.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     25206749     49.74%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4539996      8.96%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2019028      3.98%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1037562      2.05%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       542145      1.07%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       359539      0.71%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       258728      0.51%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       822004      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50677691                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1061751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     114.239116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.978839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.835595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         303520     28.59%     28.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       445059     41.92%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191       178080     16.77%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        69731      6.57%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        30463      2.87%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        15217      1.43%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         8758      0.82%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         4896      0.46%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2741      0.26%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1465      0.14%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          776      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          490      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          284      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          139      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           63      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           32      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           20      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1061751                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1061751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.084605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.473443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1015777     95.67%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            13082      1.23%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20508      1.93%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8556      0.81%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2797      0.26%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              759      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              214      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1061751                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7762790976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               101048640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1093406528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7863839488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1118235840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4010.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       564.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4062.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    577.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1935714987500                       # Total gap between requests
system.mem_ctrls.avgGap                      13792.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    186088000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1774013056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    261681536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1800893504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3740114880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1093406528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 96133983.388648167253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 916463939.946417689323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 135185978.864515393972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 930350512.651328444481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1932161889.780941486359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 564859233.264861106873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2907699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     28277324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4088828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     28690194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     58908447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17472435                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 134340284609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1737190749160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 173342679780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1752624819744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3419898559241                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48555380075656                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     46201.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61434.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42394.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61087.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58054.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2778970.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         188468311080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         100173264015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        435523199580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        44705170980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     152803191840.018158                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     874152838470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7185800160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1803011776125.258057                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        931.444823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11487095604                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64637780500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1859590189896                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         173370495480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          92148573330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        430513168680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        44475798960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152803191840.018158                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     876165730200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5490733440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1774967691930.258057                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        916.957110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7030485186                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64637780500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1864046800314                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43314                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21658                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8442654.631083                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   80514278.645021                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21658    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   5243359000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21658                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1752864052000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 182851014000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     33547252                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        33547252                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     33547252                       # number of overall hits
system.cpu1.icache.overall_hits::total       33547252                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      7049075                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       7049075                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      7049075                       # number of overall misses
system.cpu1.icache.overall_misses::total      7049075                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 455825127436                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 455825127436                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 455825127436                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 455825127436                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     40596327                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     40596327                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     40596327                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     40596327                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.173638                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.173638                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.173638                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.173638                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64664.530798                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64664.530798                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64664.530798                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64664.530798                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       531533                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5713                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    93.039209                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6587737                       # number of writebacks
system.cpu1.icache.writebacks::total          6587737                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       459687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       459687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       459687                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       459687                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6589388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6589388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6589388                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6589388                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 423965611947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 423965611947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 423965611947                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 423965611947                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.162315                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.162315                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.162315                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.162315                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64340.665923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64340.665923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64340.665923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64340.665923                       # average overall mshr miss latency
system.cpu1.icache.replacements               6587737                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     33547252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       33547252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      7049075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      7049075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 455825127436                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 455825127436                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     40596327                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     40596327                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.173638                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.173638                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64664.530798                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64664.530798                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       459687                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       459687                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6589388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6589388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 423965611947                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 423965611947                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.162315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.162315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64340.665923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64340.665923                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990188                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           40138532                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6589422                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.091359                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990188                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999693                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999693                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         87782044                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        87782044                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    149831603                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149831603                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    149831603                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149831603                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     73395668                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      73395668                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     73395668                       # number of overall misses
system.cpu1.dcache.overall_misses::total     73395668                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6674959815542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6674959815542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6674959815542                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6674959815542                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    223227271                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    223227271                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    223227271                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    223227271                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.328793                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.328793                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.328793                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.328793                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90944.874506                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90944.874506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90944.874506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90944.874506                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    802895658                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       324777                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11944236                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4409                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.220344                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.662282                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33691328                       # number of writebacks
system.cpu1.dcache.writebacks::total         33691328                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     39616507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     39616507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     39616507                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     39616507                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33779161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33779161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33779161                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33779161                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3416099196994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3416099196994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3416099196994                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3416099196994                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151322                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151322                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151322                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151322                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101130.374345                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101130.374345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101130.374345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101130.374345                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33691319                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    136734296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      136734296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     64545459                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     64545459                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5965370347000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5965370347000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    201279755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    201279755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.320675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.320675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 92421.224350                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92421.224350                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34831471                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34831471                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29713988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29713988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3030979379000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3030979379000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102005.135729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102005.135729                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     13097307                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13097307                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8850209                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8850209                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 709589468542                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 709589468542                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21947516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21947516                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80177.707503                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80177.707503                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4785036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4785036                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4065173                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4065173                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 385119817994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 385119817994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.185222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.185222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94736.390799                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94736.390799                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2960410                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2960410                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       142631                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       142631                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   8293467000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8293467000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      3103041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      3103041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.045965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.045965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 58146.314616                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 58146.314616                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        51841                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        51841                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        90790                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        90790                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5825067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5825067500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029258                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029258                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64159.791827                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64159.791827                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2973211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2973211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59963                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59963                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    519372000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    519372000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      3033174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      3033174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019769                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8661.541284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8661.541284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59931                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59931                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    459521000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    459521000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.019759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.019759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7667.500959                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7667.500959                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1174000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1174000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       171763                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         171763                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        96189                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        96189                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1599166951                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1599166951                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       267952                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       267952                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358978                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358978                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16625.258096                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16625.258096                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          736                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          736                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        95453                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        95453                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1476848952                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1476848952                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.356232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.356232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15472.001425                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15472.001425                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.890781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          189996430                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33880242                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.607883                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.890781                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996587                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996587                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        493143089                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       493143089                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1935715066000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70062534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36574910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58353157                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       168906389                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         90778825                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          196521                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        117437                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         313958                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7747263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7747264                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11163737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58898796                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        34301                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        34301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     13720096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98218104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19766130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    101368703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             233073033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    585327936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4171445888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    843311360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4306818688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9906903872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       277856880                       # Total snoops (count)
system.tol2bus.snoopTraffic                1148345600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        355318030                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              276423190     77.80%     77.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1               74555473     20.98%     98.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4203562      1.18%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 135805      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          355318030                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155268514162                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49296310519                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6871785420                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       50903763591                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9894030052                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           222087                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
