
ubuntu-preinstalled/rename.ul:     file format elf32-littlearm


Disassembly of section .init:

00000a84 <.init>:
 a84:	push	{r3, lr}
 a88:	bl	1110 <tcgetattr@plt+0x44c>
 a8c:	pop	{r3, pc}

Disassembly of section .plt:

00000a90 <strstr@plt-0x14>:
 a90:	push	{lr}		; (str lr, [sp, #-4]!)
 a94:	ldr	lr, [pc, #4]	; aa0 <strstr@plt-0x4>
 a98:	add	lr, pc, lr
 a9c:	ldr	pc, [lr, #8]!
 aa0:	andeq	r1, r1, r8, ror #8

00000aa4 <strstr@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #69632	; 0x11000
 aac:	ldr	pc, [ip, #1128]!	; 0x468

00000ab0 <strcmp@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #69632	; 0x11000
 ab8:	ldr	pc, [ip, #1120]!	; 0x460

00000abc <__cxa_finalize@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #69632	; 0x11000
 ac4:	ldr	pc, [ip, #1112]!	; 0x458

00000ac8 <fflush@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #69632	; 0x11000
 ad0:	ldr	pc, [ip, #1104]!	; 0x450

00000ad4 <free@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #69632	; 0x11000
 adc:	ldr	pc, [ip, #1096]!	; 0x448

00000ae0 <faccessat@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #69632	; 0x11000
 ae8:	ldr	pc, [ip, #1088]!	; 0x440

00000aec <ferror@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #69632	; 0x11000
 af4:	ldr	pc, [ip, #1080]!	; 0x438

00000af8 <_exit@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #69632	; 0x11000
 b00:	ldr	pc, [ip, #1072]!	; 0x430

00000b04 <dcgettext@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #69632	; 0x11000
 b0c:	ldr	pc, [ip, #1064]!	; 0x428

00000b10 <__stack_chk_fail@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #69632	; 0x11000
 b18:	ldr	pc, [ip, #1056]!	; 0x420

00000b1c <unlink@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #69632	; 0x11000
 b24:	ldr	pc, [ip, #1048]!	; 0x418

00000b28 <textdomain@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #69632	; 0x11000
 b30:	ldr	pc, [ip, #1040]!	; 0x410

00000b34 <err@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #69632	; 0x11000
 b3c:	ldr	pc, [ip, #1032]!	; 0x408

00000b40 <readlink@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #69632	; 0x11000
 b48:	ldr	pc, [ip, #1024]!	; 0x400

00000b4c <__fpending@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #69632	; 0x11000
 b54:	ldr	pc, [ip, #1016]!	; 0x3f8

00000b58 <puts@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #69632	; 0x11000
 b60:	ldr	pc, [ip, #1008]!	; 0x3f0

00000b64 <malloc@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #69632	; 0x11000
 b6c:	ldr	pc, [ip, #1000]!	; 0x3e8

00000b70 <__libc_start_main@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #69632	; 0x11000
 b78:	ldr	pc, [ip, #992]!	; 0x3e0

00000b7c <__gmon_start__@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #69632	; 0x11000
 b84:	ldr	pc, [ip, #984]!	; 0x3d8

00000b88 <rename@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #69632	; 0x11000
 b90:	ldr	pc, [ip, #976]!	; 0x3d0

00000b94 <getopt_long@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #69632	; 0x11000
 b9c:	ldr	pc, [ip, #968]!	; 0x3c8

00000ba0 <exit@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #69632	; 0x11000
 ba8:	ldr	pc, [ip, #960]!	; 0x3c0

00000bac <strlen@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #69632	; 0x11000
 bb4:	ldr	pc, [ip, #952]!	; 0x3b8

00000bb8 <strchr@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #69632	; 0x11000
 bc0:	ldr	pc, [ip, #944]!	; 0x3b0

00000bc4 <warnx@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #69632	; 0x11000
 bcc:	ldr	pc, [ip, #936]!	; 0x3a8

00000bd0 <__errno_location@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #69632	; 0x11000
 bd8:	ldr	pc, [ip, #928]!	; 0x3a0

00000bdc <__cxa_atexit@plt>:
 bdc:			; <UNDEFINED> instruction: 0xe7fd4778
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #69632	; 0x11000
 be8:	ldr	pc, [ip, #916]!	; 0x394

00000bec <putchar@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #69632	; 0x11000
 bf4:	ldr	pc, [ip, #908]!	; 0x38c

00000bf8 <fgetc@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #69632	; 0x11000
 c00:	ldr	pc, [ip, #900]!	; 0x384

00000c04 <__printf_chk@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #69632	; 0x11000
 c0c:	ldr	pc, [ip, #892]!	; 0x37c

00000c10 <__fprintf_chk@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #69632	; 0x11000
 c18:	ldr	pc, [ip, #884]!	; 0x374

00000c1c <access@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #69632	; 0x11000
 c24:	ldr	pc, [ip, #876]!	; 0x36c

00000c28 <fclose@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #69632	; 0x11000
 c30:	ldr	pc, [ip, #868]!	; 0x364

00000c34 <rpmatch@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #69632	; 0x11000
 c3c:	ldr	pc, [ip, #860]!	; 0x35c

00000c40 <setlocale@plt>:
 c40:	add	ip, pc, #0, 12
 c44:	add	ip, ip, #69632	; 0x11000
 c48:	ldr	pc, [ip, #852]!	; 0x354

00000c4c <strrchr@plt>:
 c4c:	add	ip, pc, #0, 12
 c50:	add	ip, ip, #69632	; 0x11000
 c54:	ldr	pc, [ip, #844]!	; 0x34c

00000c58 <warn@plt>:
 c58:	add	ip, pc, #0, 12
 c5c:	add	ip, ip, #69632	; 0x11000
 c60:	ldr	pc, [ip, #836]!	; 0x344

00000c64 <fputc@plt>:
 c64:	add	ip, pc, #0, 12
 c68:	add	ip, ip, #69632	; 0x11000
 c6c:	ldr	pc, [ip, #828]!	; 0x33c

00000c70 <symlink@plt>:
 c70:	add	ip, pc, #0, 12
 c74:	add	ip, ip, #69632	; 0x11000
 c78:	ldr	pc, [ip, #820]!	; 0x334

00000c7c <bindtextdomain@plt>:
 c7c:	add	ip, pc, #0, 12
 c80:	add	ip, ip, #69632	; 0x11000
 c84:	ldr	pc, [ip, #812]!	; 0x32c

00000c88 <__fpurge@plt>:
 c88:	add	ip, pc, #0, 12
 c8c:	add	ip, ip, #69632	; 0x11000
 c90:	ldr	pc, [ip, #804]!	; 0x324

00000c94 <isatty@plt>:
 c94:	add	ip, pc, #0, 12
 c98:	add	ip, ip, #69632	; 0x11000
 c9c:	ldr	pc, [ip, #796]!	; 0x31c

00000ca0 <fputs@plt>:
 ca0:	add	ip, pc, #0, 12
 ca4:	add	ip, ip, #69632	; 0x11000
 ca8:	ldr	pc, [ip, #788]!	; 0x314

00000cac <abort@plt>:
 cac:	add	ip, pc, #0, 12
 cb0:	add	ip, ip, #69632	; 0x11000
 cb4:	ldr	pc, [ip, #780]!	; 0x30c

00000cb8 <__lxstat64@plt>:
 cb8:	add	ip, pc, #0, 12
 cbc:	add	ip, ip, #69632	; 0x11000
 cc0:	ldr	pc, [ip, #772]!	; 0x304

00000cc4 <tcgetattr@plt>:
 cc4:	add	ip, pc, #0, 12
 cc8:	add	ip, ip, #69632	; 0x11000
 ccc:	ldr	pc, [ip, #764]!	; 0x2fc

Disassembly of section .text:

00000cd0 <.text>:
     cd0:	blmi	ff59382c <tcgetattr@plt+0xff592b68>
     cd4:	push	{r1, r3, r4, r5, r6, sl, lr}
     cd8:			; <UNDEFINED> instruction: 0x46884ff0
     cdc:			; <UNDEFINED> instruction: 0xb09949d4
     ce0:	pkhtbmi	r5, r1, r3, asr #17
     ce4:	ldrbtmi	r4, [r9], #-3539	; 0xfffff22d
     ce8:	ldmdavs	fp, {r1, r2, sp}
     cec:			; <UNDEFINED> instruction: 0xf04f9317
     cf0:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
     cf4:	svc	0x00a4f7ff
     cf8:	strcs	r4, [r0], #-2511	; 0xfffff631
     cfc:			; <UNDEFINED> instruction: 0xf8df4628
     d00:	ldrbtmi	fp, [r9], #-828	; 0xfffffcc4
     d04:	teqge	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
     d08:	svc	0x00b8f7ff
     d0c:			; <UNDEFINED> instruction: 0xf7ff4628
     d10:	stmiami	ip, {r2, r3, r8, r9, sl, fp, sp, lr, pc}^
     d14:			; <UNDEFINED> instruction: 0x462544fb
     d18:			; <UNDEFINED> instruction: 0x46264478
     d1c:	ldc2	0, cr15, [r0]
     d20:	bmi	ff293c4c <tcgetattr@plt+0xff292f88>
     d24:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
     d28:	blmi	ff265948 <tcgetattr@plt+0xff264c84>
     d2c:	strls	r4, [r5], #-1146	; 0xfffffb86
     d30:	andls	r4, r7, #2063597568	; 0x7b000000
     d34:	strcs	r4, [r0, -r1, asr #12]
     d38:			; <UNDEFINED> instruction: 0x4648465a
     d3c:	movwls	r9, #18176	; 0x4700
     d40:	svc	0x0028f7ff
     d44:	mcrrne	11, 0, r9, r1, cr4
     d48:	ldmdacc	r6, {r0, r1, r2, r6, ip, lr, pc}^
     d4c:	vadd.i8	d2, d0, d16
     d50:	ldm	pc, {r5, r8, pc}^	; <UNPREDICTABLE>
     d54:	eoreq	pc, pc, r0, lsl r0	; <UNPREDICTABLE>
     d58:	tsteq	lr, lr, lsl r1
     d5c:	tsteq	lr, lr, lsl r1
     d60:	tsteq	lr, lr, lsl r1
     d64:	tsteq	lr, lr, lsl r1
     d68:	tsteq	lr, lr, lsl r1
     d6c:	tsteq	lr, lr, lsl r1
     d70:	tsteq	lr, lr, lsl r1
     d74:	tsteq	lr, lr, lsl r1
     d78:	addseq	r0, r2, lr, lsl r1
     d7c:	tsteq	lr, ip, lsr #32
     d80:	tsteq	lr, lr, lsl r1
     d84:	eoreq	r0, r9, lr, lsl r1
     d88:	tsteq	lr, r3, lsr #32
     d8c:	tsteq	lr, lr, lsl r1
     d90:	tsteq	lr, r6, lsr #32
     d94:	eoreq	r0, r1, lr, lsl r1
     d98:	strb	r2, [fp, r1, lsl #12]
     d9c:	strcs	r2, [r1, #-1024]	; 0xfffffc00
     da0:	bls	1facc8 <tcgetattr@plt+0x1fa004>
     da4:	strb	r9, [r5, r6, lsl #4]
     da8:	andls	r2, r5, #268435456	; 0x10000000
     dac:	strcs	lr, [r1], #-1986	; 0xfffff83e
     db0:	ldr	r2, [pc, r0, lsl #10]!
     db4:	andcs	r4, r5, #2736128	; 0x29c000
     db8:	ldrbtmi	r2, [r9], #-0
     dbc:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     dc0:	blmi	fe99385c <tcgetattr@plt+0xfe992b98>
     dc4:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
     dc8:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     dcc:	andcs	r4, r1, r1, lsl #12
     dd0:	svc	0x0018f7ff
     dd4:			; <UNDEFINED> instruction: 0xf7ff2000
     dd8:	blmi	fe87c970 <tcgetattr@plt+0xfe87bcac>
     ddc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     de0:	bl	fea5ae50 <tcgetattr@plt+0xfea5a18c>
     de4:			; <UNDEFINED> instruction: 0xf1b90902
     de8:	bl	2049f8 <tcgetattr@plt+0x203d34>
     dec:	vcgt.u8	d16, d16, d2
     df0:			; <UNDEFINED> instruction: 0xf858810c
     df4:			; <UNDEFINED> instruction: 0xf8d3a022
     df8:	movwls	fp, #16388	; 0x4004
     dfc:			; <UNDEFINED> instruction: 0x46594650
     e00:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     e04:			; <UNDEFINED> instruction: 0xf0002800
     e08:			; <UNDEFINED> instruction: 0xf8df80f2
     e0c:	blls	121774 <tcgetattr@plt+0x120ab0>
     e10:			; <UNDEFINED> instruction: 0xf8c844f8
     e14:	stccs	0, cr7, [r0], {-0}
     e18:	sbcshi	pc, r1, r0, asr #32
     e1c:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}
     e20:	streq	pc, [r8, -r3, lsl #2]
     e24:			; <UNDEFINED> instruction: 0xf04f4659
     e28:	strbmi	r0, [fp], r0, lsl #16
     e2c:			; <UNDEFINED> instruction: 0x462646b1
     e30:	strbmi	r9, [fp], -r5, lsl #24
     e34:	blcs	13ef98 <tcgetattr@plt+0x13e2d4>
     e38:			; <UNDEFINED> instruction: 0x96024650
     e3c:	strls	r9, [r1, #-1024]	; 0xfffffc00
     e40:	tstls	r4, r6, lsl #24
     e44:	ldrbmi	r4, [pc, #-1952]	; 6ac <strstr@plt-0x3f8>
     e48:	b	1227260 <tcgetattr@plt+0x122659c>
     e4c:	mvnle	r0, r0, lsl #16
     e50:	svceq	0x0003f1b8
     e54:	blmi	fe136e98 <tcgetattr@plt+0xfe1361d4>
     e58:			; <UNDEFINED> instruction: 0xf853447b
     e5c:	bmi	fe0c0f04 <tcgetattr@plt+0xfe0c0240>
     e60:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
     e64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     e68:	subsmi	r9, sl, r7, lsl fp
     e6c:	sbchi	pc, fp, r0, asr #32
     e70:	pop	{r0, r3, r4, ip, sp, pc}
     e74:	strdcs	r8, [r0], #-240	; 0xffffff10
     e78:	blmi	1f7ae44 <tcgetattr@plt+0x1f7a180>
     e7c:	ldmdbmi	sp!, {r0, r2, r9, sp}^
     e80:			; <UNDEFINED> instruction: 0xf85a2000
     e84:	ldrbtmi	r3, [r9], #-3
     e88:			; <UNDEFINED> instruction: 0xf7ff681c
     e8c:			; <UNDEFINED> instruction: 0x4621ee3c
     e90:	svc	0x0006f7ff
     e94:	andcs	r4, r5, #120, 18	; 0x1e0000
     e98:	ldrbtmi	r2, [r9], #-0
     e9c:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     ea0:	tstcs	r1, sp, ror #22
     ea4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     ea8:			; <UNDEFINED> instruction: 0x4602681b
     eac:			; <UNDEFINED> instruction: 0xf7ff4620
     eb0:			; <UNDEFINED> instruction: 0x4621eeb0
     eb4:			; <UNDEFINED> instruction: 0xf7ff200a
     eb8:	ldmdbmi	r0!, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
     ebc:	andcs	r2, r0, r5, lsl #4
     ec0:			; <UNDEFINED> instruction: 0xf7ff4479
     ec4:	strtmi	lr, [r1], -r0, lsr #28
     ec8:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ecc:	andcs	r4, r5, #108, 18	; 0x1b0000
     ed0:	ldrbtmi	r2, [r9], #-0
     ed4:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
     ed8:			; <UNDEFINED> instruction: 0xf7ff4621
     edc:	stmdbmi	r9!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
     ee0:	andcs	r2, r0, r5, lsl #4
     ee4:			; <UNDEFINED> instruction: 0xf7ff4479
     ee8:	strtmi	lr, [r1], -lr, lsl #28
     eec:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
     ef0:	andcs	r4, r5, #1654784	; 0x194000
     ef4:	ldrbtmi	r2, [r9], #-0
     ef8:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     efc:			; <UNDEFINED> instruction: 0xf7ff4621
     f00:	stmdbmi	r2!, {r4, r6, r7, r9, sl, fp, sp, lr, pc}^
     f04:	andcs	r2, r0, r5, lsl #4
     f08:			; <UNDEFINED> instruction: 0xf7ff4479
     f0c:			; <UNDEFINED> instruction: 0x4621edfc
     f10:	mcr	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     f14:	andcs	r4, r5, #1540096	; 0x178000
     f18:	ldrbtmi	r2, [r9], #-0
     f1c:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     f20:			; <UNDEFINED> instruction: 0xf7ff4621
     f24:	ldmdbmi	fp, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
     f28:	andcs	r2, r0, r5, lsl #4
     f2c:			; <UNDEFINED> instruction: 0xf7ff4479
     f30:	strtmi	lr, [r1], -sl, ror #27
     f34:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     f38:	andcs	r4, sl, r1, lsr #12
     f3c:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
     f40:	andcs	r4, r5, #1392640	; 0x154000
     f44:	ldrbtmi	r2, [r9], #-0
     f48:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     f4c:	andcs	r4, r5, #1359872	; 0x14c000
     f50:			; <UNDEFINED> instruction: 0x46034479
     f54:	movwls	r2, #16384	; 0x4000
     f58:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
     f5c:	bmi	14534a4 <tcgetattr@plt+0x14527e0>
     f60:	tstls	r0, r9, ror r4
     f64:	ldrbtmi	r4, [sl], #-2384	; 0xfffff6b0
     f68:	ldrbtmi	r9, [r9], #-2820	; 0xfffff4fc
     f6c:	andcs	r9, r1, r1
     f70:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     f74:	andcs	r4, r5, #1261568	; 0x134000
     f78:	ldrbtmi	r2, [r9], #-0
     f7c:	stcl	7, cr15, [r2, #1020]	; 0x3fc
     f80:	ldrbtmi	r4, [sl], #-2635	; 0xfffff5b5
     f84:	andcs	r4, r1, r1, lsl #12
     f88:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     f8c:			; <UNDEFINED> instruction: 0xf7ff2000
     f90:	stmdbmi	r8, {r3, r9, sl, fp, sp, lr, pc}^
     f94:	blmi	12097b0 <tcgetattr@plt+0x1208aec>
     f98:	ldrbtmi	r2, [r9], #-0
     f9c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     fa0:			; <UNDEFINED> instruction: 0xf7ff681c
     fa4:	blmi	b3c66c <tcgetattr@plt+0xb3b9a8>
     fa8:			; <UNDEFINED> instruction: 0xf85a2101
     fac:	ldmdavs	fp, {r0, r1, ip, sp}
     fb0:	strtmi	r4, [r0], -r2, lsl #12
     fb4:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     fb8:			; <UNDEFINED> instruction: 0xf7ff2001
     fbc:			; <UNDEFINED> instruction: 0x4638edf2
     fc0:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     fc4:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
     fc8:	svcge	0x0028f43f
     fcc:	ldrtmi	sl, [r8], -r8, lsl #18
     fd0:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     fd4:	stmdblt	r0!, {r2, r8, r9, fp, ip, pc}^
     fd8:	ldreq	r9, [r2, fp, lsl #20]
     fdc:	svcge	0x001ef53f
     fe0:	mlascs	r7, sp, r8, pc	; <UNPREDICTABLE>
     fe4:	svclt	0x00082a01
     fe8:	andcs	pc, r0, r8, asr #17
     fec:	andcs	lr, r4, r6, lsl r7
     ff0:	ldmdbmi	r2!, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}
     ff4:	ldrtmi	r2, [r8], -r5, lsl #4
     ff8:			; <UNDEFINED> instruction: 0xf7ff4479
     ffc:			; <UNDEFINED> instruction: 0xf7ffed84
    1000:	blls	13c8b8 <tcgetattr@plt+0x13bbf4>
    1004:			; <UNDEFINED> instruction: 0xf7ffe70a
    1008:	pushmi	{r2, r7, r8, sl, fp, sp, lr, pc}
    100c:	ldrtmi	r2, [r8], -r5, lsl #4
    1010:			; <UNDEFINED> instruction: 0xf7ff4479
    1014:			; <UNDEFINED> instruction: 0xf7ffed78
    1018:	stmdbmi	sl!, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    101c:	ldrtmi	r4, [r8], -r6, lsr #22
    1020:	andcs	r4, r5, #2030043136	; 0x79000000
    1024:	svclt	0x0000e7ba
    1028:	andeq	r1, r1, r0, lsr r2
    102c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1030:	andeq	r0, r0, r2, lsr sp
    1034:	strdeq	r0, [r0], -r6
    1038:	ldrdeq	r0, [r0], -r2
    103c:	strdeq	r0, [r0], -ip
    1040:	andeq	r1, r1, r0, ror #3
    1044:	andeq	r0, r0, r5, asr sl
    1048:	andeq	r0, r0, pc, ror #16
    104c:	andeq	r0, r0, r5, lsr #12
    1050:	andeq	r1, r1, r4, asr r0
    1054:	andeq	r0, r0, sl, lsr ip
    1058:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    105c:	andeq	r0, r0, r8, lsr ip
    1060:	ldrdeq	r0, [r0], -r4
    1064:	strdeq	r1, [r1], -r8
    1068:	andeq	r0, r0, r8, lsr lr
    106c:	andeq	r1, r1, r2, lsr #1
    1070:	andeq	r0, r0, r8, ror #1
    1074:	andeq	r0, r0, sl, lsl #23
    1078:	andeq	r0, r0, r2, lsl #23
    107c:	muleq	r0, r0, fp
    1080:	andeq	r0, r0, lr, lsl #23
    1084:	andeq	r0, r0, r8, lsl #23
    1088:	andeq	r0, r0, sl, lsr #23
    108c:	andeq	r0, r0, ip, asr #23
    1090:	andeq	r0, r0, sl, ror #23
    1094:	andeq	r0, r0, r0, lsl ip
    1098:	andeq	r0, r0, r6, lsr #24
    109c:	andeq	r0, r0, r0, lsr ip
    10a0:	andeq	r0, r0, r0, asr ip
    10a4:	andeq	r0, r0, sl, lsr #24
    10a8:	andeq	r0, r0, r2, lsr ip
    10ac:	andeq	r0, r0, r6, asr #24
    10b0:	andeq	r0, r0, sl, asr ip
    10b4:	andeq	r0, r0, lr, asr #24
    10b8:	ldrdeq	r0, [r0], -r8
    10bc:	andeq	r0, r0, r8, lsr ip
    10c0:	andeq	r0, r0, r8, lsl #24
    10c4:	andeq	r0, r0, r8, asr #23
    10c8:	bleq	3d20c <tcgetattr@plt+0x3c548>
    10cc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    10d0:	strbtmi	fp, [sl], -r2, lsl #24
    10d4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    10d8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10dc:	ldrmi	sl, [sl], #776	; 0x308
    10e0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10e4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10e8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10ec:			; <UNDEFINED> instruction: 0xf85a4b06
    10f0:	stmdami	r6, {r0, r1, ip, sp}
    10f4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10f8:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    10fc:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    1100:	andeq	r0, r1, r8, lsl #28
    1104:	andeq	r0, r0, r4, asr #1
    1108:	andeq	r0, r0, r4, ror #1
    110c:	andeq	r0, r0, ip, ror #1
    1110:	ldr	r3, [pc, #20]	; 112c <tcgetattr@plt+0x468>
    1114:	ldr	r2, [pc, #20]	; 1130 <tcgetattr@plt+0x46c>
    1118:	add	r3, pc, r3
    111c:	ldr	r2, [r3, r2]
    1120:	cmp	r2, #0
    1124:	bxeq	lr
    1128:	b	b7c <__gmon_start__@plt>
    112c:	andeq	r0, r1, r8, ror #27
    1130:	ldrdeq	r0, [r0], -ip
    1134:	blmi	1d3154 <tcgetattr@plt+0x1d2490>
    1138:	bmi	1d2320 <tcgetattr@plt+0x1d165c>
    113c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1140:	andle	r4, r3, sl, ror r4
    1144:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1148:	ldrmi	fp, [r8, -r3, lsl #2]
    114c:	svclt	0x00004770
    1150:	andeq	r0, r1, ip, asr #29
    1154:	andeq	r0, r1, r8, asr #29
    1158:	andeq	r0, r1, r4, asr #27
    115c:	andeq	r0, r0, ip, asr #1
    1160:	stmdbmi	r9, {r3, fp, lr}
    1164:	bmi	25234c <tcgetattr@plt+0x251688>
    1168:	bne	252354 <tcgetattr@plt+0x251690>
    116c:	svceq	0x00cb447a
    1170:			; <UNDEFINED> instruction: 0x01a1eb03
    1174:	andle	r1, r3, r9, asr #32
    1178:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    117c:	ldrmi	fp, [r8, -r3, lsl #2]
    1180:	svclt	0x00004770
    1184:	andeq	r0, r1, r0, lsr #29
    1188:	muleq	r1, ip, lr
    118c:	muleq	r1, r8, sp
    1190:	strdeq	r0, [r0], -r4
    1194:	blmi	2ae5bc <tcgetattr@plt+0x2ad8f8>
    1198:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    119c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11a0:	blmi	26f754 <tcgetattr@plt+0x26ea90>
    11a4:	ldrdlt	r5, [r3, -r3]!
    11a8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    11ac:			; <UNDEFINED> instruction: 0xf7ff6818
    11b0:			; <UNDEFINED> instruction: 0xf7ffec86
    11b4:	blmi	1c10b8 <tcgetattr@plt+0x1c03f4>
    11b8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    11bc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    11c0:	andeq	r0, r1, sl, ror #28
    11c4:	andeq	r0, r1, r8, ror #26
    11c8:	andeq	r0, r0, r8, asr #1
    11cc:	andeq	r0, r1, r6, asr lr
    11d0:	andeq	r0, r1, sl, asr #28
    11d4:	svclt	0x0000e7c4
    11d8:	addlt	fp, r4, r0, lsl r5
    11dc:	strmi	r4, [r3], -ip, lsr #24
    11e0:	andcs	r9, r5, #67108864	; 0x4000000
    11e4:	ldrbtmi	r4, [ip], #-2859	; 0xfffff4d5
    11e8:	andcs	r4, r0, fp, lsr #18
    11ec:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    11f0:	ldmdavs	fp, {r1, r3, r5, sl, fp, lr}
    11f4:			; <UNDEFINED> instruction: 0xf04f9303
    11f8:			; <UNDEFINED> instruction: 0xf7ff0300
    11fc:	bmi	a3c414 <tcgetattr@plt+0xa3b750>
    1200:	blls	523f8 <tcgetattr@plt+0x51734>
    1204:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    1208:	andcs	r4, r1, r1, lsl #12
    120c:	ldcl	7, cr15, [sl], #1020	; 0x3fc
    1210:	stmiapl	r3!, {r2, r5, r8, r9, fp, lr}^
    1214:			; <UNDEFINED> instruction: 0xf7ff6818
    1218:	blmi	8fc380 <tcgetattr@plt+0x8fb6bc>
    121c:	stmdavs	r0!, {r2, r5, r6, r7, fp, ip, lr}
    1220:	stcl	7, cr15, [sl], #1020	; 0x3fc
    1224:	eorle	r1, r9, r3, asr #24
    1228:			; <UNDEFINED> instruction: 0xf88d280a
    122c:	andle	r0, r9, r8
    1230:	stmdavs	r0!, {r1, r2, r3, r4, r8, r9, fp, lr}
    1234:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1238:			; <UNDEFINED> instruction: 0xf7ffb1c3
    123c:	andcs	lr, sl, r6, lsr #26
    1240:	ldcl	7, cr15, [r4], {255}	; 0xff
    1244:	movwcs	sl, #2050	; 0x802
    1248:	andcc	pc, r9, sp, lsl #17
    124c:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    1250:	blmi	413ab4 <tcgetattr@plt+0x412df0>
    1254:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1258:	svclt	0x00183801
    125c:	ldmdavs	sl, {r0, sp}
    1260:	subsmi	r9, sl, r3, lsl #22
    1264:	andlt	sp, r4, r2, lsl r1
    1268:	stmdavs	r0!, {r4, r8, sl, fp, ip, sp, pc}
    126c:	stcl	7, cr15, [r4], {255}	; 0xff
    1270:	svclt	0x0018280a
    1274:	svccc	0x00fff1b0
    1278:			; <UNDEFINED> instruction: 0xe7e3d1f7
    127c:	cmncs	lr, #851968	; 0xd0000
    1280:	andcc	pc, r8, sp, lsl #17
    1284:			; <UNDEFINED> instruction: 0xf7ff4478
    1288:	ldrb	lr, [fp, r8, ror #24]
    128c:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1290:	andeq	r0, r1, lr, lsl sp
    1294:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1298:	andeq	r0, r0, sl, lsr #13
    129c:	andeq	r0, r1, r4, lsl #26
    12a0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    12a4:	andeq	r0, r0, r8, ror #1
    12a8:	andeq	r0, r0, r0, ror #1
    12ac:	ldrdeq	r0, [r1], -r4
    12b0:			; <UNDEFINED> instruction: 0x00010cb0
    12b4:	andeq	r0, r0, ip, lsr #12
    12b8:	mvnsmi	lr, #737280	; 0xb4000
    12bc:	strmi	r4, [sp], -r0, lsl #13
    12c0:			; <UNDEFINED> instruction: 0x46414610
    12c4:			; <UNDEFINED> instruction: 0xf7ff4699
    12c8:			; <UNDEFINED> instruction: 0xb3b8ebee
    12cc:	strbmi	r4, [r8], -r6, lsl #12
    12d0:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    12d4:	strtmi	r4, [r8], -r7, lsl #12
    12d8:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    12dc:	strcc	r4, [r1, -r7, lsl #8]
    12e0:			; <UNDEFINED> instruction: 0xf7ff4638
    12e4:	strmi	lr, [r4], -r0, asr #24
    12e8:	blls	22e050 <tcgetattr@plt+0x22d38c>
    12ec:	andsvs	r4, r8, lr, asr #10
    12f0:	vmlane.f16	s27, s2, s20	; <UNPREDICTABLE>
    12f4:			; <UNDEFINED> instruction: 0xf812464a
    12f8:	addsmi	r7, r6, #1024	; 0x400
    12fc:	svcvc	0x0001f801
    1300:	bl	fe9b5aec <tcgetattr@plt+0xfe9b4e28>
    1304:	strbmi	r0, [ip], #-2313	; 0xfffff6f7
    1308:	mulcc	r0, r5, r9
    130c:			; <UNDEFINED> instruction: 0x4629b133
    1310:	blcc	7f328 <tcgetattr@plt+0x7e664>
    1314:	svccc	0x0001f911
    1318:	mvnsle	r2, r0, lsl #22
    131c:			; <UNDEFINED> instruction: 0xf7ff4640
    1320:	ldrtpl	lr, [r3], -r6, asr #24
    1324:			; <UNDEFINED> instruction: 0xb12b1832
    1328:	blcc	7f340 <tcgetattr@plt+0x7e67c>
    132c:	svccc	0x0001f912
    1330:	mvnsle	r2, r0, lsl #22
    1334:	eorvc	r2, r0, r0
    1338:	mvnshi	lr, #12386304	; 0xbd0000
    133c:	pop	{r0, sp}
    1340:	stmdbmi	r3, {r3, r4, r5, r6, r7, r8, r9, pc}
    1344:	andcs	r4, r1, sl, lsr r6
    1348:			; <UNDEFINED> instruction: 0xf7ff4479
    134c:	svclt	0x0000ebf4
    1350:	andeq	r0, r0, ip, ror #10
    1354:	ldrbmi	lr, [r0, sp, lsr #18]!
    1358:			; <UNDEFINED> instruction: 0xf8df2500
    135c:	adclt	lr, r2, ip, lsl #4
    1360:	andgt	pc, r8, #14614528	; 0xdf0000
    1364:	ldrbtmi	r4, [lr], #1556	; 0x614
    1368:	strmi	r4, [pc], -r6, lsl #12
    136c:			; <UNDEFINED> instruction: 0xf85e4698
    1370:	ldrmi	ip, [r1], -ip
    1374:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1378:			; <UNDEFINED> instruction: 0xf06f462a
    137c:			; <UNDEFINED> instruction: 0xf8dc0063
    1380:			; <UNDEFINED> instruction: 0xf8cdc000
    1384:			; <UNDEFINED> instruction: 0xf04fc084
    1388:	strls	r0, [r5, #-3072]	; 0xfffff400
    138c:	bl	fea3f390 <tcgetattr@plt+0xfea3e6cc>
    1390:			; <UNDEFINED> instruction: 0xf7ffb128
    1394:	stmdavs	r3, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    1398:			; <UNDEFINED> instruction: 0xf0402b16
    139c:			; <UNDEFINED> instruction: 0xf10d8099
    13a0:			; <UNDEFINED> instruction: 0x46210918
    13a4:	strbmi	r2, [sl], -r3
    13a8:	stc	7, cr15, [r6], {255}	; 0xff
    13ac:			; <UNDEFINED> instruction: 0xf0003001
    13b0:	blls	2a1620 <tcgetattr@plt+0x2a095c>
    13b4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    13b8:	svcmi	0x0020f5b3
    13bc:	bls	4b58c8 <tcgetattr@plt+0x4b4c04>
    13c0:	andls	r3, r3, #268435456	; 0x10000000
    13c4:			; <UNDEFINED> instruction: 0xf7ff4610
    13c8:	bls	fc308 <tcgetattr@plt+0xfb644>
    13cc:	beq	3da9c <tcgetattr@plt+0x3cdd8>
    13d0:			; <UNDEFINED> instruction: 0xf04fbf18
    13d4:	stmdacs	r0, {r0, r9, fp}
    13d8:			; <UNDEFINED> instruction: 0xf04fbf18
    13dc:	strmi	r0, [r5], -r0, lsl #20
    13e0:	svceq	0x0000f1ba
    13e4:	adcshi	pc, sl, r0, asr #32
    13e8:	strtmi	r4, [r0], -r1, lsl #12
    13ec:	bl	fea3f3f0 <tcgetattr@plt+0xfea3e72c>
    13f0:	blle	118b3f8 <tcgetattr@plt+0x118a734>
    13f4:	bge	168044 <tcgetattr@plt+0x167380>
    13f8:			; <UNDEFINED> instruction: 0x46304639
    13fc:	andge	pc, r3, r5, lsl #16
    1400:	andls	r4, r0, #45088768	; 0x2b00000
    1404:			; <UNDEFINED> instruction: 0xf7ff462a
    1408:	msrlt	CPSR_f, #348	; 0x15c
    140c:	svceq	0x0000f1b8
    1410:	blls	ab5424 <tcgetattr@plt+0xab4760>
    1414:			; <UNDEFINED> instruction: 0xf0402b00
    1418:			; <UNDEFINED> instruction: 0x26008093
    141c:			; <UNDEFINED> instruction: 0xf7ff9805
    1420:			; <UNDEFINED> instruction: 0x4628eb5a
    1424:	bl	15bf428 <tcgetattr@plt+0x15be764>
    1428:	blmi	1413d74 <tcgetattr@plt+0x14130b0>
    142c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1430:	blls	85b4a0 <tcgetattr@plt+0x85a7dc>
    1434:			; <UNDEFINED> instruction: 0xf040405a
    1438:	ldrtmi	r8, [r0], -pc, lsl #1
    143c:	pop	{r1, r5, ip, sp, pc}
    1440:	stmdbmi	ip, {r4, r5, r6, r7, r8, r9, sl, pc}^
    1444:	andcs	r2, r0, r5, lsl #4
    1448:	ldrbtmi	r2, [r9], #-1538	; 0xfffff9fe
    144c:	bl	16bf450 <tcgetattr@plt+0x16be78c>
    1450:			; <UNDEFINED> instruction: 0xf7ff4621
    1454:			; <UNDEFINED> instruction: 0xe7e7ebb8
    1458:	eorcc	lr, fp, #3620864	; 0x374000
    145c:	tstle	lr, r3, lsl r3
    1460:	blcs	28110 <tcgetattr@plt+0x2744c>
    1464:			; <UNDEFINED> instruction: 0x2601d055
    1468:	svceq	0x0000f1b8
    146c:	svcls	0x0005d0d6
    1470:	stmdbmi	r1, {r1, r5, r9, sl, lr}^
    1474:	andcs	r4, r1, fp, lsr #12
    1478:	smlsdxls	r0, r9, r4, r4
    147c:	bl	ff0bf480 <tcgetattr@plt+0xff0be7bc>
    1480:	ldmdbmi	lr!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1484:	ldrbmi	r2, [r0], -r5, lsl #4
    1488:	ldrbtmi	r2, [r9], #-1538	; 0xfffff9fe
    148c:	bl	ebf490 <tcgetattr@plt+0xebe7cc>
    1490:			; <UNDEFINED> instruction: 0xf7ff4621
    1494:	strtmi	lr, [r8], -r2, ror #23
    1498:	bl	73f49c <tcgetattr@plt+0x73e7d8>
    149c:	stmdbls	r5, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    14a0:	andcs	r4, r3, sl, asr #12
    14a4:	stc	7, cr15, [r8], {255}	; 0xff
    14a8:	bicsle	r2, r9, r0, lsl #16
    14ac:			; <UNDEFINED> instruction: 0xb32b9b2b
    14b0:	svceq	0x0000f1b8
    14b4:	ldmdbmi	r2!, {r0, r4, r5, r7, ip, lr, pc}
    14b8:	andcs	r2, r0, r5, lsl #4
    14bc:			; <UNDEFINED> instruction: 0xf7ff4479
    14c0:	strtmi	lr, [fp], -r2, lsr #22
    14c4:	strmi	r4, [r1], -r2, lsr #12
    14c8:			; <UNDEFINED> instruction: 0xf7ff2001
    14cc:			; <UNDEFINED> instruction: 0xe7a0eb9c
    14d0:	strtmi	r4, [r8], -ip, lsr #18
    14d4:	strcs	r2, [r2], -r5, lsl #4
    14d8:			; <UNDEFINED> instruction: 0xf7ff4479
    14dc:			; <UNDEFINED> instruction: 0x4621eb14
    14e0:	bl	feebf4e4 <tcgetattr@plt+0xfeebe820>
    14e4:	stmdbmi	r8!, {r5, r7, r8, r9, sl, sp, lr, pc}
    14e8:	andcs	r2, r0, r5, lsl #4
    14ec:	ldrbtmi	r2, [r9], #-1538	; 0xfffff9fe
    14f0:	bl	23f4f4 <tcgetattr@plt+0x23e830>
    14f4:			; <UNDEFINED> instruction: 0xf7ff4621
    14f8:			; <UNDEFINED> instruction: 0xe795ebb0
    14fc:	blcs	281b4 <tcgetattr@plt+0x274f0>
    1500:	blls	ab57c0 <tcgetattr@plt+0xab4afc>
    1504:	bicsle	r2, r3, r0, lsl #22
    1508:			; <UNDEFINED> instruction: 0xf7ff9805
    150c:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    1510:	strtmi	sp, [r0], -lr, asr #3
    1514:	bl	bf518 <tcgetattr@plt+0xbe854>
    1518:	blle	4cb520 <tcgetattr@plt+0x4ca85c>
    151c:	strtmi	r9, [r1], -r5, lsl #16
    1520:	bl	fe9bf524 <tcgetattr@plt+0xfe9be860>
    1524:	addsle	r2, lr, r0, lsl #16
    1528:	andcs	r4, r5, #24, 18	; 0x60000
    152c:	ldrbtmi	r2, [r9], #-0
    1530:	b	ffa3f534 <tcgetattr@plt+0xffa3e870>
    1534:	strtmi	r9, [r1], -r5, lsl #20
    1538:	bl	fe3bf53c <tcgetattr@plt+0xfe3be878>
    153c:	strb	r2, [sp, -r2, lsl #12]!
    1540:	ldr	r2, [r4, r0, lsl #12]
    1544:	andcs	r4, r5, #294912	; 0x48000
    1548:	ldrbtmi	r2, [r9], #-0
    154c:	b	ff6bf550 <tcgetattr@plt+0xff6be88c>
    1550:			; <UNDEFINED> instruction: 0xf7ff4621
    1554:	ldrb	lr, [r1, r2, lsl #23]!
    1558:	b	ff6bf55c <tcgetattr@plt+0xff6be898>
    155c:	andcs	r4, r1, sp, lsl #18
    1560:			; <UNDEFINED> instruction: 0xf7ff4479
    1564:	svclt	0x0000eae8
    1568:	muleq	r1, lr, fp
    156c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1570:	ldrdeq	r0, [r1], -r8
    1574:	andeq	r0, r0, lr, lsr #9
    1578:	andeq	r0, r0, r4, lsl #10
    157c:	andeq	r0, r0, r6, lsl #9
    1580:	andeq	r0, r0, r8, ror #8
    1584:	strdeq	r0, [r0], -r8
    1588:	strdeq	r0, [r0], -r6
    158c:	andeq	r0, r0, r2, lsr r4
    1590:	andeq	r0, r0, r2, lsl #8
    1594:	andeq	r0, r0, r4, asr r3
    1598:	mvnsmi	lr, sp, lsr #18
    159c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    15a0:	ldrd	pc, [r4, pc]!	; <UNPREDICTABLE>
    15a4:			; <UNDEFINED> instruction: 0xf8dfb0a0
    15a8:	ldrmi	ip, [r4], -r4, lsr #3
    15ac:			; <UNDEFINED> instruction: 0x460544fe
    15b0:	ldrmi	r4, [pc], -lr, lsl #12
    15b4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    15b8:	vst1.8	{d20-d22}, [pc :64], r1
    15bc:	strbmi	r7, [r2], -r0, lsl #7
    15c0:	rsbeq	pc, r3, pc, rrx
    15c4:	ldrdgt	pc, [r0], -ip
    15c8:	rsbsgt	pc, ip, sp, asr #17
    15cc:	stceq	0, cr15, [r0], {79}	; 0x4f
    15d0:	andhi	pc, ip, sp, asr #17
    15d4:	b	fe13f5d8 <tcgetattr@plt+0xfe13e914>
    15d8:			; <UNDEFINED> instruction: 0xf7ffb120
    15dc:	stmdavs	r3, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    15e0:	cmnle	r1, r6, lsl fp
    15e4:	strtmi	sl, [r1], -r4, lsl #20
    15e8:			; <UNDEFINED> instruction: 0xf7ff2003
    15ec:	andcc	lr, r1, r6, ror #22
    15f0:	addhi	pc, r1, r0
    15f4:	strtmi	r2, [r8], -pc, lsr #2
    15f8:	b	ff7bf5fc <tcgetattr@plt+0xff7be938>
    15fc:			; <UNDEFINED> instruction: 0x4622b350
    1600:	ldrtmi	sl, [r1], -r3, lsl #22
    1604:	movwls	r4, #1576	; 0x628
    1608:	strcs	r4, [r0, #-1571]	; 0xfffff9dd
    160c:	mrc2	7, 2, pc, cr4, cr15, {7}
    1610:	ldmiblt	r8, {r0, r9, sl, lr}
    1614:	eorcc	lr, r7, #3620864	; 0x374000
    1618:	tstmi	r3, #196608	; 0x30000
    161c:	blls	9b5ac8 <tcgetattr@plt+0x9b4e04>
    1620:	rsble	r2, r1, r0, lsl #22
    1624:	teqlt	pc, r1, lsl #10
    1628:	strmi	r4, [r3], -r9, asr #18
    162c:	andcs	r4, r1, r2, lsr #12
    1630:			; <UNDEFINED> instruction: 0xf7ff4479
    1634:	stmdals	r3, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    1638:	b	133f63c <tcgetattr@plt+0x133e978>
    163c:	blmi	10d3f58 <tcgetattr@plt+0x10d3294>
    1640:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1644:	blls	7db6b4 <tcgetattr@plt+0x7da9f0>
    1648:	cmnle	sl, sl, asr r0
    164c:	eorlt	r4, r0, r8, lsr #12
    1650:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1654:	ldrtmi	r2, [r0], -pc, lsr #2
    1658:	b	febbf65c <tcgetattr@plt+0xfebbe998>
    165c:	bicle	r2, lr, r0, lsl #16
    1660:	strtmi	r2, [r0], -pc, lsr #2
    1664:	b	ffcbf668 <tcgetattr@plt+0xffcbe9a4>
    1668:	svclt	0x00142800
    166c:	strtmi	r4, [r2], -r2, lsl #12
    1670:			; <UNDEFINED> instruction: 0xf7ffe7c6
    1674:			; <UNDEFINED> instruction: 0x4605ead4
    1678:	stmdals	r3, {r3, r8, ip, sp, pc}
    167c:	blls	9fb5c0 <tcgetattr@plt+0x9fa8fc>
    1680:	svccs	0x0000b17b
    1684:	ldmdbmi	r4!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
    1688:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    168c:	b	ebf690 <tcgetattr@plt+0xebe9cc>
    1690:	strmi	r9, [r1], -r3, lsl #20
    1694:			; <UNDEFINED> instruction: 0xf7ff2001
    1698:	blls	9bc178 <tcgetattr@plt+0x9bb4b4>
    169c:	sbcle	r2, sl, r0, lsl #22
    16a0:	blls	a396e8 <tcgetattr@plt+0xa38a24>
    16a4:	rscle	r2, r8, r0, lsl #22
    16a8:	biclt	r9, r3, r6, lsr #22
    16ac:	sbcle	r2, r2, r0, lsl #30
    16b0:	andcs	r4, r5, #688128	; 0xa8000
    16b4:			; <UNDEFINED> instruction: 0xf7ff4479
    16b8:	bls	fbf58 <tcgetattr@plt+0xfb294>
    16bc:	andcs	r4, r1, r1, lsl #12
    16c0:	b	fe83f6c4 <tcgetattr@plt+0xfe83ea00>
    16c4:	str	r9, [pc, r3, lsl #16]!
    16c8:	strbmi	r4, [r0], -r5, lsr #18
    16cc:	strcs	r2, [r2, #-517]	; 0xfffffdfb
    16d0:			; <UNDEFINED> instruction: 0xf7ff4479
    16d4:			; <UNDEFINED> instruction: 0x4621ea18
    16d8:	b	fefbf6dc <tcgetattr@plt+0xfefbea18>
    16dc:	stmdals	r3, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    16e0:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    16e4:	stmdals	r3, {r4, r7, r8, fp, ip, sp, pc}
    16e8:	strtmi	r4, [r0], -r1, lsl #12
    16ec:	b	133f6f0 <tcgetattr@plt+0x133ea2c>
    16f0:	stmdals	r3, {r4, r6, r7, r8, fp, ip, sp, pc}
    16f4:	ldmdbmi	fp, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    16f8:	andcs	r2, r0, r5, lsl #4
    16fc:	ldrbtmi	r2, [r9], #-1282	; 0xfffffafe
    1700:	b	3f704 <tcgetattr@plt+0x3ea40>
    1704:			; <UNDEFINED> instruction: 0xf7ff4621
    1708:	ldr	lr, [r7, r8, lsr #21]
    170c:	addsle	r2, r2, r0, lsl #30
    1710:	andcs	r4, r5, #344064	; 0x54000
    1714:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1718:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    171c:	strmi	r9, [r1], -r3, lsl #20
    1720:			; <UNDEFINED> instruction: 0xf7ff2001
    1724:			; <UNDEFINED> instruction: 0xe786ea70
    1728:	andcs	r4, r5, #16, 18	; 0x40000
    172c:	strcs	r2, [r2, #-0]
    1730:			; <UNDEFINED> instruction: 0xf7ff4479
    1734:	bls	fbedc <tcgetattr@plt+0xfb218>
    1738:			; <UNDEFINED> instruction: 0xf7ff4621
    173c:	stmdals	r3, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    1740:			; <UNDEFINED> instruction: 0xf7ffe77a
    1744:	svclt	0x0000e9e6
    1748:	andeq	r0, r1, r8, asr r9
    174c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1750:	andeq	r0, r0, ip, lsl #6
    1754:	andeq	r0, r1, r4, asr #17
    1758:	andeq	r0, r0, r6, lsl #6
    175c:	ldrdeq	r0, [r0], -ip
    1760:	andeq	r0, r0, r0, lsl #4
    1764:	andeq	r0, r0, r6, ror #3
    1768:	andeq	r0, r0, sl, ror r2
    176c:	andeq	r0, r0, r0, lsl #5
    1770:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1774:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1778:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    177c:			; <UNDEFINED> instruction: 0xf7ff4620
    1780:	strmi	lr, [r7], -r6, ror #19
    1784:			; <UNDEFINED> instruction: 0xf7ff4620
    1788:			; <UNDEFINED> instruction: 0x4606e9b2
    178c:			; <UNDEFINED> instruction: 0xf7ff4620
    1790:	strmi	lr, [r4], -ip, asr #20
    1794:			; <UNDEFINED> instruction: 0xb128bb66
    1798:	b	6bf79c <tcgetattr@plt+0x6bead8>
    179c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    17a0:	tstle	r7, r9, lsl #22
    17a4:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    17a8:			; <UNDEFINED> instruction: 0x4620681c
    17ac:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17b0:	strtmi	r4, [r0], -r6, lsl #12
    17b4:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17b8:	strtmi	r4, [r0], -r5, lsl #12
    17bc:	b	d3f7c0 <tcgetattr@plt+0xd3eafc>
    17c0:	bllt	f52fd8 <tcgetattr@plt+0xf52314>
    17c4:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    17c8:	b	bf7cc <tcgetattr@plt+0xbeb08>
    17cc:	blcs	25b7e0 <tcgetattr@plt+0x25ab1c>
    17d0:	ldfltp	f5, [r8, #44]!	; 0x2c
    17d4:	rscle	r2, r5, r0, lsr #22
    17d8:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    17dc:	andcs	r2, r0, r5, lsl #4
    17e0:			; <UNDEFINED> instruction: 0xf7ff4479
    17e4:			; <UNDEFINED> instruction: 0xf7ffe990
    17e8:	andcs	lr, r1, r8, lsr sl
    17ec:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17f0:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17f4:	stccs	8, cr6, [r0], {3}
    17f8:	blcs	835fb0 <tcgetattr@plt+0x8352ec>
    17fc:	andvs	fp, r4, r8, lsl pc
    1800:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1804:	andcs	r2, r0, r5, lsl #4
    1808:			; <UNDEFINED> instruction: 0xf7ff4479
    180c:			; <UNDEFINED> instruction: 0xf7ffe97c
    1810:	ubfx	lr, sl, #19, #11
    1814:	mvnle	r2, r0, lsl #16
    1818:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    181c:	blcs	81b830 <tcgetattr@plt+0x81ab6c>
    1820:	andvs	fp, r4, r8, lsl pc
    1824:	svclt	0x0000e7e1
    1828:	andeq	r0, r1, lr, lsl #15
    182c:	andeq	r0, r0, r8, ror #1
    1830:	ldrdeq	r0, [r0], -r8
    1834:	andeq	r0, r0, r8, ror #3
    1838:	andeq	r0, r0, r0, asr #3
    183c:	mvnsmi	lr, #737280	; 0xb4000
    1840:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1844:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1848:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    184c:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1850:	blne	1d92a4c <tcgetattr@plt+0x1d91d88>
    1854:	strhle	r1, [sl], -r6
    1858:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    185c:	svccc	0x0004f855
    1860:	strbmi	r3, [sl], -r1, lsl #8
    1864:	ldrtmi	r4, [r8], -r1, asr #12
    1868:	adcmi	r4, r6, #152, 14	; 0x2600000
    186c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1870:	svclt	0x000083f8
    1874:	andeq	r0, r1, r6, lsr r5
    1878:	andeq	r0, r1, ip, lsr #10
    187c:	svclt	0x00004770
    1880:	tstcs	r0, r2, lsl #22
    1884:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1888:	stmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    188c:	andeq	r0, r1, ip, ror r7

Disassembly of section .fini:

00001890 <.fini>:
    1890:	push	{r3, lr}
    1894:	pop	{r3, pc}
