Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon Jun 24 01:25:39 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_level_circuit_timing_summary_postroute_physopted.rpt -pb top_level_circuit_timing_summary_postroute_physopted.pb -rpx top_level_circuit_timing_summary_postroute_physopted.rpx
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 109         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21405)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (2353)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21405)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_replica/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_1/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_1/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_2/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_3/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_replica_4/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2353)
---------------------------------
 There are 2353 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.864    -8119.036                   2104                 6772        0.058        0.000                      0                 6772        9.500        0.000                       0                  2360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_in                   {0.000 41.666}     83.333          12.000          
  clk_50Mhz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50Mhz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0         -6.864    -8117.510                   2104                 6704        0.321        0.000                      0                 6704        9.500        0.000                       0                  2356  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0_1       -6.849    -8086.471                   2104                 6704        0.321        0.000                      0                 6704        9.500        0.000                       0                  2356  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         -6.864    -8117.510                   2104                 6704        0.058        0.000                      0                 6704  
clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       -6.864    -8119.036                   2104                 6704        0.058        0.000                      0                 6704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0         15.274        0.000                      0                   68        0.835        0.000                      0                   68  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         15.274        0.000                      0                   68        0.572        0.000                      0                   68  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       15.273        0.000                      0                   68        0.572        0.000                      0                   68  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0_1       15.288        0.000                      0                   68        0.835        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_50Mhz_clk_wiz_0                           
(none)                 clk_50Mhz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_50Mhz_clk_wiz_0    
(none)                                        clk_50Mhz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         2104  Failing Endpoints,  Worst Slack       -6.864ns,  Total Violation    -8117.510ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.864ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[20][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)       -0.040    18.799    processor/memory/memory_reg[20][0][5]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.864    

Slack (VIOLATED) :        -6.852ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[37][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.299ns  (logic 6.509ns (27.937%)  route 16.790ns (72.063%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.174    25.663    processor/memory/D[2]
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.432    18.598    processor/memory/clk_50Mhz
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/C
                         clock pessimism              0.493    19.090    
                         clock uncertainty           -0.264    18.827    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)       -0.016    18.811    processor/memory/memory_reg[37][0][2]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 -6.852    

Slack (VIOLATED) :        -6.852ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[49][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)       -0.028    18.811    processor/memory/memory_reg[49][0][5]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.852    

Slack (VIOLATED) :        -6.844ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[7][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.265ns  (logic 6.509ns (27.978%)  route 16.756ns (72.022%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 18.601 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.097    25.629    processor/memory/D[4]
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    18.601    processor/memory/clk_50Mhz
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/C
                         clock pessimism              0.493    19.093    
                         clock uncertainty           -0.264    18.830    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)       -0.045    18.785    processor/memory/memory_reg[7][0][4]
  -------------------------------------------------------------------
                         required time                         18.785    
                         arrival time                         -25.629    
  -------------------------------------------------------------------
                         slack                                 -6.844    

Slack (VIOLATED) :        -6.836ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[39][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.270ns  (logic 6.509ns (27.971%)  route 16.761ns (72.029%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.102    25.634    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.613    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.043    18.799    processor/memory/memory_reg[39][0][4]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -25.634    
  -------------------------------------------------------------------
                         slack                                 -6.836    

Slack (VIOLATED) :        -6.834ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.332ns  (logic 6.509ns (27.897%)  route 16.823ns (72.103%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.164    25.696    processor/memory/D[4]
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.513    18.680    processor/memory/clk_50Mhz
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/C
                         clock pessimism              0.493    19.172    
                         clock uncertainty           -0.264    18.909    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)       -0.047    18.862    processor/memory/memory_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         18.862    
                         arrival time                         -25.696    
  -------------------------------------------------------------------
                         slack                                 -6.834    

Slack (VIOLATED) :        -6.827ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[33][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.264ns  (logic 6.509ns (27.979%)  route 16.755ns (72.021%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.096    25.628    processor/memory/D[4]
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)       -0.043    18.801    processor/memory/memory_reg[33][0][4]
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                         -25.628    
  -------------------------------------------------------------------
                         slack                                 -6.827    

Slack (VIOLATED) :        -6.818ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[32][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.284ns  (logic 6.509ns (27.954%)  route 16.775ns (72.046%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.159    25.648    processor/memory/D[2]
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)       -0.013    18.831    processor/memory/memory_reg[32][0][2]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 -6.818    

Slack (VIOLATED) :        -6.815ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[14][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.202ns  (logic 6.509ns (28.054%)  route 16.693ns (71.946%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.549    24.552    processor/registers/reg_writeData[0]_11[2]
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124    24.676 r  processor/registers/memory[0][0][2]_i_1_replica_1/O
                         net (fo=10, routed)          0.889    25.566    processor/memory/freeze_reg_93[2]_repN_1_alias
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.093    18.751    processor/memory/memory_reg[14][0][2]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                         -25.566    
  -------------------------------------------------------------------
                         slack                                 -6.815    

Slack (VIOLATED) :        -6.814ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[88][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.239ns  (logic 6.509ns (28.009%)  route 16.730ns (71.991%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.600 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.114    25.603    processor/memory/D[2]
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.600    processor/memory/clk_50Mhz
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.264    18.829    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.040    18.789    processor/memory/memory_reg[88][0][2]
  -------------------------------------------------------------------
                         required time                         18.789    
                         arrival time                         -25.603    
  -------------------------------------------------------------------
                         slack                                 -6.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.295    -0.073    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.028 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.349    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.431    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.448%)  route 0.190ns (42.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.190    -0.177    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.132 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/write_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.071%)  route 0.278ns (59.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.082    pl/temp_reg_n_0_[0][2]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.037 r  pl/temp[0][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.037    pl/temp_reg[0]_0[2]
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/C
                         clock pessimism              0.247    -0.488    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.121    -0.367    pl/write_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.119%)  route 0.289ns (60.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[1]/Q
                         net (fo=27, routed)          0.289    -0.073    pl/position_reg_n_0_[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I2_O)        0.045    -0.028 r  pl/temp[2][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[2]_2[2]
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/C
                         clock pessimism              0.248    -0.491    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.121    -0.370    pl/temp_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pl/temp_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.848%)  route 0.248ns (57.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/temp_reg[1][3]/Q
                         net (fo=1, routed)           0.248    -0.116    pl/temp_reg_n_0_[1][3]
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.071 r  pl/temp[1][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.071    pl/temp_reg[1]_1[3]
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.092    -0.413    pl/temp_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 pl/done_loading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.251ns (54.503%)  route 0.210ns (45.497%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/done_loading_reg/Q
                         net (fo=13, routed)          0.210    -0.153    pl/done_loading
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.108    pl/checksum[7]_i_7_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.043 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.043    pl/checksum[5]
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    pl/CLK
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.102    -0.390    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 pl/position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.152%)  route 0.266ns (58.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[0]/Q
                         net (fo=27, routed)          0.098    -0.265    pl/position_reg_n_0_[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  pl/temp[0][5]_i_1__0/O
                         net (fo=2, routed)           0.168    -0.052    pl/temp_reg[0]_0[5]
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070    -0.400    pl/temp_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ex_handler/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_cont/started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    ex_handler/CLK
    SLICE_X34Y34         FDRE                                         r  ex_handler/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  ex_handler/done_reg/Q
                         net (fo=5, routed)           0.299    -0.062    io_cont/started_reg_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.017 r  io_cont/started_i_1/O
                         net (fo=1, routed)           0.000    -0.017    io_cont/started_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/C
                         clock pessimism              0.248    -0.490    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.370    io_cont/started_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.230ns (49.988%)  route 0.230ns (50.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=3, routed)           0.230    -0.149    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[2]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.107    -0.400    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y33     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         2104  Failing Endpoints,  Worst Slack       -6.849ns,  Total Violation    -8086.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.849ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[20][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.248    18.853    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)       -0.040    18.813    processor/memory/memory_reg[20][0][5]
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.849    

Slack (VIOLATED) :        -6.837ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[37][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.299ns  (logic 6.509ns (27.937%)  route 16.790ns (72.063%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.597 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.174    25.663    processor/memory/D[2]
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.432    18.597    processor/memory/clk_50Mhz
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/C
                         clock pessimism              0.493    19.090    
                         clock uncertainty           -0.248    18.842    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)       -0.016    18.826    processor/memory/memory_reg[37][0][2]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 -6.837    

Slack (VIOLATED) :        -6.837ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[49][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.248    18.853    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)       -0.028    18.825    processor/memory/memory_reg[49][0][5]
  -------------------------------------------------------------------
                         required time                         18.825    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.837    

Slack (VIOLATED) :        -6.829ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[7][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.265ns  (logic 6.509ns (27.978%)  route 16.756ns (72.022%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 18.600 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.097    25.629    processor/memory/D[4]
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    18.600    processor/memory/clk_50Mhz
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/C
                         clock pessimism              0.493    19.093    
                         clock uncertainty           -0.248    18.845    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)       -0.045    18.800    processor/memory/memory_reg[7][0][4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -25.629    
  -------------------------------------------------------------------
                         slack                                 -6.829    

Slack (VIOLATED) :        -6.821ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[39][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.270ns  (logic 6.509ns (27.971%)  route 16.761ns (72.029%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.612 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.102    25.634    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.612    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.248    18.856    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.043    18.813    processor/memory/memory_reg[39][0][4]
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -25.634    
  -------------------------------------------------------------------
                         slack                                 -6.821    

Slack (VIOLATED) :        -6.819ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.332ns  (logic 6.509ns (27.897%)  route 16.823ns (72.103%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.679 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.164    25.696    processor/memory/D[4]
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.513    18.679    processor/memory/clk_50Mhz
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/C
                         clock pessimism              0.493    19.171    
                         clock uncertainty           -0.248    18.923    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)       -0.047    18.876    processor/memory/memory_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -25.696    
  -------------------------------------------------------------------
                         slack                                 -6.819    

Slack (VIOLATED) :        -6.813ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[33][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.264ns  (logic 6.509ns (27.979%)  route 16.755ns (72.021%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.096    25.628    processor/memory/D[4]
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.248    18.858    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)       -0.043    18.815    processor/memory/memory_reg[33][0][4]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -25.628    
  -------------------------------------------------------------------
                         slack                                 -6.813    

Slack (VIOLATED) :        -6.803ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[32][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.284ns  (logic 6.509ns (27.954%)  route 16.775ns (72.046%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.159    25.648    processor/memory/D[2]
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.248    18.858    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)       -0.013    18.845    processor/memory/memory_reg[32][0][2]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 -6.803    

Slack (VIOLATED) :        -6.800ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[14][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.202ns  (logic 6.509ns (28.054%)  route 16.693ns (71.946%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.549    24.552    processor/registers/reg_writeData[0]_11[2]
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124    24.676 r  processor/registers/memory[0][0][2]_i_1_replica_1/O
                         net (fo=10, routed)          0.889    25.566    processor/memory/freeze_reg_93[2]_repN_1_alias
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.248    18.858    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.093    18.765    processor/memory/memory_reg[14][0][2]
  -------------------------------------------------------------------
                         required time                         18.765    
                         arrival time                         -25.566    
  -------------------------------------------------------------------
                         slack                                 -6.800    

Slack (VIOLATED) :        -6.799ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[88][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.239ns  (logic 6.509ns (28.009%)  route 16.730ns (71.991%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.599 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.114    25.603    processor/memory/D[2]
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.599    processor/memory/clk_50Mhz
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.248    18.844    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.040    18.804    processor/memory/memory_reg[88][0][2]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -25.603    
  -------------------------------------------------------------------
                         slack                                 -6.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.295    -0.073    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.028 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.349    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.431    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.448%)  route 0.190ns (42.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.190    -0.177    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.132 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/write_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.071%)  route 0.278ns (59.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.082    pl/temp_reg_n_0_[0][2]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.037 r  pl/temp[0][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.037    pl/temp_reg[0]_0[2]
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/C
                         clock pessimism              0.247    -0.488    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.121    -0.367    pl/write_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.119%)  route 0.289ns (60.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[1]/Q
                         net (fo=27, routed)          0.289    -0.073    pl/position_reg_n_0_[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I2_O)        0.045    -0.028 r  pl/temp[2][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[2]_2[2]
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/C
                         clock pessimism              0.248    -0.491    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.121    -0.370    pl/temp_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pl/temp_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.848%)  route 0.248ns (57.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/temp_reg[1][3]/Q
                         net (fo=1, routed)           0.248    -0.116    pl/temp_reg_n_0_[1][3]
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.071 r  pl/temp[1][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.071    pl/temp_reg[1]_1[3]
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.092    -0.413    pl/temp_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 pl/done_loading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.251ns (54.503%)  route 0.210ns (45.497%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/done_loading_reg/Q
                         net (fo=13, routed)          0.210    -0.153    pl/done_loading
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.108    pl/checksum[7]_i_7_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.043 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.043    pl/checksum[5]
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    pl/CLK
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.492    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.102    -0.390    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 pl/position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.152%)  route 0.266ns (58.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[0]/Q
                         net (fo=27, routed)          0.098    -0.265    pl/position_reg_n_0_[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  pl/temp[0][5]_i_1__0/O
                         net (fo=2, routed)           0.168    -0.052    pl/temp_reg[0]_0[5]
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/C
                         clock pessimism              0.269    -0.470    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070    -0.400    pl/temp_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ex_handler/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            io_cont/started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    ex_handler/CLK
    SLICE_X34Y34         FDRE                                         r  ex_handler/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  ex_handler/done_reg/Q
                         net (fo=5, routed)           0.299    -0.062    io_cont/started_reg_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.017 r  io_cont/started_i_1/O
                         net (fo=1, routed)           0.000    -0.017    io_cont/started_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/C
                         clock pessimism              0.248    -0.490    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.370    io_cont/started_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.230ns (49.988%)  route 0.230ns (50.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=3, routed)           0.230    -0.149    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[2]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.107    -0.400    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X34Y34     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X34Y34     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y33     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X34Y34     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         2104  Failing Endpoints,  Worst Slack       -6.864ns,  Total Violation    -8117.510ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.864ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[20][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)       -0.040    18.799    processor/memory/memory_reg[20][0][5]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.864    

Slack (VIOLATED) :        -6.852ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[37][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.299ns  (logic 6.509ns (27.937%)  route 16.790ns (72.063%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.174    25.663    processor/memory/D[2]
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.432    18.598    processor/memory/clk_50Mhz
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/C
                         clock pessimism              0.493    19.090    
                         clock uncertainty           -0.264    18.827    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)       -0.016    18.811    processor/memory/memory_reg[37][0][2]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 -6.852    

Slack (VIOLATED) :        -6.852ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[49][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)       -0.028    18.811    processor/memory/memory_reg[49][0][5]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.852    

Slack (VIOLATED) :        -6.844ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[7][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.265ns  (logic 6.509ns (27.978%)  route 16.756ns (72.022%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 18.601 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.097    25.629    processor/memory/D[4]
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    18.601    processor/memory/clk_50Mhz
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/C
                         clock pessimism              0.493    19.093    
                         clock uncertainty           -0.264    18.830    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)       -0.045    18.785    processor/memory/memory_reg[7][0][4]
  -------------------------------------------------------------------
                         required time                         18.785    
                         arrival time                         -25.629    
  -------------------------------------------------------------------
                         slack                                 -6.844    

Slack (VIOLATED) :        -6.836ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[39][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.270ns  (logic 6.509ns (27.971%)  route 16.761ns (72.029%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.102    25.634    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.613    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.043    18.799    processor/memory/memory_reg[39][0][4]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -25.634    
  -------------------------------------------------------------------
                         slack                                 -6.836    

Slack (VIOLATED) :        -6.834ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.332ns  (logic 6.509ns (27.897%)  route 16.823ns (72.103%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.680 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.164    25.696    processor/memory/D[4]
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.513    18.680    processor/memory/clk_50Mhz
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/C
                         clock pessimism              0.493    19.172    
                         clock uncertainty           -0.264    18.909    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)       -0.047    18.862    processor/memory/memory_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         18.862    
                         arrival time                         -25.696    
  -------------------------------------------------------------------
                         slack                                 -6.834    

Slack (VIOLATED) :        -6.827ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[33][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.264ns  (logic 6.509ns (27.979%)  route 16.755ns (72.021%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.096    25.628    processor/memory/D[4]
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)       -0.043    18.801    processor/memory/memory_reg[33][0][4]
  -------------------------------------------------------------------
                         required time                         18.801    
                         arrival time                         -25.628    
  -------------------------------------------------------------------
                         slack                                 -6.827    

Slack (VIOLATED) :        -6.818ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[32][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.284ns  (logic 6.509ns (27.954%)  route 16.775ns (72.046%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.159    25.648    processor/memory/D[2]
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)       -0.013    18.831    processor/memory/memory_reg[32][0][2]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 -6.818    

Slack (VIOLATED) :        -6.815ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[14][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.202ns  (logic 6.509ns (28.054%)  route 16.693ns (71.946%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.549    24.552    processor/registers/reg_writeData[0]_11[2]
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124    24.676 r  processor/registers/memory[0][0][2]_i_1_replica_1/O
                         net (fo=10, routed)          0.889    25.566    processor/memory/freeze_reg_93[2]_repN_1_alias
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.615    processor/memory/clk_50Mhz
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/C
                         clock pessimism              0.493    19.107    
                         clock uncertainty           -0.264    18.844    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.093    18.751    processor/memory/memory_reg[14][0][2]
  -------------------------------------------------------------------
                         required time                         18.751    
                         arrival time                         -25.566    
  -------------------------------------------------------------------
                         slack                                 -6.815    

Slack (VIOLATED) :        -6.814ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[88][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.239ns  (logic 6.509ns (28.009%)  route 16.730ns (71.991%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.600 - 20.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.114    25.603    processor/memory/D[2]
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.600    processor/memory/clk_50Mhz
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.264    18.829    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.040    18.789    processor/memory/memory_reg[88][0][2]
  -------------------------------------------------------------------
                         required time                         18.789    
                         arrival time                         -25.603    
  -------------------------------------------------------------------
                         slack                                 -6.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.295    -0.073    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.028 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
                         clock uncertainty            0.264    -0.205    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.085    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.264    -0.237    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.167    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.448%)  route 0.190ns (42.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.190    -0.177    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.132 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/write_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.071%)  route 0.278ns (59.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.082    pl/temp_reg_n_0_[0][2]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.037 r  pl/temp[0][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.037    pl/temp_reg[0]_0[2]
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/C
                         clock pessimism              0.247    -0.488    
                         clock uncertainty            0.264    -0.224    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.121    -0.103    pl/write_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.119%)  route 0.289ns (60.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[1]/Q
                         net (fo=27, routed)          0.289    -0.073    pl/position_reg_n_0_[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I2_O)        0.045    -0.028 r  pl/temp[2][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[2]_2[2]
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/C
                         clock pessimism              0.248    -0.491    
                         clock uncertainty            0.264    -0.227    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.121    -0.106    pl/temp_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pl/temp_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.848%)  route 0.248ns (57.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/temp_reg[1][3]/Q
                         net (fo=1, routed)           0.248    -0.116    pl/temp_reg_n_0_[1][3]
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.071 r  pl/temp[1][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.071    pl/temp_reg[1]_1[3]
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.264    -0.241    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.092    -0.149    pl/temp_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pl/done_loading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.251ns (54.503%)  route 0.210ns (45.497%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/done_loading_reg/Q
                         net (fo=13, routed)          0.210    -0.153    pl/done_loading
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.108    pl/checksum[7]_i_7_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.043 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.043    pl/checksum[5]
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    pl/CLK
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.264    -0.228    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.102    -0.126    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pl/position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.152%)  route 0.266ns (58.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[0]/Q
                         net (fo=27, routed)          0.098    -0.265    pl/position_reg_n_0_[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  pl/temp[0][5]_i_1__0/O
                         net (fo=2, routed)           0.168    -0.052    pl/temp_reg[0]_0[5]
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/C
                         clock pessimism              0.269    -0.470    
                         clock uncertainty            0.264    -0.206    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070    -0.136    pl/temp_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ex_handler/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            io_cont/started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    ex_handler/CLK
    SLICE_X34Y34         FDRE                                         r  ex_handler/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  ex_handler/done_reg/Q
                         net (fo=5, routed)           0.299    -0.062    io_cont/started_reg_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.017 r  io_cont/started_i_1/O
                         net (fo=1, routed)           0.000    -0.017    io_cont/started_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.264    -0.226    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.106    io_cont/started_reg
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.230ns (49.988%)  route 0.230ns (50.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=3, routed)           0.230    -0.149    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[2]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.264    -0.243    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.107    -0.136    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         2104  Failing Endpoints,  Worst Slack       -6.864ns,  Total Violation    -8119.036ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.864ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[20][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X19Y44         FDRE                                         r  processor/memory/memory_reg[20][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X19Y44         FDRE (Setup_fdre_C_D)       -0.040    18.798    processor/memory/memory_reg[20][0][5]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.864    

Slack (VIOLATED) :        -6.853ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[37][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.299ns  (logic 6.509ns (27.937%)  route 16.790ns (72.063%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.597 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.174    25.663    processor/memory/D[2]
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.432    18.597    processor/memory/clk_50Mhz
    SLICE_X30Y60         FDRE                                         r  processor/memory/memory_reg[37][0][2]/C
                         clock pessimism              0.493    19.090    
                         clock uncertainty           -0.264    18.826    
    SLICE_X30Y60         FDRE (Setup_fdre_C_D)       -0.016    18.810    processor/memory/memory_reg[37][0][2]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -25.663    
  -------------------------------------------------------------------
                         slack                                 -6.853    

Slack (VIOLATED) :        -6.852ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[49][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 6.393ns (27.440%)  route 16.905ns (72.560%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=2 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.995 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.856    22.851    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y50         LUT3 (Prop_lut3_I2_O)        0.299    23.150 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=1, routed)           0.283    23.433    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    23.557 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=5, routed)           0.469    24.027    io_cont/reg_writeData[0]_1[2]
    SLICE_X25Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.151 r  io_cont/memory[0][0][5]_i_1/O
                         net (fo=100, routed)         1.512    25.662    processor/memory/D[5]
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X18Y44         FDRE                                         r  processor/memory/memory_reg[49][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)       -0.028    18.810    processor/memory/memory_reg[49][0][5]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -25.662    
  -------------------------------------------------------------------
                         slack                                 -6.852    

Slack (VIOLATED) :        -6.845ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[7][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.265ns  (logic 6.509ns (27.978%)  route 16.756ns (72.022%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 18.600 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.097    25.629    processor/memory/D[4]
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.435    18.600    processor/memory/clk_50Mhz
    SLICE_X28Y51         FDRE                                         r  processor/memory/memory_reg[7][0][4]/C
                         clock pessimism              0.493    19.093    
                         clock uncertainty           -0.264    18.829    
    SLICE_X28Y51         FDRE (Setup_fdre_C_D)       -0.045    18.784    processor/memory/memory_reg[7][0][4]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                         -25.629    
  -------------------------------------------------------------------
                         slack                                 -6.845    

Slack (VIOLATED) :        -6.836ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[39][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.270ns  (logic 6.509ns (27.971%)  route 16.761ns (72.029%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.612 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.102    25.634    processor/memory/D[4]
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.446    18.612    processor/memory/clk_50Mhz
    SLICE_X31Y39         FDRE                                         r  processor/memory/memory_reg[39][0][4]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.264    18.841    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.043    18.798    processor/memory/memory_reg[39][0][4]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -25.634    
  -------------------------------------------------------------------
                         slack                                 -6.836    

Slack (VIOLATED) :        -6.835ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.332ns  (logic 6.509ns (27.897%)  route 16.823ns (72.103%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 18.679 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.164    25.696    processor/memory/D[4]
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.513    18.679    processor/memory/clk_50Mhz
    SLICE_X37Y42         FDRE                                         r  processor/memory/memory_reg[0][0][4]/C
                         clock pessimism              0.493    19.171    
                         clock uncertainty           -0.264    18.908    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)       -0.047    18.861    processor/memory/memory_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                         -25.696    
  -------------------------------------------------------------------
                         slack                                 -6.835    

Slack (VIOLATED) :        -6.828ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[33][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.264ns  (logic 6.509ns (27.979%)  route 16.755ns (72.021%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT6=13 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    23.869    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.993 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           0.415    24.408    io_cont/reg_writeData[0]_1[1]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.124    24.532 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.096    25.628    processor/memory/D[4]
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X28Y45         FDRE                                         r  processor/memory/memory_reg[33][0][4]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X28Y45         FDRE (Setup_fdre_C_D)       -0.043    18.800    processor/memory/memory_reg[33][0][4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -25.628    
  -------------------------------------------------------------------
                         slack                                 -6.828    

Slack (VIOLATED) :        -6.818ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[32][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.284ns  (logic 6.509ns (27.954%)  route 16.775ns (72.046%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.159    25.648    processor/memory/D[2]
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X28Y46         FDRE                                         r  processor/memory/memory_reg[32][0][2]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)       -0.013    18.830    processor/memory/memory_reg[32][0][2]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                 -6.818    

Slack (VIOLATED) :        -6.816ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[14][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.202ns  (logic 6.509ns (28.054%)  route 16.693ns (71.946%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.614 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.549    24.552    processor/registers/reg_writeData[0]_11[2]
    SLICE_X28Y47         LUT3 (Prop_lut3_I0_O)        0.124    24.676 r  processor/registers/memory[0][0][2]_i_1_replica_1/O
                         net (fo=10, routed)          0.889    25.566    processor/memory/freeze_reg_93[2]_repN_1_alias
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.448    18.614    processor/memory/clk_50Mhz
    SLICE_X29Y44         FDRE                                         r  processor/memory/memory_reg[14][0][2]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.093    18.750    processor/memory/memory_reg[14][0][2]
  -------------------------------------------------------------------
                         required time                         18.750    
                         arrival time                         -25.566    
  -------------------------------------------------------------------
                         slack                                 -6.816    

Slack (VIOLATED) :        -6.815ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[88][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.239ns  (logic 6.509ns (28.009%)  route 16.730ns (71.991%))
  Logic Levels:           26  (CARRY4=5 LUT2=4 LUT3=1 LUT4=1 LUT6=12 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -3.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.599 - 19.999 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         1.397     4.217    processor/memory/Q[0]
    SLICE_X23Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.341 r  processor/memory/read1_reg[1]_i_227/O
                         net (fo=1, routed)           0.000     4.341    processor/memory/read1_reg[1]_i_227_n_0
    SLICE_X23Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.586 r  processor/memory/read1_reg[1]_i_144/O
                         net (fo=1, routed)           0.000     4.586    processor/memory/read1_reg[1]_i_144_n_0
    SLICE_X23Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.690 r  processor/memory/read1_reg[1]_i_63/O
                         net (fo=1, routed)           0.943     5.633    processor/memory/read1_reg[1]_i_63_n_0
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.316     5.949 r  processor/memory/read1_reg[1]_i_25/O
                         net (fo=1, routed)           0.950     6.899    processor/registers/write_reg_reg[1]_i_2_2
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.023 r  processor/registers/read1_reg[1]_i_9/O
                         net (fo=26, routed)          0.960     7.982    processor/registers/mem_instruction[0]_2[1]
    SLICE_X23Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  processor/registers/alu_op_reg[1]_i_3/O
                         net (fo=3, routed)           0.726     8.832    io_cont/alu_op_reg[1]_i_3_n_0_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.956 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262    10.218    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273    10.491 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837    11.328    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316    11.644 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874    12.518    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.642 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    13.456    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.580 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    13.982    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.106 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    14.927    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    15.051 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    15.898    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.022 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    16.022    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    16.569 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    17.706    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    18.008 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    18.436    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    18.560 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    18.560    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.092 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.092    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.426 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    20.369    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    20.672 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    21.117    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    21.241 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    21.241    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.773 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.773    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.107 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    22.991    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    23.294 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    23.879    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    24.003 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           0.362    24.365    processor/registers/reg_writeData[0]_11[2]
    SLICE_X31Y48         LUT3 (Prop_lut3_I0_O)        0.124    24.489 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=88, routed)          1.114    25.603    processor/memory/D[2]
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.599    processor/memory/clk_50Mhz
    SLICE_X29Y53         FDRE                                         r  processor/memory/memory_reg[88][0][2]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.264    18.828    
    SLICE_X29Y53         FDRE (Setup_fdre_C_D)       -0.040    18.788    processor/memory/memory_reg[88][0][2]
  -------------------------------------------------------------------
                         required time                         18.788    
                         arrival time                         -25.603    
  -------------------------------------------------------------------
                         slack                                 -6.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.663%)  route 0.295ns (61.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.295    -0.073    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.028 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
                         clock uncertainty            0.264    -0.205    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.085    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.264    -0.237    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.167    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.256ns (57.448%)  route 0.190ns (42.552%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.190    -0.177    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.132 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.132    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.062 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.062    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/write_data_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.071%)  route 0.278ns (59.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][2]/Q
                         net (fo=1, routed)           0.278    -0.082    pl/temp_reg_n_0_[0][2]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.037 r  pl/temp[0][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.037    pl/temp_reg[0]_0[2]
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][2]/C
                         clock pessimism              0.247    -0.488    
                         clock uncertainty            0.264    -0.224    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.121    -0.103    pl/write_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.119%)  route 0.289ns (60.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[1]/Q
                         net (fo=27, routed)          0.289    -0.073    pl/position_reg_n_0_[1]
    SLICE_X40Y30         LUT5 (Prop_lut5_I2_O)        0.045    -0.028 r  pl/temp[2][2]_i_1/O
                         net (fo=2, routed)           0.000    -0.028    pl/temp_reg[2]_2[2]
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X40Y30         FDRE                                         r  pl/temp_reg[2][2]/C
                         clock pessimism              0.248    -0.491    
                         clock uncertainty            0.264    -0.227    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.121    -0.106    pl/temp_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pl/temp_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.848%)  route 0.248ns (57.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.585    -0.505    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  pl/temp_reg[1][3]/Q
                         net (fo=1, routed)           0.248    -0.116    pl/temp_reg_n_0_[1][3]
    SLICE_X39Y30         LUT5 (Prop_lut5_I4_O)        0.045    -0.071 r  pl/temp[1][3]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.071    pl/temp_reg[1]_1[3]
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X39Y30         FDRE                                         r  pl/temp_reg[1][3]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.264    -0.241    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.092    -0.149    pl/temp_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pl/done_loading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.251ns (54.503%)  route 0.210ns (45.497%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/done_loading_reg/Q
                         net (fo=13, routed)          0.210    -0.153    pl/done_loading
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  pl/checksum[7]_i_7/O
                         net (fo=1, routed)           0.000    -0.108    pl/checksum[7]_i_7_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.043 r  pl/checksum_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.043    pl/checksum[5]
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    pl/CLK
    SLICE_X37Y30         FDRE                                         r  pl/checksum_reg[5]/C
                         clock pessimism              0.248    -0.492    
                         clock uncertainty            0.264    -0.228    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.102    -0.126    pl/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pl/position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.152%)  route 0.266ns (58.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    pl/CLK
    SLICE_X38Y31         FDRE                                         r  pl/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  pl/position_reg[0]/Q
                         net (fo=27, routed)          0.098    -0.265    pl/position_reg_n_0_[0]
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  pl/temp[0][5]_i_1__0/O
                         net (fo=2, routed)           0.168    -0.052    pl/temp_reg[0]_0[5]
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    pl/CLK
    SLICE_X37Y31         FDRE                                         r  pl/temp_reg[0][5]/C
                         clock pessimism              0.269    -0.470    
                         clock uncertainty            0.264    -0.206    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070    -0.136    pl/temp_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ex_handler/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_cont/started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.365%)  route 0.299ns (61.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.588    -0.502    ex_handler/CLK
    SLICE_X34Y34         FDRE                                         r  ex_handler/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  ex_handler/done_reg/Q
                         net (fo=5, routed)           0.299    -0.062    io_cont/started_reg_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.017 r  io_cont/started_i_1/O
                         net (fo=1, routed)           0.000    -0.017    io_cont/started_i_1_n_0
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/started_reg/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.264    -0.226    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.120    -0.106    io_cont/started_reg
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.230ns (49.988%)  route 0.230ns (50.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.583    -0.507    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=3, routed)           0.230    -0.149    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.102    -0.047 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    uart_controller/tx_clk_count[2]_i_1_n_0
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    uart_controller/clk_50Mhz
    SLICE_X38Y28         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.264    -0.243    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.107    -0.136    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][0]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][1][5]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][1][5]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][1]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][4]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.383ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.416 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.416    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.493    21.909    
                         clock uncertainty           -0.264    21.645    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.069    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.383    

Slack (MET) :             15.383ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.416 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.416    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.909    
                         clock uncertainty           -0.264    21.645    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.069    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.305    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.160    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.305    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.160    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.938    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][0]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][1][5]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][1][5]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][1]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][4]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.481    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.493    21.974    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.383ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.416 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.416    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.493    21.909    
                         clock uncertainty           -0.264    21.645    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.069    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.383    

Slack (MET) :             15.383ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.416 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.878    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.969 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.416    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.909    
                         clock uncertainty           -0.264    21.645    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.069    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.305    
                         clock uncertainty            0.264     1.569    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.424    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.305    
                         clock uncertainty            0.264     1.569    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.424    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][0]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][1][5]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][1][5]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][1]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][4]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.264    21.710    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.134    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.273    

Slack (MET) :             15.382ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.415 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.415    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.493    21.908    
                         clock uncertainty           -0.264    21.645    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.069    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.382    

Slack (MET) :             15.382ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.415 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.415    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.908    
                         clock uncertainty           -0.264    21.645    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.069    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.069    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.503     1.309    
                         clock uncertainty            0.264     1.573    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.453    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.305    
                         clock uncertainty            0.264     1.569    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.424    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.305    
                         clock uncertainty            0.264     1.569    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.424    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][0][0]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][1][5]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][1][5]
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][0]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][1]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][2][1]
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][2][4]
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][2][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.478ns (7.266%)  route 6.100ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 21.480 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        6.100     5.861    processor/registers/proc_reset
    SLICE_X34Y39         FDCE                                         f  processor/registers/registers_reg[0][2][6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.512    21.480    processor/registers/proc_clk_BUFG
    SLICE_X34Y39         FDCE                                         r  processor/registers/registers_reg[0][2][6]_lopt_replica/C
                         clock pessimism              0.493    21.973    
                         clock uncertainty           -0.248    21.725    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.576    21.149    processor/registers/registers_reg[0][2][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         21.149    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.398ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.415 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.415    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
                         clock pessimism              0.493    21.908    
                         clock uncertainty           -0.248    21.660    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.084    processor/registers/IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.084    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.398    

Slack (MET) :             15.398ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.478ns (7.464%)  route 5.926ns (92.536%))
  Logic Levels:           0  
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns = ( 21.415 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        5.926     5.686    processor/registers/proc_reset
    SLICE_X24Y43         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    19.877    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    19.968 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.447    21.415    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
                         clock pessimism              0.493    21.908    
                         clock uncertainty           -0.248    21.660    
    SLICE_X24Y43         FDCE (Recov_fdce_C_CLR)     -0.576    21.084    processor/registers/IP_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         21.084    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                 15.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.148ns (5.854%)  route 2.380ns (94.146%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.380     2.024    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.836     0.806    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.503     1.309    
    SLICE_X30Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.189    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
                         clock pessimism              0.503     1.305    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.160    processor/registers/IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.148ns (5.689%)  route 2.453ns (94.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2170, routed)        2.453     2.098    processor/registers/proc_reset
    SLICE_X21Y45         FDCE                                         f  processor/registers/IP_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.832     0.802    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
                         clock pessimism              0.503     1.305    
    SLICE_X21Y45         FDCE (Remov_fdce_C_CLR)     -0.145     1.160    processor/registers/IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.938    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 0.919ns (13.871%)  route 5.706ns (86.129%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X20Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           3.344     4.111    processor/registers/read1_reg[1]_i_1_0[0]
    SLICE_X25Y35         LUT4 (Prop_lut4_I2_O)        0.152     4.263 r  processor/registers/write_reg_reg[0]_i_1/O
                         net (fo=1, routed)           2.363     6.625    processor/id/registers_reg[0][0][6][0]
    SLICE_X18Y37         LDCE                                         r  processor/id/write_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.543ns  (logic 0.749ns (13.513%)  route 4.794ns (86.487%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          3.083     3.708    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.124     3.832 r  processor/registers/Data1_reg[0][4]_i_1/O
                         net (fo=1, routed)           1.711     5.543    processor/registers/Data1_reg[0][4]_i_1_n_0
    SLICE_X34Y40         LDCE                                         r  processor/registers/Data1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.341ns  (logic 1.015ns (19.004%)  route 4.326ns (80.996%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X20Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           1.332     2.099    processor/registers/read1_reg[1]_i_1_0[1]
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.124     2.223 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.818     3.042    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           2.175     5.341    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.000ns  (logic 1.015ns (20.300%)  route 3.985ns (79.700%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X20Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           3.213     3.980    processor/registers/read1_reg[1]_i_1_0[0]
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.151     4.256    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.380 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.620     5.000    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 0.749ns (15.289%)  route 4.150ns (84.711%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          3.215     3.840    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.124     3.964 r  processor/registers/Data1_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.935     4.899    processor/registers/Data1_reg[0][3]_i_1_n_0
    SLICE_X41Y44         LDCE                                         r  processor/registers/Data1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 0.749ns (15.918%)  route 3.956ns (84.082%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.887     3.512    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.124     3.636 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           1.070     4.705    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X31Y34         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.690ns  (logic 0.749ns (15.970%)  route 3.941ns (84.030%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          3.079     3.704    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.828 r  processor/registers/Data2_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.862     4.690    processor/registers/Data2_reg[1][4]_i_1_n_0
    SLICE_X33Y33         LDCE                                         r  processor/registers/Data2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.687ns  (logic 0.749ns (15.982%)  route 3.938ns (84.018%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          3.216     3.841    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.124     3.965 r  processor/registers/Data1_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.722     4.687    processor/registers/Data1_reg[0][2]_i_1_n_0
    SLICE_X41Y44         LDCE                                         r  processor/registers/Data1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.679ns  (logic 0.749ns (16.006%)  route 3.930ns (83.994%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          3.074     3.699    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     3.823 r  processor/registers/Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.857     4.679    processor/registers/Data2_reg[1][2]_i_1_n_0
    SLICE_X33Y33         LDCE                                         r  processor/registers/Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.506ns  (logic 0.749ns (16.622%)  route 3.757ns (83.378%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.706     3.331    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X31Y41         LUT4 (Prop_lut4_I3_O)        0.124     3.455 r  processor/registers/Data1_reg[1][1]_i_1/O
                         net (fo=1, routed)           1.051     4.506    processor/registers/Data1_reg[1][1]_i_1_n_0
    SLICE_X34Y40         LDCE                                         r  processor/registers/Data1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.225ns (63.441%)  route 0.130ns (36.559%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X20Y39         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.130     0.355    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X22Y38         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.223ns (28.551%)  route 0.558ns (71.449%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.558     0.736    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X33Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.781 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.000     0.781    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.894ns  (logic 0.223ns (24.932%)  route 0.671ns (75.068%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.555     0.733    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X33Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.778 r  processor/registers/Data2_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.116     0.894    processor/registers/Data2_reg[2][4]_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  processor/registers/Data2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.223ns (23.689%)  route 0.718ns (76.311%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.618     0.796    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X34Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.841 r  processor/registers/Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.101     0.941    processor/registers/Data1_reg[2][1]_i_1_n_0
    SLICE_X37Y40         LDCE                                         r  processor/registers/Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 0.223ns (21.908%)  route 0.795ns (78.092%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.619     0.797    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.842 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.176     1.018    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.031ns  (logic 0.223ns (21.625%)  route 0.808ns (78.375%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.638     0.816    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.861 r  processor/registers/Data2_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.170     1.031    processor/registers/Data2_reg[1][5]_i_1_n_0
    SLICE_X34Y36         LDCE                                         r  processor/registers/Data2_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.038ns  (logic 0.223ns (21.493%)  route 0.815ns (78.507%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.525     0.703    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X32Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.748 r  processor/registers/Data2_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.289     1.038    processor/registers/Data2_reg[1][3]_i_1_n_0
    SLICE_X32Y34         LDCE                                         r  processor/registers/Data2_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 0.223ns (21.425%)  route 0.818ns (78.575%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.589     0.767    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X33Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.812 r  processor/registers/Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.229     1.041    processor/registers/Data2_reg[2][1]_i_1_n_0
    SLICE_X33Y33         LDCE                                         r  processor/registers/Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.044ns  (logic 0.223ns (21.366%)  route 0.821ns (78.634%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.706     0.884    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.929 r  processor/registers/Data1_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.114     1.044    processor/registers/Data1_reg[1][2]_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  processor/registers/Data1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.046ns  (logic 0.223ns (21.326%)  route 0.823ns (78.674%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.564     0.742    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.787 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.259     1.046    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.700ns  (logic 5.534ns (35.250%)  route 10.166ns (64.750%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         3.884     6.703    processor/memory/Q[0]
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.827 r  processor/memory/read1_reg[1]_i_314/O
                         net (fo=1, routed)           0.000     6.827    processor/memory/read1_reg[1]_i_314_n_0
    SLICE_X30Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     7.068 r  processor/memory/read1_reg[1]_i_220/O
                         net (fo=1, routed)           0.000     7.068    processor/memory/read1_reg[1]_i_220_n_0
    SLICE_X30Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     7.166 r  processor/memory/read1_reg[1]_i_133/O
                         net (fo=1, routed)           0.953     8.120    processor/memory/read1_reg[1]_i_133_n_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.319     8.439 r  processor/memory/read1_reg[1]_i_57/O
                         net (fo=1, routed)           0.000     8.439    processor/memory/read1_reg[1]_i_57_n_0
    SLICE_X27Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.656 r  processor/memory/read1_reg[1]_i_22/O
                         net (fo=1, routed)           1.089     9.745    processor/registers/write_reg_reg[1]_i_2_5
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.044 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.172    11.216    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y34         LUT3 (Prop_lut3_I0_O)        0.124    11.340 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=3, routed)           0.770    12.110    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124    12.234 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=5, routed)           2.298    14.531    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.532    18.064 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.064    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.943ns  (logic 2.359ns (16.919%)  route 11.584ns (83.081%))
  Logic Levels:           9  (LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         3.884     6.703    processor/memory/Q[0]
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.827 r  processor/memory/read1_reg[1]_i_314/O
                         net (fo=1, routed)           0.000     6.827    processor/memory/read1_reg[1]_i_314_n_0
    SLICE_X30Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     7.068 r  processor/memory/read1_reg[1]_i_220/O
                         net (fo=1, routed)           0.000     7.068    processor/memory/read1_reg[1]_i_220_n_0
    SLICE_X30Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     7.166 r  processor/memory/read1_reg[1]_i_133/O
                         net (fo=1, routed)           0.953     8.120    processor/memory/read1_reg[1]_i_133_n_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.319     8.439 r  processor/memory/read1_reg[1]_i_57/O
                         net (fo=1, routed)           0.000     8.439    processor/memory/read1_reg[1]_i_57_n_0
    SLICE_X27Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.656 r  processor/memory/read1_reg[1]_i_22/O
                         net (fo=1, routed)           1.089     9.745    processor/registers/write_reg_reg[1]_i_2_5
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.044 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.177    11.221    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y34         LUT4 (Prop_lut4_I2_O)        0.149    11.370 r  processor/registers/read1_reg[1]_i_15/O
                         net (fo=2, routed)           1.487    12.857    processor/registers/read1_reg[1]_i_15_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I4_O)        0.332    13.189 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.818    14.007    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           2.175    16.307    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.924ns  (logic 1.822ns (13.085%)  route 12.102ns (86.915%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.566     2.366    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.822 r  processor/registers/IP_reg_reg[2]_rep/Q
                         net (fo=47, routed)          4.249     7.071    processor/memory/address_reg[2]_i_43_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_S_O)       0.314     7.385 r  processor/memory/address_reg[4]_i_58/O
                         net (fo=1, routed)           0.000     7.385    processor/memory/address_reg[4]_i_58_n_0
    SLICE_X10Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     7.483 r  processor/memory/address_reg[4]_i_44/O
                         net (fo=1, routed)           1.655     9.137    processor/memory/address_reg[4]_i_44_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I3_O)        0.319     9.456 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     9.456    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X18Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     9.670 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.087    10.757    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.297    11.054 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           3.594    14.648    processor/registers/mem_instruction[2]_0[4]
    SLICE_X23Y37         LUT3 (Prop_lut3_I2_O)        0.124    14.772 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           1.518    16.290    processor/id/memory[23][0][6]_i_4[4]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.775ns  (logic 1.880ns (13.647%)  route 11.895ns (86.353%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         6.066     8.885    processor/memory/Q[0]
    SLICE_X20Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.009 r  processor/memory/address_reg[3]_i_67/O
                         net (fo=1, routed)           0.000     9.009    processor/memory/address_reg[3]_i_67_n_0
    SLICE_X20Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     9.254 r  processor/memory/address_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     9.254    processor/memory/address_reg[3]_i_48_n_0
    SLICE_X20Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     9.358 r  processor/memory/address_reg[3]_i_31/O
                         net (fo=1, routed)           1.089    10.447    processor/memory/address_reg[3]_i_31_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.316    10.763 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    10.763    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X26Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    10.977 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           0.436    11.413    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.297    11.710 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           3.008    14.718    processor/registers/mem_instruction[1]_1[3]
    SLICE_X18Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           1.297    16.139    processor/id/registers[0][2][6]_i_2_0[3]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.642ns  (logic 1.842ns (14.570%)  route 10.800ns (85.430%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         6.596     9.416    processor/memory/Q[1]
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.540 r  processor/memory/address_reg[0]_i_81/O
                         net (fo=1, routed)           0.000     9.540    processor/memory/address_reg[0]_i_81_n_0
    SLICE_X23Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.757 r  processor/memory/address_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     9.757    processor/memory/address_reg[0]_i_55_n_0
    SLICE_X23Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     9.851 r  processor/memory/address_reg[0]_i_42/O
                         net (fo=1, routed)           0.573    10.424    processor/memory/address_reg[0]_i_42_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.740 r  processor/memory/address_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    10.740    processor/memory/address_reg[0]_i_21_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    10.954 r  processor/memory/address_reg[0]_i_9/O
                         net (fo=1, routed)           1.286    12.239    processor/registers/internal_reg2_reg[1]_i_2_2
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.297    12.536 r  processor/registers/address_reg[0]_i_3/O
                         net (fo=3, routed)           1.423    13.959    processor/registers/mem_instruction[2]_0[0]
    SLICE_X18Y36         LUT3 (Prop_lut3_I2_O)        0.124    14.083 r  processor/registers/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.923    15.006    processor/id/memory[23][0][6]_i_4[0]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.447ns  (logic 1.842ns (14.799%)  route 10.605ns (85.201%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         6.596     9.416    processor/memory/Q[1]
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.540 r  processor/memory/address_reg[0]_i_81/O
                         net (fo=1, routed)           0.000     9.540    processor/memory/address_reg[0]_i_81_n_0
    SLICE_X23Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.757 r  processor/memory/address_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     9.757    processor/memory/address_reg[0]_i_55_n_0
    SLICE_X23Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     9.851 r  processor/memory/address_reg[0]_i_42/O
                         net (fo=1, routed)           0.573    10.424    processor/memory/address_reg[0]_i_42_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.740 r  processor/memory/address_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    10.740    processor/memory/address_reg[0]_i_21_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    10.954 r  processor/memory/address_reg[0]_i_9/O
                         net (fo=1, routed)           1.286    12.239    processor/registers/internal_reg2_reg[1]_i_2_2
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.297    12.536 r  processor/registers/address_reg[0]_i_3/O
                         net (fo=3, routed)           1.611    14.147    processor/registers/mem_instruction[2]_0[0]
    SLICE_X18Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.271 r  processor/registers/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.539    14.811    processor/id/registers[0][2][6]_i_2_0[0]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.367ns  (logic 1.914ns (15.477%)  route 10.452ns (84.523%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         5.302     8.122    processor/memory/Q[0]
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.246 r  processor/memory/address_reg[5]_i_87/O
                         net (fo=1, routed)           0.000     8.246    processor/memory/address_reg[5]_i_87_n_0
    SLICE_X16Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     8.491 r  processor/memory/address_reg[5]_i_58/O
                         net (fo=1, routed)           0.000     8.491    processor/memory/address_reg[5]_i_58_n_0
    SLICE_X16Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     8.595 r  processor/memory/address_reg[5]_i_44/O
                         net (fo=1, routed)           0.953     9.548    processor/memory/address_reg[5]_i_44_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.316     9.864 r  processor/memory/address_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     9.864    processor/memory/address_reg[5]_i_21_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    10.081 r  processor/memory/address_reg[5]_i_9/O
                         net (fo=1, routed)           1.166    11.247    processor/registers/internal_reg2_reg[1]_i_2_8
    SLICE_X21Y35         LUT6 (Prop_lut6_I5_O)        0.299    11.546 r  processor/registers/address_reg[5]_i_3/O
                         net (fo=3, routed)           2.164    13.711    processor/registers/mem_instruction[2]_0[5]
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.153    13.864 r  processor/registers/address_reg[5]_i_1/O
                         net (fo=1, routed)           0.867    14.730    processor/id/memory[23][0][6]_i_4[5]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.343ns  (logic 1.880ns (15.231%)  route 10.463ns (84.769%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         6.066     8.885    processor/memory/Q[0]
    SLICE_X20Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.009 r  processor/memory/address_reg[3]_i_67/O
                         net (fo=1, routed)           0.000     9.009    processor/memory/address_reg[3]_i_67_n_0
    SLICE_X20Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     9.254 r  processor/memory/address_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     9.254    processor/memory/address_reg[3]_i_48_n_0
    SLICE_X20Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     9.358 r  processor/memory/address_reg[3]_i_31/O
                         net (fo=1, routed)           1.089    10.447    processor/memory/address_reg[3]_i_31_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.316    10.763 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    10.763    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X26Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    10.977 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           0.436    11.413    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.297    11.710 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           1.631    13.341    processor/registers/mem_instruction[1]_1[3]
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.465 r  processor/registers/address_reg[3]_i_1/O
                         net (fo=1, routed)           1.242    14.707    processor/id/memory[23][0][6]_i_4[3]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.006ns  (logic 1.847ns (15.384%)  route 10.159ns (84.616%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         3.786     6.606    processor/memory/Q[1]
    SLICE_X16Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.730 r  processor/memory/address_reg[1]_i_77/O
                         net (fo=1, routed)           0.000     6.730    processor/memory/address_reg[1]_i_77_n_0
    SLICE_X16Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     6.947 r  processor/memory/address_reg[1]_i_53/O
                         net (fo=1, routed)           0.000     6.947    processor/memory/address_reg[1]_i_53_n_0
    SLICE_X16Y46         MUXF8 (Prop_muxf8_I1_O)      0.094     7.041 r  processor/memory/address_reg[1]_i_33/O
                         net (fo=1, routed)           1.915     8.955    processor/memory/address_reg[1]_i_33_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.316     9.271 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.271    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     9.488 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.642    10.130    processor/registers/address_reg[1]_i_1_2
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.299    10.429 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           3.438    13.867    processor/registers/mem_instruction[1]_1[1]
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.379    14.370    processor/id/registers[0][2][6]_i_2_0[1]
    SLICE_X21Y38         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.991ns  (logic 1.878ns (15.662%)  route 10.113ns (84.338%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         4.197     7.016    processor/memory/Q[1]
    SLICE_X12Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.140 r  processor/memory/address_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.140    processor/memory/address_reg[1]_i_86_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.241     7.381 r  processor/memory/address_reg[1]_i_58/O
                         net (fo=1, routed)           0.000     7.381    processor/memory/address_reg[1]_i_58_n_0
    SLICE_X12Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     7.479 r  processor/memory/address_reg[1]_i_44/O
                         net (fo=1, routed)           1.407     8.887    processor/memory/address_reg[1]_i_44_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.319     9.206 r  processor/memory/address_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     9.206    processor/memory/address_reg[1]_i_21_n_0
    SLICE_X17Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.423 r  processor/memory/address_reg[1]_i_9/O
                         net (fo=1, routed)           1.169    10.592    processor/registers/internal_reg2_reg[1]_i_2_5
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.891 r  processor/registers/address_reg[1]_i_3/O
                         net (fo=4, routed)           1.103    11.993    processor/registers/mem_instruction[2]_0[1]
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.117 r  processor/registers/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           2.238    14.355    processor/id/read1_reg[0]_i_2[0]
    SLICE_X20Y39         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscall_handler/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.818ns  (logic 0.467ns (57.086%)  route 0.351ns (42.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    syscall_handler/clk_50Mhz
    SLICE_X35Y37         FDRE                                         r  syscall_handler/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  syscall_handler/address_reg[2]/Q
                         net (fo=2, routed)           0.351    -0.605    syscall_handler/address_reg[6]_1[2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.100    -0.505 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    syscall_handler_n_41
    SLICE_X36Y37         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.834ns  (logic 0.467ns (56.013%)  route 0.367ns (43.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.512    -1.321    syscall_handler/clk_50Mhz
    SLICE_X38Y37         FDRE                                         r  syscall_handler/temp_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.954 r  syscall_handler/temp_reg[0][5]/Q
                         net (fo=3, routed)           0.367    -0.588    syscall_handler/temp_reg[0][6]_1[5]
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.100    -0.488 r  syscall_handler/proc_override_mem_write_data_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    syscall_handler_n_52
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.107ns  (logic 0.627ns (56.644%)  route 0.480ns (43.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    pl/CLK
    SLICE_X32Y31         FDRE                                         r  pl/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.385    -1.009 r  pl/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.809    io_cont/tx_data_reg[7]_1[6]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.242    -0.567 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.279    -0.287    io_cont_n_50
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.467ns (42.552%)  route 0.630ns (57.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.508    -1.325    syscall_handler/clk_50Mhz
    SLICE_X37Y34         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.958 r  syscall_handler/temp_reg[2][5]/Q
                         net (fo=3, routed)           0.353    -0.605    syscall_handler/Q[5]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.100    -0.505 r  syscall_handler/proc_override_mem_write_data_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.277    -0.228    syscall_handler_n_66
    SLICE_X37Y33         LDCE                                         r  proc_override_mem_write_data_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.144ns  (logic 0.488ns (42.669%)  route 0.656ns (57.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.511    -1.322    pl/CLK
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    -0.955 r  pl/address_reg[5]/Q
                         net (fo=3, routed)           0.381    -0.574    syscall_handler/proc_override_mem_address_reg[6][5]
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.121    -0.453 r  syscall_handler/proc_override_mem_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.274    -0.179    syscall_handler_n_38
    SLICE_X34Y38         LDCE                                         r  proc_override_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.518ns (42.397%)  route 0.704ns (57.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    pl/CLK
    SLICE_X32Y31         FDRE                                         r  pl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.418    -0.976 r  pl/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.369    -0.607    io_cont/tx_data_reg[7]_1[1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.100    -0.507 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.334    -0.173    io_cont_n_55
    SLICE_X33Y32         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.154ns  (logic 0.518ns (44.883%)  route 0.636ns (55.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.508    -1.325    syscall_handler/clk_50Mhz
    SLICE_X36Y34         FDRE                                         r  syscall_handler/temp_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.418    -0.907 r  syscall_handler/temp_reg[2][3]/Q
                         net (fo=3, routed)           0.365    -0.542    syscall_handler/Q[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.100    -0.442 r  syscall_handler/proc_override_mem_write_data_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.271    -0.171    syscall_handler_n_68
    SLICE_X35Y34         LDCE                                         r  proc_override_mem_write_data_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.197ns  (logic 0.518ns (43.274%)  route 0.679ns (56.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.511    -1.322    pl/CLK
    SLICE_X40Y35         FDRE                                         r  pl/write_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.418    -0.904 r  pl/write_data_reg[0][3]/Q
                         net (fo=1, routed)           0.356    -0.548    syscall_handler/proc_override_mem_write_data_reg[0][6][3]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.100    -0.448 r  syscall_handler/proc_override_mem_write_data_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.323    -0.125    syscall_handler_n_54
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.623ns (48.497%)  route 0.662ns (51.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.441    -1.392    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.385    -1.007 r  ex_handler/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.386    -0.622    io_cont/tx_data_reg[7][2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.238    -0.384 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.108    io_cont_n_54
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.255ns  (logic 0.488ns (38.879%)  route 0.767ns (61.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    syscall_handler/clk_50Mhz
    SLICE_X37Y37         FDRE                                         r  syscall_handler/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  syscall_handler/write_reg/Q
                         net (fo=1, routed)           0.486    -0.470    syscall_handler/syscall_write
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.121    -0.349 r  syscall_handler/proc_override_mem_write_reg_i_1/O
                         net (fo=1, routed)           0.281    -0.068    syscall_handler_n_36
    SLICE_X36Y37         LDCE                                         r  proc_override_mem_write_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.700ns  (logic 5.534ns (35.250%)  route 10.166ns (64.750%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         3.884     6.703    processor/memory/Q[0]
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.827 r  processor/memory/read1_reg[1]_i_314/O
                         net (fo=1, routed)           0.000     6.827    processor/memory/read1_reg[1]_i_314_n_0
    SLICE_X30Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     7.068 r  processor/memory/read1_reg[1]_i_220/O
                         net (fo=1, routed)           0.000     7.068    processor/memory/read1_reg[1]_i_220_n_0
    SLICE_X30Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     7.166 r  processor/memory/read1_reg[1]_i_133/O
                         net (fo=1, routed)           0.953     8.120    processor/memory/read1_reg[1]_i_133_n_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.319     8.439 r  processor/memory/read1_reg[1]_i_57/O
                         net (fo=1, routed)           0.000     8.439    processor/memory/read1_reg[1]_i_57_n_0
    SLICE_X27Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.656 r  processor/memory/read1_reg[1]_i_22/O
                         net (fo=1, routed)           1.089     9.745    processor/registers/write_reg_reg[1]_i_2_5
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.044 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.172    11.216    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y34         LUT3 (Prop_lut3_I0_O)        0.124    11.340 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=3, routed)           0.770    12.110    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124    12.234 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=5, routed)           2.298    14.531    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.532    18.064 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    18.064    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.943ns  (logic 2.359ns (16.919%)  route 11.584ns (83.081%))
  Logic Levels:           9  (LUT4=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         3.884     6.703    processor/memory/Q[0]
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.827 r  processor/memory/read1_reg[1]_i_314/O
                         net (fo=1, routed)           0.000     6.827    processor/memory/read1_reg[1]_i_314_n_0
    SLICE_X30Y35         MUXF7 (Prop_muxf7_I0_O)      0.241     7.068 r  processor/memory/read1_reg[1]_i_220/O
                         net (fo=1, routed)           0.000     7.068    processor/memory/read1_reg[1]_i_220_n_0
    SLICE_X30Y35         MUXF8 (Prop_muxf8_I0_O)      0.098     7.166 r  processor/memory/read1_reg[1]_i_133/O
                         net (fo=1, routed)           0.953     8.120    processor/memory/read1_reg[1]_i_133_n_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.319     8.439 r  processor/memory/read1_reg[1]_i_57/O
                         net (fo=1, routed)           0.000     8.439    processor/memory/read1_reg[1]_i_57_n_0
    SLICE_X27Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     8.656 r  processor/memory/read1_reg[1]_i_22/O
                         net (fo=1, routed)           1.089     9.745    processor/registers/write_reg_reg[1]_i_2_5
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.044 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.177    11.221    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y34         LUT4 (Prop_lut4_I2_O)        0.149    11.370 r  processor/registers/read1_reg[1]_i_15/O
                         net (fo=2, routed)           1.487    12.857    processor/registers/read1_reg[1]_i_15_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I4_O)        0.332    13.189 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.818    14.007    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           2.175    16.307    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.924ns  (logic 1.822ns (13.085%)  route 12.102ns (86.915%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.566     2.366    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.822 r  processor/registers/IP_reg_reg[2]_rep/Q
                         net (fo=47, routed)          4.249     7.071    processor/memory/address_reg[2]_i_43_0
    SLICE_X10Y37         MUXF7 (Prop_muxf7_S_O)       0.314     7.385 r  processor/memory/address_reg[4]_i_58/O
                         net (fo=1, routed)           0.000     7.385    processor/memory/address_reg[4]_i_58_n_0
    SLICE_X10Y37         MUXF8 (Prop_muxf8_I0_O)      0.098     7.483 r  processor/memory/address_reg[4]_i_44/O
                         net (fo=1, routed)           1.655     9.137    processor/memory/address_reg[4]_i_44_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I3_O)        0.319     9.456 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     9.456    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X18Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     9.670 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.087    10.757    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.297    11.054 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           3.594    14.648    processor/registers/mem_instruction[2]_0[4]
    SLICE_X23Y37         LUT3 (Prop_lut3_I2_O)        0.124    14.772 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           1.518    16.290    processor/id/memory[23][0][6]_i_4[4]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.775ns  (logic 1.880ns (13.647%)  route 11.895ns (86.353%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         6.066     8.885    processor/memory/Q[0]
    SLICE_X20Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.009 r  processor/memory/address_reg[3]_i_67/O
                         net (fo=1, routed)           0.000     9.009    processor/memory/address_reg[3]_i_67_n_0
    SLICE_X20Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     9.254 r  processor/memory/address_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     9.254    processor/memory/address_reg[3]_i_48_n_0
    SLICE_X20Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     9.358 r  processor/memory/address_reg[3]_i_31/O
                         net (fo=1, routed)           1.089    10.447    processor/memory/address_reg[3]_i_31_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.316    10.763 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    10.763    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X26Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    10.977 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           0.436    11.413    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.297    11.710 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           3.008    14.718    processor/registers/mem_instruction[1]_1[3]
    SLICE_X18Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           1.297    16.139    processor/id/registers[0][2][6]_i_2_0[3]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.642ns  (logic 1.842ns (14.570%)  route 10.800ns (85.430%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         6.596     9.416    processor/memory/Q[1]
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.540 r  processor/memory/address_reg[0]_i_81/O
                         net (fo=1, routed)           0.000     9.540    processor/memory/address_reg[0]_i_81_n_0
    SLICE_X23Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.757 r  processor/memory/address_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     9.757    processor/memory/address_reg[0]_i_55_n_0
    SLICE_X23Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     9.851 r  processor/memory/address_reg[0]_i_42/O
                         net (fo=1, routed)           0.573    10.424    processor/memory/address_reg[0]_i_42_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.740 r  processor/memory/address_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    10.740    processor/memory/address_reg[0]_i_21_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    10.954 r  processor/memory/address_reg[0]_i_9/O
                         net (fo=1, routed)           1.286    12.239    processor/registers/internal_reg2_reg[1]_i_2_2
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.297    12.536 r  processor/registers/address_reg[0]_i_3/O
                         net (fo=3, routed)           1.423    13.959    processor/registers/mem_instruction[2]_0[0]
    SLICE_X18Y36         LUT3 (Prop_lut3_I2_O)        0.124    14.083 r  processor/registers/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.923    15.006    processor/id/memory[23][0][6]_i_4[0]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.447ns  (logic 1.842ns (14.799%)  route 10.605ns (85.201%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         6.596     9.416    processor/memory/Q[1]
    SLICE_X23Y35         LUT6 (Prop_lut6_I2_O)        0.124     9.540 r  processor/memory/address_reg[0]_i_81/O
                         net (fo=1, routed)           0.000     9.540    processor/memory/address_reg[0]_i_81_n_0
    SLICE_X23Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.757 r  processor/memory/address_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     9.757    processor/memory/address_reg[0]_i_55_n_0
    SLICE_X23Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     9.851 r  processor/memory/address_reg[0]_i_42/O
                         net (fo=1, routed)           0.573    10.424    processor/memory/address_reg[0]_i_42_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.740 r  processor/memory/address_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    10.740    processor/memory/address_reg[0]_i_21_n_0
    SLICE_X18Y38         MUXF7 (Prop_muxf7_I1_O)      0.214    10.954 r  processor/memory/address_reg[0]_i_9/O
                         net (fo=1, routed)           1.286    12.239    processor/registers/internal_reg2_reg[1]_i_2_2
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.297    12.536 r  processor/registers/address_reg[0]_i_3/O
                         net (fo=3, routed)           1.611    14.147    processor/registers/mem_instruction[2]_0[0]
    SLICE_X18Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.271 r  processor/registers/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.539    14.811    processor/id/registers[0][2][6]_i_2_0[0]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.367ns  (logic 1.914ns (15.477%)  route 10.452ns (84.523%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         5.302     8.122    processor/memory/Q[0]
    SLICE_X16Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.246 r  processor/memory/address_reg[5]_i_87/O
                         net (fo=1, routed)           0.000     8.246    processor/memory/address_reg[5]_i_87_n_0
    SLICE_X16Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     8.491 r  processor/memory/address_reg[5]_i_58/O
                         net (fo=1, routed)           0.000     8.491    processor/memory/address_reg[5]_i_58_n_0
    SLICE_X16Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     8.595 r  processor/memory/address_reg[5]_i_44/O
                         net (fo=1, routed)           0.953     9.548    processor/memory/address_reg[5]_i_44_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.316     9.864 r  processor/memory/address_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     9.864    processor/memory/address_reg[5]_i_21_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    10.081 r  processor/memory/address_reg[5]_i_9/O
                         net (fo=1, routed)           1.166    11.247    processor/registers/internal_reg2_reg[1]_i_2_8
    SLICE_X21Y35         LUT6 (Prop_lut6_I5_O)        0.299    11.546 r  processor/registers/address_reg[5]_i_3/O
                         net (fo=3, routed)           2.164    13.711    processor/registers/mem_instruction[2]_0[5]
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.153    13.864 r  processor/registers/address_reg[5]_i_1/O
                         net (fo=1, routed)           0.867    14.730    processor/id/memory[23][0][6]_i_4[5]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.343ns  (logic 1.880ns (15.231%)  route 10.463ns (84.769%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=531, routed)         6.066     8.885    processor/memory/Q[0]
    SLICE_X20Y28         LUT6 (Prop_lut6_I4_O)        0.124     9.009 r  processor/memory/address_reg[3]_i_67/O
                         net (fo=1, routed)           0.000     9.009    processor/memory/address_reg[3]_i_67_n_0
    SLICE_X20Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     9.254 r  processor/memory/address_reg[3]_i_48/O
                         net (fo=1, routed)           0.000     9.254    processor/memory/address_reg[3]_i_48_n_0
    SLICE_X20Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     9.358 r  processor/memory/address_reg[3]_i_31/O
                         net (fo=1, routed)           1.089    10.447    processor/memory/address_reg[3]_i_31_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.316    10.763 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000    10.763    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X26Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    10.977 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           0.436    11.413    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.297    11.710 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           1.631    13.341    processor/registers/mem_instruction[1]_1[3]
    SLICE_X20Y36         LUT3 (Prop_lut3_I0_O)        0.124    13.465 r  processor/registers/address_reg[3]_i_1/O
                         net (fo=1, routed)           1.242    14.707    processor/id/memory[23][0][6]_i_4[3]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.006ns  (logic 1.847ns (15.384%)  route 10.159ns (84.616%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         3.786     6.606    processor/memory/Q[1]
    SLICE_X16Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.730 r  processor/memory/address_reg[1]_i_77/O
                         net (fo=1, routed)           0.000     6.730    processor/memory/address_reg[1]_i_77_n_0
    SLICE_X16Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     6.947 r  processor/memory/address_reg[1]_i_53/O
                         net (fo=1, routed)           0.000     6.947    processor/memory/address_reg[1]_i_53_n_0
    SLICE_X16Y46         MUXF8 (Prop_muxf8_I1_O)      0.094     7.041 r  processor/memory/address_reg[1]_i_33/O
                         net (fo=1, routed)           1.915     8.955    processor/memory/address_reg[1]_i_33_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.316     9.271 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.271    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     9.488 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.642    10.130    processor/registers/address_reg[1]_i_1_2
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.299    10.429 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           3.438    13.867    processor/registers/mem_instruction[1]_1[1]
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.991 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.379    14.370    processor/id/registers[0][2][6]_i_2_0[1]
    SLICE_X21Y38         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.991ns  (logic 1.878ns (15.662%)  route 10.113ns (84.338%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     0.704    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.800 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.564     2.364    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.820 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=529, routed)         4.197     7.016    processor/memory/Q[1]
    SLICE_X12Y32         LUT6 (Prop_lut6_I2_O)        0.124     7.140 r  processor/memory/address_reg[1]_i_86/O
                         net (fo=1, routed)           0.000     7.140    processor/memory/address_reg[1]_i_86_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.241     7.381 r  processor/memory/address_reg[1]_i_58/O
                         net (fo=1, routed)           0.000     7.381    processor/memory/address_reg[1]_i_58_n_0
    SLICE_X12Y32         MUXF8 (Prop_muxf8_I0_O)      0.098     7.479 r  processor/memory/address_reg[1]_i_44/O
                         net (fo=1, routed)           1.407     8.887    processor/memory/address_reg[1]_i_44_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.319     9.206 r  processor/memory/address_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     9.206    processor/memory/address_reg[1]_i_21_n_0
    SLICE_X17Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     9.423 r  processor/memory/address_reg[1]_i_9/O
                         net (fo=1, routed)           1.169    10.592    processor/registers/internal_reg2_reg[1]_i_2_5
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.299    10.891 r  processor/registers/address_reg[1]_i_3/O
                         net (fo=4, routed)           1.103    11.993    processor/registers/mem_instruction[2]_0[1]
    SLICE_X20Y36         LUT2 (Prop_lut2_I0_O)        0.124    12.117 r  processor/registers/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           2.238    14.355    processor/id/read1_reg[0]_i_2[0]
    SLICE_X20Y39         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syscall_handler/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.818ns  (logic 0.467ns (57.086%)  route 0.351ns (42.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    syscall_handler/clk_50Mhz
    SLICE_X35Y37         FDRE                                         r  syscall_handler/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  syscall_handler/address_reg[2]/Q
                         net (fo=2, routed)           0.351    -0.605    syscall_handler/address_reg[6]_1[2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.100    -0.505 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    syscall_handler_n_41
    SLICE_X36Y37         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.834ns  (logic 0.467ns (56.013%)  route 0.367ns (43.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.512    -1.321    syscall_handler/clk_50Mhz
    SLICE_X38Y37         FDRE                                         r  syscall_handler/temp_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.954 r  syscall_handler/temp_reg[0][5]/Q
                         net (fo=3, routed)           0.367    -0.588    syscall_handler/temp_reg[0][6]_1[5]
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.100    -0.488 r  syscall_handler/proc_override_mem_write_data_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    syscall_handler_n_52
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.107ns  (logic 0.627ns (56.644%)  route 0.480ns (43.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    pl/CLK
    SLICE_X32Y31         FDRE                                         r  pl/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.385    -1.009 r  pl/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.809    io_cont/tx_data_reg[7]_1[6]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.242    -0.567 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.279    -0.287    io_cont_n_50
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.467ns (42.552%)  route 0.630ns (57.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.508    -1.325    syscall_handler/clk_50Mhz
    SLICE_X37Y34         FDRE                                         r  syscall_handler/temp_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.958 r  syscall_handler/temp_reg[2][5]/Q
                         net (fo=3, routed)           0.353    -0.605    syscall_handler/Q[5]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.100    -0.505 r  syscall_handler/proc_override_mem_write_data_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.277    -0.228    syscall_handler_n_66
    SLICE_X37Y33         LDCE                                         r  proc_override_mem_write_data_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.144ns  (logic 0.488ns (42.669%)  route 0.656ns (57.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.511    -1.322    pl/CLK
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.367    -0.955 r  pl/address_reg[5]/Q
                         net (fo=3, routed)           0.381    -0.574    syscall_handler/proc_override_mem_address_reg[6][5]
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.121    -0.453 r  syscall_handler/proc_override_mem_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.274    -0.179    syscall_handler_n_38
    SLICE_X34Y38         LDCE                                         r  proc_override_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.518ns (42.397%)  route 0.704ns (57.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    pl/CLK
    SLICE_X32Y31         FDRE                                         r  pl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.418    -0.976 r  pl/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.369    -0.607    io_cont/tx_data_reg[7]_1[1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.100    -0.507 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.334    -0.173    io_cont_n_55
    SLICE_X33Y32         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.154ns  (logic 0.518ns (44.883%)  route 0.636ns (55.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.508    -1.325    syscall_handler/clk_50Mhz
    SLICE_X36Y34         FDRE                                         r  syscall_handler/temp_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.418    -0.907 r  syscall_handler/temp_reg[2][3]/Q
                         net (fo=3, routed)           0.365    -0.542    syscall_handler/Q[3]
    SLICE_X37Y34         LUT3 (Prop_lut3_I0_O)        0.100    -0.442 r  syscall_handler/proc_override_mem_write_data_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.271    -0.171    syscall_handler_n_68
    SLICE_X35Y34         LDCE                                         r  proc_override_mem_write_data_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.197ns  (logic 0.518ns (43.274%)  route 0.679ns (56.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.511    -1.322    pl/CLK
    SLICE_X40Y35         FDRE                                         r  pl/write_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.418    -0.904 r  pl/write_data_reg[0][3]/Q
                         net (fo=1, routed)           0.356    -0.548    syscall_handler/proc_override_mem_write_data_reg[0][6][3]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.100    -0.448 r  syscall_handler/proc_override_mem_write_data_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.323    -0.125    syscall_handler_n_54
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.623ns (48.497%)  route 0.662ns (51.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.441    -1.392    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.385    -1.007 r  ex_handler/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.386    -0.622    io_cont/tx_data_reg[7][2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.238    -0.384 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.108    io_cont_n_54
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.255ns  (logic 0.488ns (38.879%)  route 0.767ns (61.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    syscall_handler/clk_50Mhz
    SLICE_X37Y37         FDRE                                         r  syscall_handler/write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  syscall_handler/write_reg/Q
                         net (fo=1, routed)           0.486    -0.470    syscall_handler/syscall_write
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.121    -0.349 r  syscall_handler/proc_override_mem_write_reg_i_1/O
                         net (fo=1, routed)           0.281    -0.068    syscall_handler_n_36
    SLICE_X36Y37         LDCE                                         r  proc_override_mem_write_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk_in (IN)
                         net (fo=0)                   0.000    41.665    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.324 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0

Max Delay          4393 Endpoints
Min Delay          4393 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.029ns  (logic 5.768ns (24.004%)  route 18.261ns (75.996%))
  Logic Levels:           22  (CARRY4=4 LDCE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=10 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.263    22.728    processor/registers/alu_op_reg[0][0]
    SLICE_X26Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.852 r  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           1.053    23.905    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.029 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    24.029    processor/alu_cmp_flags[1]_3
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.443     1.412    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.026ns  (logic 5.768ns (24.007%)  route 18.258ns (75.993%))
  Logic Levels:           22  (CARRY4=4 LDCE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.263    22.728    processor/registers/alu_op_reg[0][0]
    SLICE_X26Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.852 f  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           1.050    23.902    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I3_O)        0.124    24.026 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    24.026    processor/alu_cmp_flags[0]_10
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.443     1.412    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.659ns  (logic 5.520ns (23.332%)  route 18.139ns (76.668%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           2.194    23.659    processor/registers/alu_op_reg[0][0]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.568ns  (logic 5.661ns (24.020%)  route 17.907ns (75.980%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=8 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.217 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.923    20.140    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.299    20.439 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.426    20.865    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    20.989 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           2.579    23.568    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.556ns  (logic 5.777ns (24.524%)  route 17.779ns (75.476%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    21.101    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.225 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           2.332    23.556    processor/registers/reg_writeData[0]_11[2]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.481ns  (logic 5.777ns (24.602%)  route 17.704ns (75.398%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=1 LUT6=10 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    21.090    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.214 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           2.267    23.481    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.422ns  (logic 5.661ns (24.170%)  route 17.761ns (75.830%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=8 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.217 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.923    20.140    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.299    20.439 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.426    20.865    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    20.989 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           2.433    23.422    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.337ns  (logic 5.777ns (24.754%)  route 17.560ns (75.246%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    21.101    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.225 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           2.113    23.337    processor/registers/reg_writeData[0]_11[2]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.285ns  (logic 5.520ns (23.706%)  route 17.765ns (76.294%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.820    23.285    processor/registers/alu_op_reg[0][0]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.983ns  (logic 5.777ns (25.136%)  route 17.206ns (74.864%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=1 LUT6=10 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    21.090    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.214 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.768    22.983    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.178ns (38.819%)  route 0.281ns (61.181%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.281     0.459    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.178ns (38.738%)  route 0.282ns (61.262%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.282     0.460    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.178ns (38.735%)  route 0.282ns (61.265%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.282     0.460    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.158ns (33.457%)  route 0.314ns (66.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X33Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.314     0.472    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.178ns (37.522%)  route 0.296ns (62.478%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.296     0.474    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.158ns (31.830%)  route 0.338ns (68.170%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X34Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.338     0.496    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.178ns (34.054%)  route 0.345ns (65.946%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.345     0.523    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.203ns (38.588%)  route 0.323ns (61.412%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X33Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.323     0.481    processor/registers/registers_reg[0][0][6]_i_3_0[0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.526 r  processor/registers/registers[0][0][0]_i_1/O
                         net (fo=2, routed)           0.000     0.526    processor/registers/reg_writeData[0]_11[0]
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.178ns (32.965%)  route 0.362ns (67.035%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.362     0.540    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.203ns (26.461%)  route 0.564ns (73.539%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         LDCE                         0.000     0.000 r  processor/id/constant_reg[1]/G
    SLICE_X21Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[1]/Q
                         net (fo=6, routed)           0.564     0.722    processor/memory/tx_data_reg[2][0]
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.767 r  processor/memory/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.767    syscall_handler/tx_data_reg[7]_1[0]
    SLICE_X32Y36         FDRE                                         r  syscall_handler/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.830    -0.763    syscall_handler/clk_50Mhz
    SLICE_X32Y36         FDRE                                         r  syscall_handler/tx_data_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0_1

Max Delay          4393 Endpoints
Min Delay          4393 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.029ns  (logic 5.768ns (24.004%)  route 18.261ns (75.996%))
  Logic Levels:           22  (CARRY4=4 LDCE=1 LUT2=3 LUT4=1 LUT5=2 LUT6=10 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.263    22.728    processor/registers/alu_op_reg[0][0]
    SLICE_X26Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.852 r  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           1.053    23.905    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.029 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    24.029    processor/alu_cmp_flags[1]_3
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.443     1.412    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.026ns  (logic 5.768ns (24.007%)  route 18.258ns (75.993%))
  Logic Levels:           22  (CARRY4=4 LDCE=1 LUT2=3 LUT4=2 LUT5=2 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.263    22.728    processor/registers/alu_op_reg[0][0]
    SLICE_X26Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.852 f  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           1.050    23.902    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I3_O)        0.124    24.026 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    24.026    processor/alu_cmp_flags[0]_10
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.443     1.412    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.659ns  (logic 5.520ns (23.332%)  route 18.139ns (76.668%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           2.194    23.659    processor/registers/alu_op_reg[0][0]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.568ns  (logic 5.661ns (24.020%)  route 17.907ns (75.980%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=8 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.217 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.923    20.140    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.299    20.439 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.426    20.865    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    20.989 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           2.579    23.568    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.556ns  (logic 5.777ns (24.524%)  route 17.779ns (75.476%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    21.101    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.225 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           2.332    23.556    processor/registers/reg_writeData[0]_11[2]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.481ns  (logic 5.777ns (24.602%)  route 17.704ns (75.398%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=1 LUT6=10 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    21.090    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.214 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           2.267    23.481    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.449     1.418    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.422ns  (logic 5.661ns (24.170%)  route 17.761ns (75.830%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT5=1 LUT6=8 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.217 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=5, routed)           0.923    20.140    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.299    20.439 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.426    20.865    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    20.989 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=5, routed)           2.433    23.422    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.337ns  (logic 5.777ns (24.754%)  route 17.560ns (75.246%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=2 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.585    21.101    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    21.225 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=7, routed)           2.113    23.337    processor/registers/reg_writeData[0]_11[2]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.285ns  (logic 5.520ns (23.706%)  route 17.765ns (76.294%))
  Logic Levels:           20  (CARRY4=4 LDCE=1 LUT2=3 LUT4=1 LUT5=1 LUT6=9 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.069 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=7, routed)           1.199    20.267    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X26Y51         LUT6 (Prop_lut6_I4_O)        0.306    20.573 r  processor/registers/registers[0][0][4]_i_2_replica/O
                         net (fo=2, routed)           0.768    21.341    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.465 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.820    23.285    processor/registers/alu_op_reg[0][0]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.983ns  (logic 5.777ns (25.136%)  route 17.206ns (74.864%))
  Logic Levels:           21  (CARRY4=5 LDCE=1 LUT2=3 LUT4=1 LUT6=10 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][3]/G
    SLICE_X31Y34         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][3]/Q
                         net (fo=4, routed)           4.503     5.264    processor/registers/IP_reg_reg[6]_1[3]
    SLICE_X19Y39         LUT4 (Prop_lut4_I1_O)        0.124     5.388 r  processor/registers/memory[0][0][6]_i_13_comp_1/O
                         net (fo=1, routed)           0.665     6.053    io_cont/Data1_reg[2][3]_0_repN_alias
    SLICE_X19Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.177 r  io_cont/memory[0][0][6]_i_5_comp_1/O
                         net (fo=170, routed)         1.262     7.439    processor/memory/registers[0][1][0]_i_3_0[1]
    SLICE_X15Y38         MUXF8 (Prop_muxf8_S_O)       0.273     7.712 r  processor/memory/registers_reg[0][2][4]_i_15/O
                         net (fo=1, routed)           0.837     8.549    processor/memory/registers_reg[0][2][4]_i_15_n_0
    SLICE_X23Y39         LUT6 (Prop_lut6_I5_O)        0.316     8.865 r  processor/memory/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.874     9.740    processor/memory/registers[0][2][4]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  processor/memory/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           0.813    10.677    processor/id/proc_override_mem_read_data[2][4]
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  processor/id/registers[0][2][6]_i_11/O
                         net (fo=5, routed)           0.403    11.204    processor/id/Data2_reg[2][4]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.328 r  processor/id/memory[0][1][2]_i_32/O
                         net (fo=4, routed)           0.821    12.148    processor/id/memory[0][1][2]_i_32_n_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124    12.272 r  processor/id/memory[0][1][2]_i_17_comp/O
                         net (fo=6, routed)           0.847    13.120    processor/alu/add/memory_reg[0][2][1]_i_2_3
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  processor/alu/add/registers[0][2][6]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.244    processor/id/registers_reg[1][2][6]_1[0]
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.791 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           1.137    14.927    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X26Y42         LUT6 (Prop_lut6_I5_O)        0.302    15.229 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.428    15.658    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.782 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.782    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.314 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.314    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.648 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           0.943    17.590    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.303    17.893 r  processor/registers/memory[0][1][2]_i_4/O
                         net (fo=6, routed)           0.445    18.339    processor/registers/memory[0][1][2]_i_4_n_0
    SLICE_X27Y48         LUT2 (Prop_lut2_I1_O)        0.124    18.463 r  processor/registers/memory[0][0][1]_i_12/O
                         net (fo=1, routed)           0.000    18.463    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.995 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.995    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           0.884    20.212    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.303    20.515 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=2, routed)           0.575    21.090    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.214 r  processor/registers/registers[0][0][4]_i_1/O
                         net (fo=5, routed)           1.768    22.983    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.639    -0.122    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.031 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          1.448     1.417    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.178ns (38.819%)  route 0.281ns (61.181%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.281     0.459    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.178ns (38.738%)  route 0.282ns (61.262%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.282     0.460    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.178ns (38.735%)  route 0.282ns (61.265%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.282     0.460    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.158ns (33.457%)  route 0.314ns (66.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X33Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.314     0.472    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.178ns (37.522%)  route 0.296ns (62.478%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.296     0.474    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.158ns (31.830%)  route 0.338ns (68.170%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X34Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.338     0.496    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.178ns (34.054%)  route 0.345ns (65.946%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.345     0.523    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.203ns (38.588%)  route 0.323ns (61.412%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X33Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.323     0.481    processor/registers/registers_reg[0][0][6]_i_3_0[0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.526 r  processor/registers/registers[0][0][0]_i_1/O
                         net (fo=2, routed)           0.000     0.526    processor/registers/reg_writeData[0]_11[0]
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.372    -0.059    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.030 r  proc_clk_BUFG_inst/O
                         net (fo=70, routed)          0.833     0.803    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.178ns (32.965%)  route 0.362ns (67.035%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.362     0.540    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.203ns (26.461%)  route 0.564ns (73.539%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         LDCE                         0.000     0.000 r  processor/id/constant_reg[1]/G
    SLICE_X21Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/constant_reg[1]/Q
                         net (fo=6, routed)           0.564     0.722    processor/memory/tx_data_reg[2][0]
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.767 r  processor/memory/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.767    syscall_handler/tx_data_reg[7]_1[0]
    SLICE_X32Y36         FDRE                                         r  syscall_handler/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.830    -0.763    syscall_handler/clk_50Mhz
    SLICE_X32Y36         FDRE                                         r  syscall_handler/tx_data_reg[0]/C





