# Design: Design IF_ID_register already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work IF_ID_register -2002  $dsn/src/IF_ID_reg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Seyi Olajuyi/Documents/my_designs/IF_ID_register/IF_ID_register/src/IF_ID_reg.vhd
# Compile Entity "IF_ID_reg"
# Compile Architecture "IF_ID_reg" of Entity "IF_ID_reg"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => IF_ID_reg
# File: c:/Users/Seyi Olajuyi/Documents/my_designs/IF_ID_register/IF_ID_register/src/IF_ID_reg.vhd
# Compile Architecture "IF_ID_reg" of Entity "IF_ID_reg"
# Error: COMP96_0078: IF_ID_reg.vhd : (43, 16): Unknown identifier "Clk".
# Error: COMP96_0348: IF_ID_reg.vhd : (43, 16): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: IF_ID_reg.vhd : (45, 18): Unknown identifier "Clk".
# Error: COMP96_0133: IF_ID_reg.vhd : (45, 18): Cannot find object declaration.
# Error: COMP96_0104: IF_ID_reg.vhd : (45, 18): Undefined type of expression.
# Error: COMP96_0152: IF_ID_reg.vhd : (45, 18): Formal "s" of class signal must be associated with a signal.
# Error: COMP96_0078: IF_ID_reg.vhd : (50, 17): Unknown identifier "Clk".
# Error: COMP96_0348: IF_ID_reg.vhd : (50, 17): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: IF_ID_reg.vhd : (52, 19): Unknown identifier "Clk".
# Error: COMP96_0133: IF_ID_reg.vhd : (52, 19): Cannot find object declaration.
# Error: COMP96_0104: IF_ID_reg.vhd : (52, 19): Undefined type of expression.
# Error: COMP96_0152: IF_ID_reg.vhd : (52, 19): Formal "s" of class signal must be associated with a signal.
# Error: COMP96_0143: IF_ID_reg.vhd : (53, 4): Object "Output" cannot be written.
# Compile failure 13 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work IF_ID_register -2002  $dsn/src/IF_ID_reg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Seyi Olajuyi/Documents/my_designs/IF_ID_register/IF_ID_register/src/IF_ID_reg.vhd
# Compile Entity "IF_ID_reg"
# Compile Architecture "IF_ID_reg" of Entity "IF_ID_reg"
# Error: COMP96_0143: IF_ID_reg.vhd : (54, 4): Object "Output" cannot be written.
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work IF_ID_register -2002  $dsn/src/IF_ID_reg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/Users/Seyi Olajuyi/Documents/my_designs/IF_ID_register/IF_ID_register/src/IF_ID_reg.vhd
# Compile Entity "IF_ID_reg"
# Compile Architecture "IF_ID_reg" of Entity "IF_ID_reg"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+IF_ID_reg IF_ID_reg IF_ID_reg
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7217 kB (elbread=1280 elab2=5799 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\Seyi Olajuyi\Documents\my_designs\IF_ID_register\IF_ID_register\src\wave.asdb
#  7:15 PM, Wednesday, November 25, 2020
#  Simulation has been initialized
# add wave -noreg {/IF_ID_reg/Clk}
# add wave -noreg {/IF_ID_reg/Input}
# add wave -noreg {/IF_ID_reg/Output}
# add wave -noreg {/IF_ID_reg/temporary_holder}
# 4 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/Users/Seyi Olajuyi/Documents/my_designs/IF_ID_register/IF_ID_register/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+IF_ID_reg IF_ID_reg IF_ID_reg
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7217 kB (elbread=1280 elab2=5799 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\Users\Seyi Olajuyi\Documents\my_designs\IF_ID_register\IF_ID_register\src\wave.asdb
#  7:16 PM, Wednesday, November 25, 2020
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/Users/Seyi Olajuyi/Documents/my_designs/IF_ID_register/IF_ID_register/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
