;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit ALU : 
  module ALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip alu_oper : UInt<4>, flip arg_x : UInt<32>, flip arg_y : UInt<32>, alu_out : UInt<4>}
    
    io.alu_out <= UInt<1>("h00") @[ex1.scala 15:14]
    node _T = eq(UInt<1>("h00"), io.alu_oper) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _io_alu_out_T = and(io.arg_x, io.arg_y) @[ex1.scala 19:30]
      io.alu_out <= _io_alu_out_T @[ex1.scala 19:18]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_1 = eq(UInt<1>("h01"), io.alu_oper) @[Conditional.scala 37:30]
      when _T_1 : @[Conditional.scala 39:67]
        node _io_alu_out_T_1 = or(io.arg_x, io.arg_y) @[ex1.scala 22:30]
        io.alu_out <= _io_alu_out_T_1 @[ex1.scala 22:18]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_2 = eq(UInt<2>("h02"), io.alu_oper) @[Conditional.scala 37:30]
        when _T_2 : @[Conditional.scala 39:67]
          node _io_alu_out_T_2 = add(io.arg_x, io.arg_y) @[ex1.scala 25:30]
          node _io_alu_out_T_3 = tail(_io_alu_out_T_2, 1) @[ex1.scala 25:30]
          io.alu_out <= _io_alu_out_T_3 @[ex1.scala 25:18]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_3 = eq(UInt<3>("h06"), io.alu_oper) @[Conditional.scala 37:30]
          when _T_3 : @[Conditional.scala 39:67]
            node _io_alu_out_T_4 = sub(io.arg_x, io.arg_y) @[ex1.scala 28:30]
            node _io_alu_out_T_5 = tail(_io_alu_out_T_4, 1) @[ex1.scala 28:30]
            io.alu_out <= _io_alu_out_T_5 @[ex1.scala 28:18]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_4 = eq(UInt<2>("h03"), io.alu_oper) @[Conditional.scala 37:30]
            when _T_4 : @[Conditional.scala 39:67]
              node _io_alu_out_T_6 = xor(io.arg_x, io.arg_y) @[ex1.scala 31:30]
              io.alu_out <= _io_alu_out_T_6 @[ex1.scala 31:18]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_5 = eq(UInt<3>("h04"), io.alu_oper) @[Conditional.scala 37:30]
              when _T_5 : @[Conditional.scala 39:67]
                node _io_alu_out_T_7 = bits(io.arg_y, 4, 0) @[ex1.scala 34:41]
                node _io_alu_out_T_8 = dshl(io.arg_x, _io_alu_out_T_7) @[ex1.scala 34:30]
                io.alu_out <= _io_alu_out_T_8 @[ex1.scala 34:18]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_6 = eq(UInt<3>("h05"), io.alu_oper) @[Conditional.scala 37:30]
                when _T_6 : @[Conditional.scala 39:67]
                  node _io_alu_out_T_9 = bits(io.arg_y, 4, 0) @[ex1.scala 37:41]
                  node _io_alu_out_T_10 = dshr(io.arg_x, _io_alu_out_T_9) @[ex1.scala 37:30]
                  io.alu_out <= _io_alu_out_T_10 @[ex1.scala 37:18]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_7 = eq(UInt<3>("h07"), io.alu_oper) @[Conditional.scala 37:30]
                  when _T_7 : @[Conditional.scala 39:67]
                    node _io_alu_out_T_11 = asSInt(io.arg_x) @[ex1.scala 40:31]
                    node _io_alu_out_T_12 = bits(io.arg_y, 4, 0) @[ex1.scala 40:49]
                    node _io_alu_out_T_13 = dshr(_io_alu_out_T_11, _io_alu_out_T_12) @[ex1.scala 40:38]
                    node _io_alu_out_T_14 = asUInt(_io_alu_out_T_13) @[ex1.scala 40:65]
                    io.alu_out <= _io_alu_out_T_14 @[ex1.scala 40:18]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_8 = eq(UInt<4>("h08"), io.alu_oper) @[Conditional.scala 37:30]
                    when _T_8 : @[Conditional.scala 39:67]
                      node _io_alu_out_T_15 = asSInt(io.arg_x) @[ex1.scala 43:30]
                      node _io_alu_out_T_16 = asSInt(io.arg_y) @[ex1.scala 43:48]
                      node _io_alu_out_T_17 = lt(_io_alu_out_T_15, _io_alu_out_T_16) @[ex1.scala 43:37]
                      io.alu_out <= _io_alu_out_T_17 @[ex1.scala 43:18]
                      skip @[Conditional.scala 39:67]
                    else : @[Conditional.scala 39:67]
                      node _T_9 = eq(UInt<4>("h09"), io.alu_oper) @[Conditional.scala 37:30]
                      when _T_9 : @[Conditional.scala 39:67]
                        node _io_alu_out_T_18 = lt(io.arg_x, io.arg_y) @[ex1.scala 46:30]
                        io.alu_out <= _io_alu_out_T_18 @[ex1.scala 46:18]
                        skip @[Conditional.scala 39:67]
    
