<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2011 Google, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *	Colin Cross &lt;ccross@android.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010, NVIDIA Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/gic.h&gt;</span>

<span class="cp">#include &lt;mach/iomap.h&gt;</span>

<span class="cp">#include &quot;board.h&quot;</span>

<span class="cp">#define ICTLR_CPU_IEP_VFIQ	0x08</span>
<span class="cp">#define ICTLR_CPU_IEP_FIR	0x14</span>
<span class="cp">#define ICTLR_CPU_IEP_FIR_SET	0x18</span>
<span class="cp">#define ICTLR_CPU_IEP_FIR_CLR	0x1c</span>

<span class="cp">#define ICTLR_CPU_IER		0x20</span>
<span class="cp">#define ICTLR_CPU_IER_SET	0x24</span>
<span class="cp">#define ICTLR_CPU_IER_CLR	0x28</span>
<span class="cp">#define ICTLR_CPU_IEP_CLASS	0x2C</span>

<span class="cp">#define ICTLR_COP_IER		0x30</span>
<span class="cp">#define ICTLR_COP_IER_SET	0x34</span>
<span class="cp">#define ICTLR_COP_IER_CLR	0x38</span>
<span class="cp">#define ICTLR_COP_IEP_CLASS	0x3c</span>

<span class="cp">#define FIRST_LEGACY_IRQ 32</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">num_ictlrs</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ictlr_reg_base</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_PRIMARY_ICTLR_BASE</span><span class="p">),</span>
	<span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_SECONDARY_ICTLR_BASE</span><span class="p">),</span>
	<span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_TERTIARY_ICTLR_BASE</span><span class="p">),</span>
	<span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_QUATERNARY_ICTLR_BASE</span><span class="p">),</span>
	<span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_QUINARY_ICTLR_BASE</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tegra_irq_write_mask</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">FIRST_LEGACY_IRQ</span> <span class="o">||</span>
		<span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">FIRST_LEGACY_IRQ</span> <span class="o">+</span> <span class="n">num_ictlrs</span> <span class="o">*</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">ictlr_reg_base</span><span class="p">[(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">FIRST_LEGACY_IRQ</span><span class="p">)</span> <span class="o">/</span> <span class="mi">32</span><span class="p">];</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">((</span><span class="n">irq</span> <span class="o">-</span> <span class="n">FIRST_LEGACY_IRQ</span><span class="p">)</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">FIRST_LEGACY_IRQ</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">tegra_irq_write_mask</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ICTLR_CPU_IER_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">FIRST_LEGACY_IRQ</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">tegra_irq_write_mask</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ICTLR_CPU_IER_SET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">FIRST_LEGACY_IRQ</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">tegra_irq_write_mask</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ICTLR_CPU_IEP_FIR_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_eoi</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">FIRST_LEGACY_IRQ</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">tegra_irq_write_mask</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ICTLR_CPU_IEP_FIR_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_retrigger</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">FIRST_LEGACY_IRQ</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">tegra_irq_write_mask</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ICTLR_CPU_IEP_FIR_SET</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tegra_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">distbase</span><span class="p">;</span>

	<span class="n">distbase</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_ARM_INT_DIST_BASE</span><span class="p">);</span>
	<span class="n">num_ictlrs</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">distbase</span> <span class="o">+</span> <span class="n">GIC_DIST_CTR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_ictlrs</span> <span class="o">&gt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ictlr_reg_base</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Too many (%d) interrupt controllers found. Maximum is %d.&quot;</span><span class="p">,</span>
			<span class="n">num_ictlrs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ictlr_reg_base</span><span class="p">));</span>
		<span class="n">num_ictlrs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ictlr_reg_base</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_ictlrs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ictlr</span> <span class="o">=</span> <span class="n">ictlr_reg_base</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">ictlr</span> <span class="o">+</span> <span class="n">ICTLR_CPU_IER_CLR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">ictlr</span> <span class="o">+</span> <span class="n">ICTLR_CPU_IEP_CLASS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">tegra_ack</span><span class="p">;</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_eoi</span> <span class="o">=</span> <span class="n">tegra_eoi</span><span class="p">;</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">tegra_mask</span><span class="p">;</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">tegra_unmask</span><span class="p">;</span>
	<span class="n">gic_arch_extn</span><span class="p">.</span><span class="n">irq_retrigger</span> <span class="o">=</span> <span class="n">tegra_retrigger</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check if there is a devicetree present, since the GIC will be</span>
<span class="cm">	 * initialized elsewhere under DT.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">of_have_populated_dt</span><span class="p">())</span>
		<span class="n">gic_init</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="n">distbase</span><span class="p">,</span>
			<span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_ARM_PERIF_BASE</span> <span class="o">+</span> <span class="mh">0x100</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
