\hypertarget{struct_s_p_i___type_def}{\section{S\-P\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_p_i___type_def}\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}}
}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}{C\-R1}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}{C\-R2}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}{S\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}{D\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}{C\-R\-C\-P\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}{R\-X\-C\-R\-C\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}{R\-E\-S\-E\-R\-V\-E\-D5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}{T\-X\-C\-R\-C\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}{R\-E\-S\-E\-R\-V\-E\-D6}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}{I2\-S\-C\-F\-G\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}{R\-E\-S\-E\-R\-V\-E\-D7}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}{I2\-S\-P\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}{R\-E\-S\-E\-R\-V\-E\-D8}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Serial Peripheral Interface. 

\subsection{Member Data Documentation}
\hypertarget{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-C\-R1}}\label{struct_s_p_i___type_def_a1e398155ddd013fcdd41309b4bd0bd5f}
\hyperlink{class_s_p_i}{S\-P\-I} control register 1 (not used in I2\-S mode), Address offset\-: 0x00 \hypertarget{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-C\-R2}}\label{struct_s_p_i___type_def_ac891e34644b8dc27bacc906cfd18b235}
\hyperlink{class_s_p_i}{S\-P\-I} control register 2, Address offset\-: 0x04 \hypertarget{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R\-C\-P\-R@{C\-R\-C\-P\-R}}
\index{C\-R\-C\-P\-R@{C\-R\-C\-P\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-C\-R\-C\-P\-R}}\label{struct_s_p_i___type_def_a353c64e49ec9ae93b950668941f41175}
\hyperlink{class_s_p_i}{S\-P\-I} C\-R\-C polynomial register (not used in I2\-S mode), Address offset\-: 0x10 \hypertarget{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_s_p_i___type_def_ae192c943732b6ab5e5611e860cc05544}
\hyperlink{class_s_p_i}{S\-P\-I} data register, Address offset\-: 0x0\-C \hypertarget{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!I2\-S\-C\-F\-G\-R@{I2\-S\-C\-F\-G\-R}}
\index{I2\-S\-C\-F\-G\-R@{I2\-S\-C\-F\-G\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{I2\-S\-C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-I2\-S\-C\-F\-G\-R}}\label{struct_s_p_i___type_def_a20a4775ce461eec0d9a437bed464c0a5}
S\-P\-I\-\_\-\-I2\-S configuration register, Address offset\-: 0x1\-C \hypertarget{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!I2\-S\-P\-R@{I2\-S\-P\-R}}
\index{I2\-S\-P\-R@{I2\-S\-P\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{I2\-S\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-I2\-S\-P\-R}}\label{struct_s_p_i___type_def_aecee11b0d2e534b5243e9db6a0e10026}
S\-P\-I\-\_\-\-I2\-S prescaler register, Address offset\-: 0x20 \hypertarget{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_s_p_i___type_def_a7f16c40933b8a713085436be72d30a46}
Reserved, 0x02 \hypertarget{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_s_p_i___type_def_a1b7a800c0f56532a431b19cf868e4102}
Reserved, 0x06 \hypertarget{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_s_p_i___type_def_a09ce56649bb5477e2fcf3e92bca8f735}
Reserved, 0x0\-A \hypertarget{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_s_p_i___type_def_aeb1d1d561f1d51232369197fa7acb53a}
Reserved, 0x0\-E \hypertarget{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_s_p_i___type_def_a20e3ac1445ed1e7a9792ca492c46a73a}
Reserved, 0x12 \hypertarget{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_s_p_i___type_def_ab63440e38c7872a8ed11fb2d8d94714e}
Reserved, 0x16 \hypertarget{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D6}}\label{struct_s_p_i___type_def_a0870177921541602a44f744f1b66e823}
Reserved, 0x1\-A \hypertarget{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D7}}\label{struct_s_p_i___type_def_a98df0a538eb077b2cfc5194eda200f1b}
Reserved, 0x1\-E \hypertarget{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}}
\index{R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D8}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D8}}\label{struct_s_p_i___type_def_a0ffe762827b71caff20c75bf105387f6}
Reserved, 0x22 \hypertarget{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-X\-C\-R\-C\-R@{R\-X\-C\-R\-C\-R}}
\index{R\-X\-C\-R\-C\-R@{R\-X\-C\-R\-C\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-X\-C\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-R\-X\-C\-R\-C\-R}}\label{struct_s_p_i___type_def_ab53da6fb851d911ae0b1166be2cfe48a}
\hyperlink{class_s_p_i}{S\-P\-I} R\-X C\-R\-C register (not used in I2\-S mode), Address offset\-: 0x14 \hypertarget{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_s_p_i___type_def_a017d7d54a7bf1925facea6b5e02fec83}
\hyperlink{class_s_p_i}{S\-P\-I} status register, Address offset\-: 0x08 \hypertarget{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!T\-X\-C\-R\-C\-R@{T\-X\-C\-R\-C\-R}}
\index{T\-X\-C\-R\-C\-R@{T\-X\-C\-R\-C\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{T\-X\-C\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t S\-P\-I\-\_\-\-Type\-Def\-::\-T\-X\-C\-R\-C\-R}}\label{struct_s_p_i___type_def_a3c0c1be66bc0a1846274a7511f4a36f5}
\hyperlink{class_s_p_i}{S\-P\-I} T\-X C\-R\-C register (not used in I2\-S mode), Address offset\-: 0x18 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
