
---------- Begin Simulation Statistics ----------
final_tick                                57994287500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695484                       # Number of bytes of host memory used
host_op_rate                                   310347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   352.61                       # Real time elapsed on the host
host_tick_rate                              164470322                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057994                       # Number of seconds simulated
sim_ticks                                 57994287500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.600464                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8747636                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9985833                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155021                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16514403                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240230                       # Number of indirect misses.
system.cpu.branchPred.lookups                20621437                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431933                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.159886                       # CPI: cycles per instruction
system.cpu.discardedOps                        731931                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49946481                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195243                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035084                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4773803                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.862154                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        115988575                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955324     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646459     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534178     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431933                       # Class of committed instruction
system.cpu.tickCycles                       111214772                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        50928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          723                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       103363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            727                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37345                       # Transaction distribution
system.membus.trans_dist::CleanEvict              250                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7524                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 130263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5355456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5355456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46334                       # Request fanout histogram
system.membus.respLayer1.occupancy          248508750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           243136500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13629                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        86223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           523                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       154724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                155802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6450816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6486336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38159                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2390080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            90598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008300                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091213                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  89850     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    744      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100591500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77876495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            784999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6084                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6099                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data                6084                       # number of overall hits
system.l2.overall_hits::total                    6099                       # number of overall hits
system.l2.demand_misses::.cpu.inst                508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45832                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               508                       # number of overall misses
system.l2.overall_misses::.cpu.data             45832                       # number of overall misses
system.l2.overall_misses::total                 46340                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3790797500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3829574500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38777000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3790797500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3829574500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51916                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52439                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51916                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52439                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.971319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.882811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.883693                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.971319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.882811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.883693                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76332.677165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82710.715221                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82640.796288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76332.677165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82710.715221                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82640.796288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37345                       # number of writebacks
system.l2.writebacks::total                     37345                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33642500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3332186500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3365829000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33642500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3332186500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3365829000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.882714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.883579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.882714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.883579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66356.015779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72712.298427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72642.746148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66356.015779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72712.298427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72642.746148                       # average overall mshr miss latency
system.l2.replacements                          38159                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48878                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48878                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48878                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          163                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           163                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3168919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3168919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81652.125741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81652.125741                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2780819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2780819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71652.125741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71652.125741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.971319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76332.677165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76332.677165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33642500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33642500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66356.015779                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66356.015779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6084                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    621878500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    621878500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.535785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.535785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88561.449729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88561.449729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7017                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7017                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    551367500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    551367500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.535404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.535404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78575.958387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78575.958387                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7995.231360                       # Cycle average of tags in use
system.l2.tags.total_refs                      103177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.225993                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.705790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.533144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7968.992426                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975980                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2982                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    459735                       # Number of tag accesses
system.l2.tags.data_accesses                   459735                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2932928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2965376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2390080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2390080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37345                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37345                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            559503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50572705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51132208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       559503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           559503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41212335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41212335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41212335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           559503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50572705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             92344543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002203272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2092                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2092                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37345                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2313                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    594312500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  231585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1462756250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12831.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31581.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26506                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46334                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37345                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.953492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.697761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   184.164346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13840     46.27%     46.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10345     34.59%     80.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2444      8.17%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1178      3.94%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          745      2.49%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          409      1.37%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          297      0.99%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          307      1.03%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          344      1.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.132409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.187299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.221882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2090     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2092                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.836520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.821300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.720038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              244     11.66%     11.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.38%     12.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1687     80.64%     92.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      7.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2092                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2964288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2388096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2965376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2390080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57993834000                       # Total gap between requests
system.mem_ctrls.avgGap                     693051.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2931840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2388096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 559503.382121903007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50553944.644979044795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 41178124.655812010169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37345                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12880500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1449875750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1318966928500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25405.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31638.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35318434.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            105336420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55987635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           165069660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           97457400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4577838720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16627958490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8267315040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29896963365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.515659                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  21328365750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1936480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  34729441750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108220980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57517020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165633720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97321680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4577838720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16589996490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8299283040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29895811650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.495800                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21412504250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1936480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34645303250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28670040                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28670040                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28670040                       # number of overall hits
system.cpu.icache.overall_hits::total        28670040                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          523                       # number of overall misses
system.cpu.icache.overall_misses::total           523                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40248500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40248500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40248500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40248500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28670563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28670563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28670563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28670563                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76956.978967                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76956.978967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76956.978967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76956.978967                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39725500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39725500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39725500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39725500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75956.978967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75956.978967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75956.978967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75956.978967                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28670040                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28670040                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           523                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40248500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28670563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28670563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76956.978967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76956.978967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39725500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39725500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75956.978967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75956.978967                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.459678                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28670563                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               523                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54819.432122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.459678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.478965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.478965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.479492                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57341649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57341649                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34864133                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34864133                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34867466                       # number of overall hits
system.cpu.dcache.overall_hits::total        34867466                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70389                       # number of overall misses
system.cpu.dcache.overall_misses::total         70389                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5140545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5140545000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5140545000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5140545000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34934488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34934488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34937855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34937855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002014                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002015                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73065.809111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73065.809111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73030.516132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73030.516132                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48878                       # number of writebacks
system.cpu.dcache.writebacks::total             48878                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18466                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        51889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51916                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51916                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3931094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3931094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3932566500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3932566500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001486                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001486                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75759.688951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75759.688951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75748.642037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75748.642037                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50892                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20709296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20709296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    765742000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    765742000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20724319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20724319                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50971.310657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50971.310657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    703960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    703960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53823.725055                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53823.725055                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14154837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14154837                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4374803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4374803000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79064.609991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79064.609991                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3227134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3227134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83152.125741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83152.125741                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3333                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3333                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3367                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010098                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010098                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1472000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1472000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.008019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 54518.518519                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54518.518519                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.806382                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35097546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51916                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            676.044880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.806382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140515992                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140515992                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  57994287500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
