{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 14:59:31 2020 " "Info: Processing started: Sun Dec 06 14:59:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "46 " "Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector302~0 " "Info: Detected gated clock \"Selector302~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 125 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector302~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal778~0 " "Info: Detected gated clock \"Equal778~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 188 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal778~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal771~2 " "Info: Detected gated clock \"Equal771~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 167 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal771~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal771~1 " "Info: Detected gated clock \"Equal771~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 167 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal771~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal779~1 " "Info: Detected gated clock \"Equal779~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 191 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal779~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal777~1 " "Info: Detected gated clock \"Equal777~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 185 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal777~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal780~1 " "Info: Detected gated clock \"Equal780~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal780~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal781~0 " "Info: Detected gated clock \"Equal781~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 197 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal781~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal782~1 " "Info: Detected gated clock \"Equal782~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal782~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~1 " "Info: Detected gated clock \"WideNor0~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 148 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal783~0 " "Info: Detected gated clock \"Equal783~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 217 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal783~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal782~0 " "Info: Detected gated clock \"Equal782~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 207 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal782~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal779~0 " "Info: Detected gated clock \"Equal779~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 191 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal779~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal775~0 " "Info: Detected gated clock \"Equal775~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal775~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal774~1 " "Info: Detected gated clock \"Equal774~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal774~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal776~0 " "Info: Detected gated clock \"Equal776~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 182 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal776~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal774~0 " "Info: Detected gated clock \"Equal774~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 176 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal774~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr24~0 " "Info: Detected gated clock \"WideOr24~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 284 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal772~0 " "Info: Detected gated clock \"Equal772~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 170 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal772~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal771~0 " "Info: Detected gated clock \"Equal771~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 167 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal771~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal784~1 " "Info: Detected gated clock \"Equal784~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 227 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal784~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal784~0 " "Info: Detected gated clock \"Equal784~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 227 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal784~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal780~0 " "Info: Detected gated clock \"Equal780~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 194 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal780~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal777~0 " "Info: Detected gated clock \"Equal777~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 185 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal777~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal773~0 " "Info: Detected gated clock \"Equal773~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 173 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal773~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0000 " "Info: Detected ripple clock \"screen_state.0000\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register human_col\[1\] register screen_state.0010 45.61 MHz 21.924 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.61 MHz between source register \"human_col\[1\]\" and destination register \"screen_state.0010\" (period= 21.924 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.663 ns + Longest register register " "Info: + Longest register to register delay is 21.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns human_col\[1\] 1 REG LC_X23_Y14_N7 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y14_N7; Fanout = 77; REG Node = 'human_col\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { human_col[1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.432 ns) 1.260 ns Add0~28COUT1_39 2 COMB LC_X24_Y14_N1 2 " "Info: 2: + IC(0.828 ns) + CELL(0.432 ns) = 1.260 ns; Loc. = LC_X24_Y14_N1; Fanout = 2; COMB Node = 'Add0~28COUT1_39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { human_col[1] Add0~28COUT1_39 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 1.868 ns Add0~20 3 COMB LC_X24_Y14_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 1.868 ns; Loc. = LC_X24_Y14_N2; Fanout = 1; COMB Node = 'Add0~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~28COUT1_39 Add0~20 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.114 ns) 3.310 ns Add0~22 4 COMB LC_X24_Y16_N2 3 " "Info: 4: + IC(1.328 ns) + CELL(0.114 ns) = 3.310 ns; Loc. = LC_X24_Y16_N2; Fanout = 3; COMB Node = 'Add0~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { Add0~20 Add0~22 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.114 ns) 4.714 ns Add0~23 5 COMB LC_X23_Y14_N6 31 " "Info: 5: + IC(1.290 ns) + CELL(0.114 ns) = 4.714 ns; Loc. = LC_X23_Y14_N6; Fanout = 31; COMB Node = 'Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { Add0~22 Add0~23 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.114 ns) 7.078 ns Add2~2 6 COMB LC_X15_Y10_N8 2 " "Info: 6: + IC(2.250 ns) + CELL(0.114 ns) = 7.078 ns; Loc. = LC_X15_Y10_N8; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { Add0~23 Add2~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.114 ns) 7.907 ns Selector241~15 7 COMB LC_X15_Y10_N7 13 " "Info: 7: + IC(0.715 ns) + CELL(0.114 ns) = 7.907 ns; Loc. = LC_X15_Y10_N7; Fanout = 13; COMB Node = 'Selector241~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { Add2~2 Selector241~15 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.021 ns) + CELL(0.114 ns) 12.042 ns Selector241~70 8 COMB LC_X22_Y8_N2 1 " "Info: 8: + IC(4.021 ns) + CELL(0.114 ns) = 12.042 ns; Loc. = LC_X22_Y8_N2; Fanout = 1; COMB Node = 'Selector241~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { Selector241~15 Selector241~70 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 12.791 ns Selector241~72 9 COMB LC_X22_Y8_N1 1 " "Info: 9: + IC(0.457 ns) + CELL(0.292 ns) = 12.791 ns; Loc. = LC_X22_Y8_N1; Fanout = 1; COMB Node = 'Selector241~72'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { Selector241~70 Selector241~72 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 13.333 ns Selector241~75 10 COMB LC_X22_Y8_N3 1 " "Info: 10: + IC(0.428 ns) + CELL(0.114 ns) = 13.333 ns; Loc. = LC_X22_Y8_N3; Fanout = 1; COMB Node = 'Selector241~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Selector241~72 Selector241~75 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.114 ns) 14.172 ns Selector241~77 11 COMB LC_X21_Y8_N5 1 " "Info: 11: + IC(0.725 ns) + CELL(0.114 ns) = 14.172 ns; Loc. = LC_X21_Y8_N5; Fanout = 1; COMB Node = 'Selector241~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Selector241~75 Selector241~77 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.472 ns) + CELL(0.442 ns) 17.086 ns Selector241~162 12 COMB LC_X13_Y13_N8 2 " "Info: 12: + IC(2.472 ns) + CELL(0.442 ns) = 17.086 ns; Loc. = LC_X13_Y13_N8; Fanout = 2; COMB Node = 'Selector241~162'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { Selector241~77 Selector241~162 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.114 ns) 19.128 ns Selector241~189 13 COMB LC_X25_Y13_N7 2 " "Info: 13: + IC(1.928 ns) + CELL(0.114 ns) = 19.128 ns; Loc. = LC_X25_Y13_N7; Fanout = 2; COMB Node = 'Selector241~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { Selector241~162 Selector241~189 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.114 ns) 20.385 ns screen_state~419 14 COMB LC_X25_Y13_N0 1 " "Info: 14: + IC(1.143 ns) + CELL(0.114 ns) = 20.385 ns; Loc. = LC_X25_Y13_N0; Fanout = 1; COMB Node = 'screen_state~419'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { Selector241~189 screen_state~419 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 20.927 ns Selector243~1 15 COMB LC_X25_Y13_N3 2 " "Info: 15: + IC(0.428 ns) + CELL(0.114 ns) = 20.927 ns; Loc. = LC_X25_Y13_N3; Fanout = 2; COMB Node = 'Selector243~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { screen_state~419 Selector243~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.309 ns) 21.663 ns screen_state.0010 16 REG LC_X25_Y13_N9 19 " "Info: 16: + IC(0.427 ns) + CELL(0.309 ns) = 21.663 ns; Loc. = LC_X25_Y13_N9; Fanout = 19; REG Node = 'screen_state.0010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Selector243~1 screen_state.0010 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.223 ns ( 14.88 % ) " "Info: Total cell delay = 3.223 ns ( 14.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.440 ns ( 85.12 % ) " "Info: Total interconnect delay = 18.440 ns ( 85.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.663 ns" { human_col[1] Add0~28COUT1_39 Add0~20 Add0~22 Add0~23 Add2~2 Selector241~15 Selector241~70 Selector241~72 Selector241~75 Selector241~77 Selector241~162 Selector241~189 screen_state~419 Selector243~1 screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.663 ns" { human_col[1] {} Add0~28COUT1_39 {} Add0~20 {} Add0~22 {} Add0~23 {} Add2~2 {} Selector241~15 {} Selector241~70 {} Selector241~72 {} Selector241~75 {} Selector241~77 {} Selector241~162 {} Selector241~189 {} screen_state~419 {} Selector243~1 {} screen_state.0010 {} } { 0.000ns 0.828ns 0.000ns 1.328ns 1.290ns 2.250ns 0.715ns 4.021ns 0.457ns 0.428ns 0.725ns 2.472ns 1.928ns 1.143ns 0.428ns 0.427ns } { 0.000ns 0.432ns 0.608ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.963 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 206 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.711 ns) 2.963 ns screen_state.0010 2 REG LC_X25_Y13_N9 19 " "Info: 2: + IC(0.783 ns) + CELL(0.711 ns) = 2.963 ns; Loc. = LC_X25_Y13_N9; Fanout = 19; REG Node = 'screen_state.0010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk screen_state.0010 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.57 % ) " "Info: Total cell delay = 2.180 ns ( 73.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.783 ns ( 26.43 % ) " "Info: Total interconnect delay = 0.783 ns ( 26.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.963 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 206 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.711 ns) 2.963 ns human_col\[1\] 2 REG LC_X23_Y14_N7 77 " "Info: 2: + IC(0.783 ns) + CELL(0.711 ns) = 2.963 ns; Loc. = LC_X23_Y14_N7; Fanout = 77; REG Node = 'human_col\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk human_col[1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.57 % ) " "Info: Total cell delay = 2.180 ns ( 73.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.783 ns ( 26.43 % ) " "Info: Total interconnect delay = 0.783 ns ( 26.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk human_col[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} human_col[1] {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk human_col[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} human_col[1] {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.663 ns" { human_col[1] Add0~28COUT1_39 Add0~20 Add0~22 Add0~23 Add2~2 Selector241~15 Selector241~70 Selector241~72 Selector241~75 Selector241~77 Selector241~162 Selector241~189 screen_state~419 Selector243~1 screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.663 ns" { human_col[1] {} Add0~28COUT1_39 {} Add0~20 {} Add0~22 {} Add0~23 {} Add2~2 {} Selector241~15 {} Selector241~70 {} Selector241~72 {} Selector241~75 {} Selector241~77 {} Selector241~162 {} Selector241~189 {} screen_state~419 {} Selector243~1 {} screen_state.0010 {} } { 0.000ns 0.828ns 0.000ns 1.328ns 1.290ns 2.250ns 0.715ns 4.021ns 0.457ns 0.428ns 0.725ns 2.472ns 1.928ns 1.143ns 0.428ns 0.427ns } { 0.000ns 0.432ns 0.608ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk human_col[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} human_col[1] {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0011 screen_col\[21\]\$latch clk 12.475 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0011\" and destination pin or register \"screen_col\[21\]\$latch\" for clock \"clk\" (Hold time is 12.475 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.863 ns + Largest " "Info: + Largest clock skew is 13.863 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.826 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 206 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[4\]~reg0 2 REG LC_X7_Y6_N5 6 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X7_Y6_N5; Fanout = 6; REG Node = 'screen_row\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[4]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.442 ns) 4.799 ns Equal773~0 3 COMB LC_X8_Y6_N2 5 " "Info: 3: + IC(1.231 ns) + CELL(0.442 ns) = 4.799 ns; Loc. = LC_X8_Y6_N2; Fanout = 5; COMB Node = 'Equal773~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { screen_row[4]~reg0 Equal773~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.095 ns Equal777~0 4 COMB LC_X8_Y6_N3 4 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.095 ns; Loc. = LC_X8_Y6_N3; Fanout = 4; COMB Node = 'Equal777~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal773~0 Equal777~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.391 ns Equal0~3 5 COMB LC_X8_Y6_N4 2 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.391 ns; Loc. = LC_X8_Y6_N4; Fanout = 2; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal777~0 Equal0~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 5.845 ns Equal779~0 6 COMB LC_X8_Y6_N5 3 " "Info: 6: + IC(0.340 ns) + CELL(0.114 ns) = 5.845 ns; Loc. = LC_X8_Y6_N5; Fanout = 3; COMB Node = 'Equal779~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Equal0~3 Equal779~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.114 ns) 7.098 ns Equal782~0 7 COMB LC_X10_Y6_N5 3 " "Info: 7: + IC(1.139 ns) + CELL(0.114 ns) = 7.098 ns; Loc. = LC_X10_Y6_N5; Fanout = 3; COMB Node = 'Equal782~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Equal779~0 Equal782~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.114 ns) 7.653 ns Equal782~1 8 COMB LC_X10_Y6_N8 9 " "Info: 8: + IC(0.441 ns) + CELL(0.114 ns) = 7.653 ns; Loc. = LC_X10_Y6_N8; Fanout = 9; COMB Node = 'Equal782~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { Equal782~0 Equal782~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.292 ns) 9.593 ns Selector330~2 9 COMB LC_X13_Y9_N3 4 " "Info: 9: + IC(1.648 ns) + CELL(0.292 ns) = 9.593 ns; Loc. = LC_X13_Y9_N3; Fanout = 4; COMB Node = 'Selector330~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Equal782~1 Selector330~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.292 ns) 11.488 ns WideNor0~2 10 COMB LC_X9_Y10_N9 6 " "Info: 10: + IC(1.603 ns) + CELL(0.292 ns) = 11.488 ns; Loc. = LC_X9_Y10_N9; Fanout = 6; COMB Node = 'WideNor0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { Selector330~2 WideNor0~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.114 ns) 12.416 ns Selector302~0 11 COMB LC_X8_Y10_N0 32 " "Info: 11: + IC(0.814 ns) + CELL(0.114 ns) = 12.416 ns; Loc. = LC_X8_Y10_N0; Fanout = 32; COMB Node = 'Selector302~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { WideNor0~2 Selector302~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.118 ns) + CELL(0.292 ns) 16.826 ns screen_col\[21\]\$latch 12 REG LC_X25_Y13_N2 1 " "Info: 12: + IC(4.118 ns) + CELL(0.292 ns) = 16.826 ns; Loc. = LC_X25_Y13_N2; Fanout = 1; REG Node = 'screen_col\[21\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { Selector302~0 screen_col[21]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.406 ns ( 26.19 % ) " "Info: Total cell delay = 4.406 ns ( 26.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.420 ns ( 73.81 % ) " "Info: Total interconnect delay = 12.420 ns ( 73.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.826 ns" { clk screen_row[4]~reg0 Equal773~0 Equal777~0 Equal0~3 Equal779~0 Equal782~0 Equal782~1 Selector330~2 WideNor0~2 Selector302~0 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.826 ns" { clk {} clk~out0 {} screen_row[4]~reg0 {} Equal773~0 {} Equal777~0 {} Equal0~3 {} Equal779~0 {} Equal782~0 {} Equal782~1 {} Selector330~2 {} WideNor0~2 {} Selector302~0 {} screen_col[21]$latch {} } { 0.000ns 0.000ns 0.722ns 1.231ns 0.182ns 0.182ns 0.340ns 1.139ns 0.441ns 1.648ns 1.603ns 0.814ns 4.118ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.963 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 206 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.711 ns) 2.963 ns screen_state.0011 2 REG LC_X25_Y13_N4 24 " "Info: 2: + IC(0.783 ns) + CELL(0.711 ns) = 2.963 ns; Loc. = LC_X25_Y13_N4; Fanout = 24; REG Node = 'screen_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk screen_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.57 % ) " "Info: Total cell delay = 2.180 ns ( 73.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.783 ns ( 26.43 % ) " "Info: Total interconnect delay = 0.783 ns ( 26.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.826 ns" { clk screen_row[4]~reg0 Equal773~0 Equal777~0 Equal0~3 Equal779~0 Equal782~0 Equal782~1 Selector330~2 WideNor0~2 Selector302~0 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.826 ns" { clk {} clk~out0 {} screen_row[4]~reg0 {} Equal773~0 {} Equal777~0 {} Equal0~3 {} Equal779~0 {} Equal782~0 {} Equal782~1 {} Selector330~2 {} WideNor0~2 {} Selector302~0 {} screen_col[21]$latch {} } { 0.000ns 0.000ns 0.722ns 1.231ns 0.182ns 0.182ns 0.340ns 1.139ns 0.441ns 1.648ns 1.603ns 0.814ns 4.118ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.164 ns - Shortest register register " "Info: - Shortest register to register delay is 1.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0011 1 REG LC_X25_Y13_N4 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y13_N4; Fanout = 24; REG Node = 'screen_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.292 ns) 0.868 ns Selector314~1 2 COMB LC_X25_Y13_N1 1 " "Info: 2: + IC(0.576 ns) + CELL(0.292 ns) = 0.868 ns; Loc. = LC_X25_Y13_N1; Fanout = 1; COMB Node = 'Selector314~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { screen_state.0011 Selector314~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.164 ns screen_col\[21\]\$latch 3 REG LC_X25_Y13_N2 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.164 ns; Loc. = LC_X25_Y13_N2; Fanout = 1; REG Node = 'screen_col\[21\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector314~1 screen_col[21]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.406 ns ( 34.88 % ) " "Info: Total cell delay = 0.406 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.758 ns ( 65.12 % ) " "Info: Total interconnect delay = 0.758 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { screen_state.0011 Selector314~1 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { screen_state.0011 {} Selector314~1 {} screen_col[21]$latch {} } { 0.000ns 0.576ns 0.182ns } { 0.000ns 0.292ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.826 ns" { clk screen_row[4]~reg0 Equal773~0 Equal777~0 Equal0~3 Equal779~0 Equal782~0 Equal782~1 Selector330~2 WideNor0~2 Selector302~0 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.826 ns" { clk {} clk~out0 {} screen_row[4]~reg0 {} Equal773~0 {} Equal777~0 {} Equal0~3 {} Equal779~0 {} Equal782~0 {} Equal782~1 {} Selector330~2 {} WideNor0~2 {} Selector302~0 {} screen_col[21]$latch {} } { 0.000ns 0.000ns 0.722ns 1.231ns 0.182ns 0.182ns 0.340ns 1.139ns 0.441ns 1.648ns 1.603ns 0.814ns 4.118ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { screen_state.0011 Selector314~1 screen_col[21]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { screen_state.0011 {} Selector314~1 {} screen_col[21]$latch {} } { 0.000ns 0.576ns 0.182ns } { 0.000ns 0.292ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "screen_state.0010 right_btn clk 25.416 ns register " "Info: tsu for register \"screen_state.0010\" (data pin = \"right_btn\", clock pin = \"clk\") is 25.416 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.342 ns + Longest pin register " "Info: + Longest pin to register delay is 28.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns right_btn 1 PIN PIN_224 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 6; PIN Node = 'right_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.661 ns) + CELL(0.292 ns) 9.428 ns Add0~29 2 COMB LC_X24_Y14_N5 4 " "Info: 2: + IC(7.661 ns) + CELL(0.292 ns) = 9.428 ns; Loc. = LC_X24_Y14_N5; Fanout = 4; COMB Node = 'Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { right_btn Add0~29 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.292 ns) 10.453 ns Add0~30 3 COMB LC_X23_Y14_N1 40 " "Info: 3: + IC(0.733 ns) + CELL(0.292 ns) = 10.453 ns; Loc. = LC_X23_Y14_N1; Fanout = 40; COMB Node = 'Add0~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Add0~29 Add0~30 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.012 ns) + CELL(0.292 ns) 13.757 ns Add2~2 4 COMB LC_X15_Y10_N8 2 " "Info: 4: + IC(3.012 ns) + CELL(0.292 ns) = 13.757 ns; Loc. = LC_X15_Y10_N8; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.304 ns" { Add0~30 Add2~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.114 ns) 14.586 ns Selector241~15 5 COMB LC_X15_Y10_N7 13 " "Info: 5: + IC(0.715 ns) + CELL(0.114 ns) = 14.586 ns; Loc. = LC_X15_Y10_N7; Fanout = 13; COMB Node = 'Selector241~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { Add2~2 Selector241~15 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.021 ns) + CELL(0.114 ns) 18.721 ns Selector241~70 6 COMB LC_X22_Y8_N2 1 " "Info: 6: + IC(4.021 ns) + CELL(0.114 ns) = 18.721 ns; Loc. = LC_X22_Y8_N2; Fanout = 1; COMB Node = 'Selector241~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.135 ns" { Selector241~15 Selector241~70 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 19.470 ns Selector241~72 7 COMB LC_X22_Y8_N1 1 " "Info: 7: + IC(0.457 ns) + CELL(0.292 ns) = 19.470 ns; Loc. = LC_X22_Y8_N1; Fanout = 1; COMB Node = 'Selector241~72'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { Selector241~70 Selector241~72 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 20.012 ns Selector241~75 8 COMB LC_X22_Y8_N3 1 " "Info: 8: + IC(0.428 ns) + CELL(0.114 ns) = 20.012 ns; Loc. = LC_X22_Y8_N3; Fanout = 1; COMB Node = 'Selector241~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Selector241~72 Selector241~75 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.114 ns) 20.851 ns Selector241~77 9 COMB LC_X21_Y8_N5 1 " "Info: 9: + IC(0.725 ns) + CELL(0.114 ns) = 20.851 ns; Loc. = LC_X21_Y8_N5; Fanout = 1; COMB Node = 'Selector241~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Selector241~75 Selector241~77 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.472 ns) + CELL(0.442 ns) 23.765 ns Selector241~162 10 COMB LC_X13_Y13_N8 2 " "Info: 10: + IC(2.472 ns) + CELL(0.442 ns) = 23.765 ns; Loc. = LC_X13_Y13_N8; Fanout = 2; COMB Node = 'Selector241~162'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.914 ns" { Selector241~77 Selector241~162 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.114 ns) 25.807 ns Selector241~189 11 COMB LC_X25_Y13_N7 2 " "Info: 11: + IC(1.928 ns) + CELL(0.114 ns) = 25.807 ns; Loc. = LC_X25_Y13_N7; Fanout = 2; COMB Node = 'Selector241~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { Selector241~162 Selector241~189 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.114 ns) 27.064 ns screen_state~419 12 COMB LC_X25_Y13_N0 1 " "Info: 12: + IC(1.143 ns) + CELL(0.114 ns) = 27.064 ns; Loc. = LC_X25_Y13_N0; Fanout = 1; COMB Node = 'screen_state~419'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { Selector241~189 screen_state~419 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 27.606 ns Selector243~1 13 COMB LC_X25_Y13_N3 2 " "Info: 13: + IC(0.428 ns) + CELL(0.114 ns) = 27.606 ns; Loc. = LC_X25_Y13_N3; Fanout = 2; COMB Node = 'Selector243~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { screen_state~419 Selector243~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.309 ns) 28.342 ns screen_state.0010 14 REG LC_X25_Y13_N9 19 " "Info: 14: + IC(0.427 ns) + CELL(0.309 ns) = 28.342 ns; Loc. = LC_X25_Y13_N9; Fanout = 19; REG Node = 'screen_state.0010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Selector243~1 screen_state.0010 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.192 ns ( 14.79 % ) " "Info: Total cell delay = 4.192 ns ( 14.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.150 ns ( 85.21 % ) " "Info: Total interconnect delay = 24.150 ns ( 85.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "28.342 ns" { right_btn Add0~29 Add0~30 Add2~2 Selector241~15 Selector241~70 Selector241~72 Selector241~75 Selector241~77 Selector241~162 Selector241~189 screen_state~419 Selector243~1 screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "28.342 ns" { right_btn {} right_btn~out0 {} Add0~29 {} Add0~30 {} Add2~2 {} Selector241~15 {} Selector241~70 {} Selector241~72 {} Selector241~75 {} Selector241~77 {} Selector241~162 {} Selector241~189 {} screen_state~419 {} Selector243~1 {} screen_state.0010 {} } { 0.000ns 0.000ns 7.661ns 0.733ns 3.012ns 0.715ns 4.021ns 0.457ns 0.428ns 0.725ns 2.472ns 1.928ns 1.143ns 0.428ns 0.427ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.963 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 206 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.711 ns) 2.963 ns screen_state.0010 2 REG LC_X25_Y13_N9 19 " "Info: 2: + IC(0.783 ns) + CELL(0.711 ns) = 2.963 ns; Loc. = LC_X25_Y13_N9; Fanout = 19; REG Node = 'screen_state.0010'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk screen_state.0010 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.57 % ) " "Info: Total cell delay = 2.180 ns ( 73.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.783 ns ( 26.43 % ) " "Info: Total interconnect delay = 0.783 ns ( 26.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "28.342 ns" { right_btn Add0~29 Add0~30 Add2~2 Selector241~15 Selector241~70 Selector241~72 Selector241~75 Selector241~77 Selector241~162 Selector241~189 screen_state~419 Selector243~1 screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "28.342 ns" { right_btn {} right_btn~out0 {} Add0~29 {} Add0~30 {} Add2~2 {} Selector241~15 {} Selector241~70 {} Selector241~72 {} Selector241~75 {} Selector241~77 {} Selector241~162 {} Selector241~189 {} screen_state~419 {} Selector243~1 {} screen_state.0010 {} } { 0.000ns 0.000ns 7.661ns 0.733ns 3.012ns 0.715ns 4.021ns 0.457ns 0.428ns 0.725ns 2.472ns 1.928ns 1.143ns 0.428ns 0.427ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.442ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0010 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0010 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[15\] screen_col\[15\]\$latch 25.237 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[15\]\" through register \"screen_col\[15\]\$latch\" is 25.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.666 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 206 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[4\]~reg0 2 REG LC_X7_Y6_N5 6 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X7_Y6_N5; Fanout = 6; REG Node = 'screen_row\[4\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[4]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.442 ns) 4.799 ns Equal773~0 3 COMB LC_X8_Y6_N2 5 " "Info: 3: + IC(1.231 ns) + CELL(0.442 ns) = 4.799 ns; Loc. = LC_X8_Y6_N2; Fanout = 5; COMB Node = 'Equal773~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { screen_row[4]~reg0 Equal773~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.095 ns Equal777~0 4 COMB LC_X8_Y6_N3 4 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.095 ns; Loc. = LC_X8_Y6_N3; Fanout = 4; COMB Node = 'Equal777~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal773~0 Equal777~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.391 ns Equal0~3 5 COMB LC_X8_Y6_N4 2 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.391 ns; Loc. = LC_X8_Y6_N4; Fanout = 2; COMB Node = 'Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Equal777~0 Equal0~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 5.845 ns Equal779~0 6 COMB LC_X8_Y6_N5 3 " "Info: 6: + IC(0.340 ns) + CELL(0.114 ns) = 5.845 ns; Loc. = LC_X8_Y6_N5; Fanout = 3; COMB Node = 'Equal779~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Equal0~3 Equal779~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.114 ns) 7.098 ns Equal782~0 7 COMB LC_X10_Y6_N5 3 " "Info: 7: + IC(1.139 ns) + CELL(0.114 ns) = 7.098 ns; Loc. = LC_X10_Y6_N5; Fanout = 3; COMB Node = 'Equal782~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Equal779~0 Equal782~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.114 ns) 7.653 ns Equal782~1 8 COMB LC_X10_Y6_N8 9 " "Info: 8: + IC(0.441 ns) + CELL(0.114 ns) = 7.653 ns; Loc. = LC_X10_Y6_N8; Fanout = 9; COMB Node = 'Equal782~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { Equal782~0 Equal782~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.292 ns) 9.593 ns Selector330~2 9 COMB LC_X13_Y9_N3 4 " "Info: 9: + IC(1.648 ns) + CELL(0.292 ns) = 9.593 ns; Loc. = LC_X13_Y9_N3; Fanout = 4; COMB Node = 'Selector330~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { Equal782~1 Selector330~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.292 ns) 11.488 ns WideNor0~2 10 COMB LC_X9_Y10_N9 6 " "Info: 10: + IC(1.603 ns) + CELL(0.292 ns) = 11.488 ns; Loc. = LC_X9_Y10_N9; Fanout = 6; COMB Node = 'WideNor0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { Selector330~2 WideNor0~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.114 ns) 12.416 ns Selector302~0 11 COMB LC_X8_Y10_N0 32 " "Info: 11: + IC(0.814 ns) + CELL(0.114 ns) = 12.416 ns; Loc. = LC_X8_Y10_N0; Fanout = 32; COMB Node = 'Selector302~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { WideNor0~2 Selector302~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.136 ns) + CELL(0.114 ns) 16.666 ns screen_col\[15\]\$latch 12 REG LC_X27_Y15_N0 1 " "Info: 12: + IC(4.136 ns) + CELL(0.114 ns) = 16.666 ns; Loc. = LC_X27_Y15_N0; Fanout = 1; REG Node = 'screen_col\[15\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.250 ns" { Selector302~0 screen_col[15]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.228 ns ( 25.37 % ) " "Info: Total cell delay = 4.228 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.438 ns ( 74.63 % ) " "Info: Total interconnect delay = 12.438 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.666 ns" { clk screen_row[4]~reg0 Equal773~0 Equal777~0 Equal0~3 Equal779~0 Equal782~0 Equal782~1 Selector330~2 WideNor0~2 Selector302~0 screen_col[15]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.666 ns" { clk {} clk~out0 {} screen_row[4]~reg0 {} Equal773~0 {} Equal777~0 {} Equal0~3 {} Equal779~0 {} Equal782~0 {} Equal782~1 {} Selector330~2 {} WideNor0~2 {} Selector302~0 {} screen_col[15]$latch {} } { 0.000ns 0.000ns 0.722ns 1.231ns 0.182ns 0.182ns 0.340ns 1.139ns 0.441ns 1.648ns 1.603ns 0.814ns 4.136ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.571 ns + Longest register pin " "Info: + Longest register to pin delay is 8.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[15\]\$latch 1 REG LC_X27_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y15_N0; Fanout = 1; REG Node = 'screen_col\[15\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[15]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.447 ns) + CELL(2.124 ns) 8.571 ns screen_col\[15\] 2 PIN PIN_43 0 " "Info: 2: + IC(6.447 ns) + CELL(2.124 ns) = 8.571 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'screen_col\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { screen_col[15]$latch screen_col[15] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 24.78 % ) " "Info: Total cell delay = 2.124 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.447 ns ( 75.22 % ) " "Info: Total interconnect delay = 6.447 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { screen_col[15]$latch screen_col[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.571 ns" { screen_col[15]$latch {} screen_col[15] {} } { 0.000ns 6.447ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.666 ns" { clk screen_row[4]~reg0 Equal773~0 Equal777~0 Equal0~3 Equal779~0 Equal782~0 Equal782~1 Selector330~2 WideNor0~2 Selector302~0 screen_col[15]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.666 ns" { clk {} clk~out0 {} screen_row[4]~reg0 {} Equal773~0 {} Equal777~0 {} Equal0~3 {} Equal779~0 {} Equal782~0 {} Equal782~1 {} Selector330~2 {} WideNor0~2 {} Selector302~0 {} screen_col[15]$latch {} } { 0.000ns 0.000ns 0.722ns 1.231ns 0.182ns 0.182ns 0.340ns 1.139ns 0.441ns 1.648ns 1.603ns 0.814ns 4.136ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.571 ns" { screen_col[15]$latch screen_col[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.571 ns" { screen_col[15]$latch {} screen_col[15] {} } { 0.000ns 6.447ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "za_warudo function_btn clk -4.757 ns register " "Info: th for register \"za_warudo\" (data pin = \"function_btn\", clock pin = \"clk\") is -4.757 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 206 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns za_warudo 2 REG LC_X7_Y15_N9 84 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X7_Y15_N9; Fanout = 84; REG Node = 'za_warudo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk za_warudo } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk za_warudo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} za_warudo {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.726 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 8 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 8; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.513 ns) + CELL(0.738 ns) 7.726 ns za_warudo 2 REG LC_X7_Y15_N9 84 " "Info: 2: + IC(5.513 ns) + CELL(0.738 ns) = 7.726 ns; Loc. = LC_X7_Y15_N9; Fanout = 84; REG Node = 'za_warudo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { function_btn za_warudo } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/sam/Documents/Verilog/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 28.64 % ) " "Info: Total cell delay = 2.213 ns ( 28.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.513 ns ( 71.36 % ) " "Info: Total interconnect delay = 5.513 ns ( 71.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { function_btn za_warudo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.726 ns" { function_btn {} function_btn~out0 {} za_warudo {} } { 0.000ns 0.000ns 5.513ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk za_warudo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} za_warudo {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.726 ns" { function_btn za_warudo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.726 ns" { function_btn {} function_btn~out0 {} za_warudo {} } { 0.000ns 0.000ns 5.513ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 14:59:32 2020 " "Info: Processing ended: Sun Dec 06 14:59:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
