TimeQuest Timing Analyzer report for Uni_Projektas
Wed Feb 01 18:29:59 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Wed Feb 01 18:29:58 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.35 MHz ; 55.35 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 1.934 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.934 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.867     ;
; 1.963 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.844     ;
; 2.020 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.781     ;
; 2.049 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.758     ;
; 2.053 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.812     ;
; 2.062 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.739     ;
; 2.133 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.668     ;
; 2.134 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.667     ;
; 2.139 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.726     ;
; 2.148 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.653     ;
; 2.153 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.654     ;
; 2.167 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.720      ; 18.593     ;
; 2.167 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.640     ;
; 2.176 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.086      ; 18.950     ;
; 2.195 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.606     ;
; 2.197 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 1.821      ; 19.664     ;
; 2.198 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.603     ;
; 2.219 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.582     ;
; 2.220 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.581     ;
; 2.221 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 1.160      ; 18.979     ;
; 2.229 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.178      ; 18.989     ;
; 2.229 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.636     ;
; 2.232 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.725      ; 18.533     ;
; 2.239 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]  ; CLK          ; CLK         ; 20.000       ; -0.261     ; 17.540     ;
; 2.239 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.568     ;
; 2.239 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.568     ;
; 2.246 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.619     ;
; 2.250 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.651      ; 19.441     ;
; 2.253 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.720      ; 18.507     ;
; 2.253 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.554     ;
; 2.253 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.203      ; 18.990     ;
; 2.259 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[3]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.542     ;
; 2.262 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.086      ; 18.864     ;
; 2.265 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.536     ;
; 2.267 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.724      ; 18.497     ;
; 2.272 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.203      ; 18.971     ;
; 2.279 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[7]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.522     ;
; 2.281 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.520     ;
; 2.283 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 1.821      ; 19.578     ;
; 2.284 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.517     ;
; 2.293 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]  ; CLK          ; CLK         ; 20.000       ; 0.179      ; 17.926     ;
; 2.307 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 1.160      ; 18.893     ;
; 2.309 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.725      ; 18.456     ;
; 2.315 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.178      ; 18.903     ;
; 2.315 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.550     ;
; 2.318 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.725      ; 18.447     ;
; 2.325 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]  ; CLK          ; CLK         ; 20.000       ; -0.261     ; 17.454     ;
; 2.325 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.482     ;
; 2.328 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]  ; CLK          ; CLK         ; 20.000       ; 0.840      ; 18.552     ;
; 2.329 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.536     ;
; 2.336 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.651      ; 19.355     ;
; 2.336 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[78]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.720      ; 18.424     ;
; 2.339 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.203      ; 18.904     ;
; 2.345 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[3]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.456     ;
; 2.349 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.203      ; 18.894     ;
; 2.351 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.450     ;
; 2.353 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.724      ; 18.411     ;
; 2.358 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.203      ; 18.885     ;
; 2.365 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[7]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.436     ;
; 2.373 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 1.821      ; 19.488     ;
; 2.381 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.484     ;
; 2.395 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.725      ; 18.370     ;
; 2.399 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.402     ;
; 2.399 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.402     ;
; 2.409 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.392     ;
; 2.411 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.396     ;
; 2.413 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]  ; CLK          ; CLK         ; 20.000       ; -0.261     ; 17.366     ;
; 2.413 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.172      ; 18.799     ;
; 2.415 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.450     ;
; 2.422 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[78]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.720      ; 18.338     ;
; 2.429 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.378     ;
; 2.435 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.366     ;
; 2.435 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.203      ; 18.808     ;
; 2.437 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.364     ;
; 2.438 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.363     ;
; 2.438 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.164      ; 18.766     ;
; 2.443 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.720      ; 18.317     ;
; 2.443 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.364     ;
; 2.452 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 1.086      ; 18.674     ;
; 2.454 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.347     ;
; 2.459 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 1.821      ; 19.402     ;
; 2.461 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.203      ; 18.782     ;
; 2.462 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[61]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.339     ;
; 2.465 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.336     ;
; 2.471 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.330     ;
; 2.473 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 1.821      ; 19.388     ;
; 2.485 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.316     ;
; 2.491 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[63]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.310     ;
; 2.495 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.651      ; 19.196     ;
; 2.495 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.761      ; 18.306     ;
; 2.497 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[13] ; CLK          ; CLK         ; 20.000       ; 0.767      ; 18.310     ;
; 2.497 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 1.160      ; 18.703     ;
; 2.499 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 1.178      ; 18.719     ;
; 2.499 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 1.172      ; 18.713     ;
; 2.501 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                       ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.364     ;
; 2.504 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]  ; CLK          ; CLK         ; 20.000       ; 0.840      ; 18.376     ;
; 2.505 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 1.178      ; 18.713     ;
; 2.505 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 1.825      ; 19.360     ;
; 2.508 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]  ; CLK          ; CLK         ; 20.000       ; -0.261     ; 17.271     ;
; 2.508 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.725      ; 18.257     ;
+-------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Correlation_function:corr_long|f                                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.923 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.229      ;
; 0.924 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.230      ;
; 0.965 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[7]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.324      ; 1.595      ;
; 1.053 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|clock_out                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.705      ; 2.064      ;
; 1.074 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.380      ;
; 1.085 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.391      ;
; 1.091 ; ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.329      ; 1.726      ;
; 1.108 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.414      ;
; 1.140 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.446      ;
; 1.154 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.460      ;
; 1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.163 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.484      ;
; 1.188 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.494      ;
; 1.188 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; Correlation_function:corr_long|f                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.494      ;
; 1.188 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.494      ;
; 1.190 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.496      ;
; 1.195 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.501      ;
; 1.196 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.502      ;
; 1.199 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.505      ;
; 1.200 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.506      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.224 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; ADC_Manager:ADC_Manager1|ram_counter[3]                                                                                                                                                     ; ADC_Manager:ADC_Manager1|ram_counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 11.511 ; 11.511 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 11.511 ; 11.511 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 10.520 ; 10.520 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 10.075 ; 10.075 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.806  ; 8.806  ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 9.646  ; 9.646  ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 9.558  ; 9.558  ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 7.827  ; 7.827  ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.483  ; 7.483  ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.806  ; 8.806  ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 11.511 ; 11.511 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 10.520 ; 10.520 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 10.075 ; 10.075 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.806  ; 8.806  ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 9.646  ; 9.646  ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 9.558  ; 9.558  ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 7.827  ; 7.827  ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.483  ; 7.483  ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 15.220 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.220 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.260      ; 5.072      ;
; 15.231 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.996      ;
; 15.244 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 5.100      ;
; 15.255 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.260      ; 5.037      ;
; 15.257 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.346      ; 5.121      ;
; 15.263 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.963      ;
; 15.266 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.961      ;
; 15.273 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 5.071      ;
; 15.275 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.951      ;
; 15.279 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 5.065      ;
; 15.283 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.445      ; 5.194      ;
; 15.291 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 5.051      ;
; 15.292 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.346      ; 5.086      ;
; 15.297 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[78]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.930      ;
; 15.297 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 5.045      ;
; 15.298 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.928      ;
; 15.298 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.928      ;
; 15.308 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 5.036      ;
; 15.310 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.916      ;
; 15.317 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 5.027      ;
; 15.318 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.445      ; 5.159      ;
; 15.322 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_1_func[4][0]                          ; CLK          ; CLK         ; 20.000       ; -0.413     ; 4.297      ;
; 15.325 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][1]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.408      ;
; 15.325 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][3]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.408      ;
; 15.325 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][5]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.408      ;
; 15.325 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][7]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.408      ;
; 15.325 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.445      ; 5.152      ;
; 15.326 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 5.016      ;
; 15.327 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.418      ; 5.123      ;
; 15.332 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[78]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.895      ;
; 15.332 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 5.010      ;
; 15.333 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.893      ;
; 15.333 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][1]                    ; CLK          ; CLK         ; 20.000       ; -0.303     ; 4.396      ;
; 15.333 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][3]                    ; CLK          ; CLK         ; 20.000       ; -0.303     ; 4.396      ;
; 15.333 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][5]                    ; CLK          ; CLK         ; 20.000       ; -0.303     ; 4.396      ;
; 15.333 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][7]                    ; CLK          ; CLK         ; 20.000       ; -0.303     ; 4.396      ;
; 15.336 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.416      ; 5.112      ;
; 15.337 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.395      ; 5.090      ;
; 15.339 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.638      ; 5.331      ;
; 15.342 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.445      ; 5.135      ;
; 15.344 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.998      ;
; 15.352 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.260      ; 4.940      ;
; 15.352 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 4.992      ;
; 15.360 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.867      ;
; 15.360 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.445      ; 5.117      ;
; 15.362 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.418      ; 5.088      ;
; 15.365 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.861      ;
; 15.366 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.332      ; 4.998      ;
; 15.369 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.973      ;
; 15.371 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.416      ; 5.077      ;
; 15.372 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.395      ; 5.055      ;
; 15.373 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 4.971      ;
; 15.374 ; Correlation_function:corr_long|f                                                            ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.638      ; 5.296      ;
; 15.377 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.445      ; 5.100      ;
; 15.378 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.418      ; 5.072      ;
; 15.379 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.963      ;
; 15.380 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_1_func[4][0]                          ; CLK          ; CLK         ; 20.000       ; -0.413     ; 4.239      ;
; 15.382 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][1]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.351      ;
; 15.382 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][3]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.351      ;
; 15.382 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][5]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.351      ;
; 15.382 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[26][7]                    ; CLK          ; CLK         ; 20.000       ; -0.299     ; 4.351      ;
; 15.386 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.346      ; 4.992      ;
; 15.388 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.260      ; 4.904      ;
; 15.388 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.260      ; 4.904      ;
; 15.392 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.834      ;
; 15.392 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[70]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.395      ; 5.035      ;
; 15.392 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.834      ;
; 15.393 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.196      ; 4.835      ;
; 15.395 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][1]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.279      ;
; 15.395 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][3]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.279      ;
; 15.395 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][4]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.279      ;
; 15.395 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][5]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.279      ;
; 15.395 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][6]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.279      ;
; 15.395 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][7]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.279      ;
; 15.395 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.832      ;
; 15.395 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[76]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.832      ;
; 15.398 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.944      ;
; 15.400 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.826      ;
; 15.400 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.942      ;
; 15.401 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[17] ; CLK          ; CLK         ; 20.000       ; 0.332      ; 4.963      ;
; 15.401 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                     ; ADC_Manager:ADC_Manager1|c_1_func[4][0]                          ; CLK          ; CLK         ; 20.000       ; -0.417     ; 4.214      ;
; 15.402 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[65]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.395      ; 5.025      ;
; 15.402 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 4.942      ;
; 15.403 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.195      ; 4.824      ;
; 15.403 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.939      ;
; 15.404 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.938      ;
; 15.404 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[16] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.822      ;
; 15.406 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.595      ; 5.221      ;
; 15.408 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[15] ; CLK          ; CLK         ; 20.000       ; 0.312      ; 4.936      ;
; 15.409 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][1]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.265      ;
; 15.409 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][3]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.265      ;
; 15.409 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][4]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.265      ;
; 15.409 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][5]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.265      ;
; 15.409 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][6]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.265      ;
; 15.409 ; ADC_Manager:ADC_Manager1|ram_counter[1]                                                     ; ADC_Manager:ADC_Manager1|c_preamb_func[12][7]                    ; CLK          ; CLK         ; 20.000       ; -0.358     ; 4.265      ;
; 15.411 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[84]  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.194      ; 4.815      ;
; 15.413 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]  ; Correlation_function:corr_long|Correlation_Gate:gate6|output[17] ; CLK          ; CLK         ; 20.000       ; 0.418      ; 5.037      ;
; 15.415 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; Correlation_function:corr_long|Correlation_Gate:gate6|output[16] ; CLK          ; CLK         ; 20.000       ; 0.445      ; 5.062      ;
; 15.416 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[7]   ; Correlation_function:corr_long|Correlation_Gate:gate6|output[18] ; CLK          ; CLK         ; 20.000       ; 0.310      ; 4.926      ;
; 15.418 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]   ; Correlation_function:corr_long|Correlation_Gate:gate5|output[18] ; CLK          ; CLK         ; 20.000       ; 0.247      ; 4.861      ;
+--------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                    ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Correlation_function:corr_long|f                                                                                                                                         ; Correlation_function:corr_long|f                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                    ; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.321 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|clock_out                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.303      ; 0.776      ;
; 0.324 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[7]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.564      ;
; 0.337 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.489      ;
; 0.339 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.494      ;
; 0.351 ; ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                         ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.088      ; 0.591      ;
; 0.355 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[16]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[9]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                  ; Clock_divider:clock_divider1|counter[4]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                  ; Clock_divider:clock_divider1|counter[7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[17]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                  ; Clock_divider:clock_divider1|counter[1]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[18]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[25]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[27]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                  ; Clock_divider:clock_divider1|counter[9]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[4]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[13]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[14]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[20]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[23]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[29]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[30]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[31]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                         ; ADC_Manager:ADC_Manager1|c_long_func_input[14][0]                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                         ; Correlation_function:corr_long|f                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; ADC_Manager:ADC_Manager1|ram_counter[3]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[3]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|ram_counter[8]                                                                                                                                  ; ADC_Manager:ADC_Manager1|ram_counter[8]                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|ram_counter[10]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[10]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|ram_counter[19]                                                                                                                                 ; ADC_Manager:ADC_Manager1|ram_counter[19]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 4.782 ; 4.782 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.782 ; 4.782 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 4.420 ; 4.420 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.259 ; 4.259 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 4.060 ; 4.060 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 4.076 ; 4.076 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 3.466 ; 3.466 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.272 ; 3.272 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.782 ; 4.782 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 4.420 ; 4.420 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.259 ; 4.259 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 4.060 ; 4.060 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 4.076 ; 4.076 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 3.466 ; 3.466 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.272 ; 3.272 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.934 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 1.934 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 11.511 ; 11.511 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 11.511 ; 11.511 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 10.520 ; 10.520 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 10.075 ; 10.075 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 8.806  ; 8.806  ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 9.646  ; 9.646  ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 9.558  ; 9.558  ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 7.827  ; 7.827  ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.483  ; 7.483  ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 4.782 ; 4.782 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 4.420 ; 4.420 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.259 ; 4.259 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 4.060 ; 4.060 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 4.076 ; 4.076 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 3.466 ; 3.466 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.272 ; 3.272 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19772885 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 19772885 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 01 18:29:57 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.934
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.934         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 15.220
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.220         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4593 megabytes
    Info: Processing ended: Wed Feb 01 18:29:59 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


