<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-wrce-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-wrce-defs.h</h1><a href="cvmx-wrce-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-wrce-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon wrce.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_WRCE_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_WRCE_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_BIST_STATUS CVMX_WRCE_BIST_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3380050ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-wrce-defs_8h.html#a450226adbc90623ea1fbcf6858211fab">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800B3380050ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_CONTROL CVMX_WRCE_CONTROL_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3380000ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-wrce-defs_8h.html#aa0fa431e7467d17e4fbb8ae088e3ffb5">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_CONTROL (CVMX_ADD_IO_SEG(0x00011800B3380000ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_ECO CVMX_WRCE_ECO_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_ECO not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3380008ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-wrce-defs_8h.html#a975281982f2b36e27fb4f093f46fdab8">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_ECO (CVMX_ADD_IO_SEG(0x00011800B3380008ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_ERROR_ENABLE0 CVMX_WRCE_ERROR_ENABLE0_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_ERROR_ENABLE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_ERROR_ENABLE0 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3380040ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-wrce-defs_8h.html#a4932a11811ee4e8a41efb7d7177d7442">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_ERROR_ENABLE0 (CVMX_ADD_IO_SEG(0x00011800B3380040ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_ERROR_SOURCE0 CVMX_WRCE_ERROR_SOURCE0_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_ERROR_SOURCE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_ERROR_SOURCE0 not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3380030ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-wrce-defs_8h.html#ad092e6ddb9d995f263e1dcc7da9ed583">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_ERROR_SOURCE0 (CVMX_ADD_IO_SEG(0x00011800B3380030ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_INIT_CFG CVMX_WRCE_INIT_CFG_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_INIT_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_INIT_CFG not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3382008ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-wrce-defs_8h.html#a489041962368f549f11d0dd2512bcb54">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_INIT_CFG (CVMX_ADD_IO_SEG(0x00011800B3382008ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_JCFG CVMX_WRCE_JCFG_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_JCFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_JCFG not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3382000ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-wrce-defs_8h.html#a9bcb66ca9b98c331a64e2b332cad1ffe">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_JCFG (CVMX_ADD_IO_SEG(0x00011800B3382000ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_SCRATCH CVMX_WRCE_SCRATCH_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_SCRATCH_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_SCRATCH not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3380080ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-wrce-defs_8h.html#aed456151e4bf9fae63ccc04ac3a8cf40">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_SCRATCH (CVMX_ADD_IO_SEG(0x00011800B3380080ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_STATUS CVMX_WRCE_STATUS_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_STATUS not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3380018ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-wrce-defs_8h.html#a68370625082188748cb9d0ab0e65eda4">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_STATUS (CVMX_ADD_IO_SEG(0x00011800B3380018ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_UNEXPECTED_COND CVMX_WRCE_UNEXPECTED_COND_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_WRCE_UNEXPECTED_COND_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_WRCE_UNEXPECTED_COND not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3382010ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-wrce-defs_8h.html#af8b56c6c9a0401b593586c14452b0607">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_WRCE_UNEXPECTED_COND (CVMX_ADD_IO_SEG(0x00011800B3382010ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00166"></a>00166 <span class="comment">/**</span>
<a name="l00167"></a>00167 <span class="comment"> * cvmx_wrce_bist_status</span>
<a name="l00168"></a>00168 <span class="comment"> *</span>
<a name="l00169"></a>00169 <span class="comment"> * This register indicates BIST status.</span>
<a name="l00170"></a>00170 <span class="comment"> *</span>
<a name="l00171"></a>00171 <span class="comment"> */</span>
<a name="l00172"></a><a class="code" href="unioncvmx__wrce__bist__status.html">00172</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__bist__status.html" title="cvmx_wrce_bist_status">cvmx_wrce_bist_status</a> {
<a name="l00173"></a><a class="code" href="unioncvmx__wrce__bist__status.html#a914978e5ca10d2d41b1da079d793fd70">00173</a>     uint64_t <a class="code" href="unioncvmx__wrce__bist__status.html#a914978e5ca10d2d41b1da079d793fd70">u64</a>;
<a name="l00174"></a><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html">00174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html">cvmx_wrce_bist_status_s</a> {
<a name="l00175"></a>00175 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a1099e506787835c29b1e2845a94b0b01">reserved_4_63</a>                : 60;
<a name="l00177"></a>00177     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a0c9abbfe2b7f375befb0e4496fdea7b0">db1_status</a>                   : 1;  <span class="comment">/**&lt; No Memory BIST */</span>
<a name="l00178"></a>00178     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a815af4ab59e52a3a1061b735ff8c0faa">db0_status</a>                   : 1;  <span class="comment">/**&lt; No Memory BIST */</span>
<a name="l00179"></a>00179     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a257a8b117f9f1cfcbf22cb2a3e08f175">cbm_status</a>                   : 1;  <span class="comment">/**&lt; No Memory BIST */</span>
<a name="l00180"></a>00180     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a568eb5935438fbad7b2499cf1ae960e4">cb_status</a>                    : 1;  <span class="comment">/**&lt; No Memory BIST */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#else</span>
<a name="l00182"></a><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a568eb5935438fbad7b2499cf1ae960e4">00182</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a568eb5935438fbad7b2499cf1ae960e4">cb_status</a>                    : 1;
<a name="l00183"></a><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a257a8b117f9f1cfcbf22cb2a3e08f175">00183</a>     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a257a8b117f9f1cfcbf22cb2a3e08f175">cbm_status</a>                   : 1;
<a name="l00184"></a><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a815af4ab59e52a3a1061b735ff8c0faa">00184</a>     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a815af4ab59e52a3a1061b735ff8c0faa">db0_status</a>                   : 1;
<a name="l00185"></a><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a0c9abbfe2b7f375befb0e4496fdea7b0">00185</a>     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a0c9abbfe2b7f375befb0e4496fdea7b0">db1_status</a>                   : 1;
<a name="l00186"></a><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a1099e506787835c29b1e2845a94b0b01">00186</a>     uint64_t <a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html#a1099e506787835c29b1e2845a94b0b01">reserved_4_63</a>                : 60;
<a name="l00187"></a>00187 <span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__bist__status.html#af8d6d25ec830a646b55c82f76e5f94d3">s</a>;
<a name="l00189"></a><a class="code" href="unioncvmx__wrce__bist__status.html#aec7a09774b99ca2745ccf8a2b94a8000">00189</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__bist__status_1_1cvmx__wrce__bist__status__s.html">cvmx_wrce_bist_status_s</a>        <a class="code" href="unioncvmx__wrce__bist__status.html#aec7a09774b99ca2745ccf8a2b94a8000">cnf75xx</a>;
<a name="l00190"></a>00190 };
<a name="l00191"></a><a class="code" href="cvmx-wrce-defs_8h.html#a939f65ddb43577ca6f601a0a46eaeade">00191</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__bist__status.html" title="cvmx_wrce_bist_status">cvmx_wrce_bist_status</a> <a class="code" href="unioncvmx__wrce__bist__status.html" title="cvmx_wrce_bist_status">cvmx_wrce_bist_status_t</a>;
<a name="l00192"></a>00192 <span class="comment"></span>
<a name="l00193"></a>00193 <span class="comment">/**</span>
<a name="l00194"></a>00194 <span class="comment"> * cvmx_wrce_control</span>
<a name="l00195"></a>00195 <span class="comment"> *</span>
<a name="l00196"></a>00196 <span class="comment"> * This register is used to start WRCE HAB processing</span>
<a name="l00197"></a>00197 <span class="comment"> *</span>
<a name="l00198"></a>00198 <span class="comment"> */</span>
<a name="l00199"></a><a class="code" href="unioncvmx__wrce__control.html">00199</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__control.html" title="cvmx_wrce_control">cvmx_wrce_control</a> {
<a name="l00200"></a><a class="code" href="unioncvmx__wrce__control.html#ab6fdac7531261f84e4ad053e5259cea7">00200</a>     uint64_t <a class="code" href="unioncvmx__wrce__control.html#ab6fdac7531261f84e4ad053e5259cea7">u64</a>;
<a name="l00201"></a><a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html">00201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html">cvmx_wrce_control_s</a> {
<a name="l00202"></a>00202 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#ad278c3bbcf1387030ae44ca06e7fafa7">reserved_32_63</a>               : 32;
<a name="l00204"></a>00204     uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#ad7610ac1763b1b7fa6e7ee7b69a62595">jobid</a>                        : 16; <span class="comment">/**&lt; Job ID */</span>
<a name="l00205"></a>00205     uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#acd927879d6c066414aa242d0b0a16fd0">reserved_1_15</a>                : 15;
<a name="l00206"></a>00206     uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#a083a3ecdc460e86b7e786f9b76c3e829">start</a>                        : 1;  <span class="comment">/**&lt; &quot;&apos;1&apos; = Start the HAB per config in CONFIGURATION. This bit auto-clears. This start bit is</span>
<a name="l00207"></a>00207 <span class="comment">                                                         ignored if the HAB status is busy (WRCE_STATUS bit 0 = &apos;1&apos;).&quot; */</span>
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#a083a3ecdc460e86b7e786f9b76c3e829">00209</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#a083a3ecdc460e86b7e786f9b76c3e829">start</a>                        : 1;
<a name="l00210"></a><a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#acd927879d6c066414aa242d0b0a16fd0">00210</a>     uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#acd927879d6c066414aa242d0b0a16fd0">reserved_1_15</a>                : 15;
<a name="l00211"></a><a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#ad7610ac1763b1b7fa6e7ee7b69a62595">00211</a>     uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#ad7610ac1763b1b7fa6e7ee7b69a62595">jobid</a>                        : 16;
<a name="l00212"></a><a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#ad278c3bbcf1387030ae44ca06e7fafa7">00212</a>     uint64_t <a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html#ad278c3bbcf1387030ae44ca06e7fafa7">reserved_32_63</a>               : 32;
<a name="l00213"></a>00213 <span class="preprocessor">#endif</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__control.html#ad66c23506b41f98609200e2bb9947a29">s</a>;
<a name="l00215"></a><a class="code" href="unioncvmx__wrce__control.html#a9aba9ffd09755ea58aa2908d8a152478">00215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__control_1_1cvmx__wrce__control__s.html">cvmx_wrce_control_s</a>            <a class="code" href="unioncvmx__wrce__control.html#a9aba9ffd09755ea58aa2908d8a152478">cnf75xx</a>;
<a name="l00216"></a>00216 };
<a name="l00217"></a><a class="code" href="cvmx-wrce-defs_8h.html#a57bfa60e89ae1c3a735a27d3a960ad90">00217</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__control.html" title="cvmx_wrce_control">cvmx_wrce_control</a> <a class="code" href="unioncvmx__wrce__control.html" title="cvmx_wrce_control">cvmx_wrce_control_t</a>;
<a name="l00218"></a>00218 <span class="comment"></span>
<a name="l00219"></a>00219 <span class="comment">/**</span>
<a name="l00220"></a>00220 <span class="comment"> * cvmx_wrce_eco</span>
<a name="l00221"></a>00221 <span class="comment"> */</span>
<a name="l00222"></a><a class="code" href="unioncvmx__wrce__eco.html">00222</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__eco.html" title="cvmx_wrce_eco">cvmx_wrce_eco</a> {
<a name="l00223"></a><a class="code" href="unioncvmx__wrce__eco.html#a1b7cc0cdcc12c6cdc645614cd5ad3a40">00223</a>     uint64_t <a class="code" href="unioncvmx__wrce__eco.html#a1b7cc0cdcc12c6cdc645614cd5ad3a40">u64</a>;
<a name="l00224"></a><a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html">00224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html">cvmx_wrce_eco_s</a> {
<a name="l00225"></a>00225 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html#ac4db3552d473d84439ed9f32f8135ff1">reserved_32_63</a>               : 32;
<a name="l00227"></a>00227     uint64_t <a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html#adaec16951524b51bce098c537fb4e4a1">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html#adaec16951524b51bce098c537fb4e4a1">00229</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html#adaec16951524b51bce098c537fb4e4a1">eco_rw</a>                       : 32;
<a name="l00230"></a><a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html#ac4db3552d473d84439ed9f32f8135ff1">00230</a>     uint64_t <a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html#ac4db3552d473d84439ed9f32f8135ff1">reserved_32_63</a>               : 32;
<a name="l00231"></a>00231 <span class="preprocessor">#endif</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__eco.html#a56638a15758bb8d8f0c02a2526455c60">s</a>;
<a name="l00233"></a><a class="code" href="unioncvmx__wrce__eco.html#af5f6e1f216e5b69435af380b2143d065">00233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__eco_1_1cvmx__wrce__eco__s.html">cvmx_wrce_eco_s</a>                <a class="code" href="unioncvmx__wrce__eco.html#af5f6e1f216e5b69435af380b2143d065">cnf75xx</a>;
<a name="l00234"></a>00234 };
<a name="l00235"></a><a class="code" href="cvmx-wrce-defs_8h.html#a6a85d9723d12d8c6ca3d8e34ba92298f">00235</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__eco.html" title="cvmx_wrce_eco">cvmx_wrce_eco</a> <a class="code" href="unioncvmx__wrce__eco.html" title="cvmx_wrce_eco">cvmx_wrce_eco_t</a>;
<a name="l00236"></a>00236 <span class="comment"></span>
<a name="l00237"></a>00237 <span class="comment">/**</span>
<a name="l00238"></a>00238 <span class="comment"> * cvmx_wrce_error_enable0</span>
<a name="l00239"></a>00239 <span class="comment"> *</span>
<a name="l00240"></a>00240 <span class="comment"> * This register enables error reporting for WRCE_ERROR_SOURCE0 register</span>
<a name="l00241"></a>00241 <span class="comment"> *</span>
<a name="l00242"></a>00242 <span class="comment"> */</span>
<a name="l00243"></a><a class="code" href="unioncvmx__wrce__error__enable0.html">00243</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__error__enable0.html" title="cvmx_wrce_error_enable0">cvmx_wrce_error_enable0</a> {
<a name="l00244"></a><a class="code" href="unioncvmx__wrce__error__enable0.html#a14f753330f6b2d0631bdac98f9ea4c82">00244</a>     uint64_t <a class="code" href="unioncvmx__wrce__error__enable0.html#a14f753330f6b2d0631bdac98f9ea4c82">u64</a>;
<a name="l00245"></a><a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html">00245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html">cvmx_wrce_error_enable0_s</a> {
<a name="l00246"></a>00246 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#ac9d8b6a85ac3a59551f1ed9c16420ac6">reserved_5_63</a>                : 59;
<a name="l00248"></a>00248     uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#ad2025d3fdce677cb7f61314cb29ef2ef">rp0_of_err_enable</a>            : 1;  <span class="comment">/**&lt; Read Port0 overflow error enable. */</span>
<a name="l00249"></a>00249     uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#a8f08cef0123e44c6aef628dfc11929de">reserved_1_3</a>                 : 3;
<a name="l00250"></a>00250     uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#aaf1e1d05a42ef006ace85824b1519083">rp0_uf_err_enable</a>            : 1;  <span class="comment">/**&lt; Read Port0 underflow error enable. */</span>
<a name="l00251"></a>00251 <span class="preprocessor">#else</span>
<a name="l00252"></a><a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#aaf1e1d05a42ef006ace85824b1519083">00252</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#aaf1e1d05a42ef006ace85824b1519083">rp0_uf_err_enable</a>            : 1;
<a name="l00253"></a><a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#a8f08cef0123e44c6aef628dfc11929de">00253</a>     uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#a8f08cef0123e44c6aef628dfc11929de">reserved_1_3</a>                 : 3;
<a name="l00254"></a><a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#ad2025d3fdce677cb7f61314cb29ef2ef">00254</a>     uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#ad2025d3fdce677cb7f61314cb29ef2ef">rp0_of_err_enable</a>            : 1;
<a name="l00255"></a><a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#ac9d8b6a85ac3a59551f1ed9c16420ac6">00255</a>     uint64_t <a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html#ac9d8b6a85ac3a59551f1ed9c16420ac6">reserved_5_63</a>                : 59;
<a name="l00256"></a>00256 <span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__error__enable0.html#a24396a9c354457c72d33d86646dac215">s</a>;
<a name="l00258"></a><a class="code" href="unioncvmx__wrce__error__enable0.html#aef458ef53862b2eff1c8a2a2019c9657">00258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__error__enable0_1_1cvmx__wrce__error__enable0__s.html">cvmx_wrce_error_enable0_s</a>      <a class="code" href="unioncvmx__wrce__error__enable0.html#aef458ef53862b2eff1c8a2a2019c9657">cnf75xx</a>;
<a name="l00259"></a>00259 };
<a name="l00260"></a><a class="code" href="cvmx-wrce-defs_8h.html#ac0bb284f2ec0f400ae79bebeffdea9c0">00260</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__error__enable0.html" title="cvmx_wrce_error_enable0">cvmx_wrce_error_enable0</a> <a class="code" href="unioncvmx__wrce__error__enable0.html" title="cvmx_wrce_error_enable0">cvmx_wrce_error_enable0_t</a>;
<a name="l00261"></a>00261 <span class="comment"></span>
<a name="l00262"></a>00262 <span class="comment">/**</span>
<a name="l00263"></a>00263 <span class="comment"> * cvmx_wrce_error_source0</span>
<a name="l00264"></a>00264 <span class="comment"> *</span>
<a name="l00265"></a>00265 <span class="comment"> * This register contains error source information.</span>
<a name="l00266"></a>00266 <span class="comment"> *</span>
<a name="l00267"></a>00267 <span class="comment"> */</span>
<a name="l00268"></a><a class="code" href="unioncvmx__wrce__error__source0.html">00268</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__error__source0.html" title="cvmx_wrce_error_source0">cvmx_wrce_error_source0</a> {
<a name="l00269"></a><a class="code" href="unioncvmx__wrce__error__source0.html#ae3519223ba1891ea4767f11f88be2209">00269</a>     uint64_t <a class="code" href="unioncvmx__wrce__error__source0.html#ae3519223ba1891ea4767f11f88be2209">u64</a>;
<a name="l00270"></a><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html">00270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html">cvmx_wrce_error_source0_s</a> {
<a name="l00271"></a>00271 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a7d8c6ccd405ea7461c99ca8741d17ed2">reserved_32_63</a>               : 32;
<a name="l00273"></a>00273     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#ae8767947735818422ab59c607289ae5d">rp0_jobid_ufof</a>               : 16; <span class="comment">/**&lt; Job ID for Read Port 0 Overflow/Underflow */</span>
<a name="l00274"></a>00274     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a257485a54f3ce8899b24d4f5a9504ba5">reserved_5_15</a>                : 11;
<a name="l00275"></a>00275     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a7b1649345cf6901db8ae8c8f0977d74e">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read Port0 overflow */</span>
<a name="l00276"></a>00276     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#ad014d29796da561db2d759e8299fda57">reserved_1_3</a>                 : 3;
<a name="l00277"></a>00277     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a24cd8fa907bd0e6f3a88b403a340d655">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read Port0 underflow */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#else</span>
<a name="l00279"></a><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a24cd8fa907bd0e6f3a88b403a340d655">00279</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a24cd8fa907bd0e6f3a88b403a340d655">rp0_uf</a>                       : 1;
<a name="l00280"></a><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#ad014d29796da561db2d759e8299fda57">00280</a>     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#ad014d29796da561db2d759e8299fda57">reserved_1_3</a>                 : 3;
<a name="l00281"></a><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a7b1649345cf6901db8ae8c8f0977d74e">00281</a>     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a7b1649345cf6901db8ae8c8f0977d74e">rp0_of</a>                       : 1;
<a name="l00282"></a><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a257485a54f3ce8899b24d4f5a9504ba5">00282</a>     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a257485a54f3ce8899b24d4f5a9504ba5">reserved_5_15</a>                : 11;
<a name="l00283"></a><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#ae8767947735818422ab59c607289ae5d">00283</a>     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#ae8767947735818422ab59c607289ae5d">rp0_jobid_ufof</a>               : 16;
<a name="l00284"></a><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a7d8c6ccd405ea7461c99ca8741d17ed2">00284</a>     uint64_t <a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html#a7d8c6ccd405ea7461c99ca8741d17ed2">reserved_32_63</a>               : 32;
<a name="l00285"></a>00285 <span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__error__source0.html#a3bc3b8a5c1d4478a9d6ba26e37a6a836">s</a>;
<a name="l00287"></a><a class="code" href="unioncvmx__wrce__error__source0.html#a0d08452b28b52ee97c5d1290a65d35b0">00287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__error__source0_1_1cvmx__wrce__error__source0__s.html">cvmx_wrce_error_source0_s</a>      <a class="code" href="unioncvmx__wrce__error__source0.html#a0d08452b28b52ee97c5d1290a65d35b0">cnf75xx</a>;
<a name="l00288"></a>00288 };
<a name="l00289"></a><a class="code" href="cvmx-wrce-defs_8h.html#a2963f41696a04f3ac92a4b5aeb006609">00289</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__error__source0.html" title="cvmx_wrce_error_source0">cvmx_wrce_error_source0</a> <a class="code" href="unioncvmx__wrce__error__source0.html" title="cvmx_wrce_error_source0">cvmx_wrce_error_source0_t</a>;
<a name="l00290"></a>00290 <span class="comment"></span>
<a name="l00291"></a>00291 <span class="comment">/**</span>
<a name="l00292"></a>00292 <span class="comment"> * cvmx_wrce_init_cfg</span>
<a name="l00293"></a>00293 <span class="comment"> *</span>
<a name="l00294"></a>00294 <span class="comment"> * This register space contains the WRCE initial configuration data.</span>
<a name="l00295"></a>00295 <span class="comment"> *</span>
<a name="l00296"></a>00296 <span class="comment"> */</span>
<a name="l00297"></a><a class="code" href="unioncvmx__wrce__init__cfg.html">00297</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__init__cfg.html" title="cvmx_wrce_init_cfg">cvmx_wrce_init_cfg</a> {
<a name="l00298"></a><a class="code" href="unioncvmx__wrce__init__cfg.html#aa0a48849e9f731e4aaf488ad6c7127ac">00298</a>     uint64_t <a class="code" href="unioncvmx__wrce__init__cfg.html#aa0a48849e9f731e4aaf488ad6c7127ac">u64</a>;
<a name="l00299"></a><a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html">00299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html">cvmx_wrce_init_cfg_s</a> {
<a name="l00300"></a>00300 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html#a3320895d213390bc015f25e1e46e5686">reserved_3_63</a>                : 61;
<a name="l00302"></a>00302     uint64_t <a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html#a228a353c31493612e31e6abd7474f850">delta_phase</a>                  : 3;  <span class="comment">/**&lt; Phase shift between Early, On-Time and On-Time, Late samples expressed in multiples of</span>
<a name="l00303"></a>00303 <span class="comment">                                                         1/8th of a chip, */</span>
<a name="l00304"></a>00304 <span class="preprocessor">#else</span>
<a name="l00305"></a><a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html#a228a353c31493612e31e6abd7474f850">00305</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html#a228a353c31493612e31e6abd7474f850">delta_phase</a>                  : 3;
<a name="l00306"></a><a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html#a3320895d213390bc015f25e1e46e5686">00306</a>     uint64_t <a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html#a3320895d213390bc015f25e1e46e5686">reserved_3_63</a>                : 61;
<a name="l00307"></a>00307 <span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__init__cfg.html#a3b87606ba798ad08003af0d986d6cf41">s</a>;
<a name="l00309"></a><a class="code" href="unioncvmx__wrce__init__cfg.html#a6247b25517f3658138535e72032f299b">00309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__init__cfg_1_1cvmx__wrce__init__cfg__s.html">cvmx_wrce_init_cfg_s</a>           <a class="code" href="unioncvmx__wrce__init__cfg.html#a6247b25517f3658138535e72032f299b">cnf75xx</a>;
<a name="l00310"></a>00310 };
<a name="l00311"></a><a class="code" href="cvmx-wrce-defs_8h.html#a9bb468d051c1988e756c96466aaf9ade">00311</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__init__cfg.html" title="cvmx_wrce_init_cfg">cvmx_wrce_init_cfg</a> <a class="code" href="unioncvmx__wrce__init__cfg.html" title="cvmx_wrce_init_cfg">cvmx_wrce_init_cfg_t</a>;
<a name="l00312"></a>00312 <span class="comment"></span>
<a name="l00313"></a>00313 <span class="comment">/**</span>
<a name="l00314"></a>00314 <span class="comment"> * cvmx_wrce_jcfg</span>
<a name="l00315"></a>00315 <span class="comment"> *</span>
<a name="l00316"></a>00316 <span class="comment"> * This register space contains the WRCE job configuration data.</span>
<a name="l00317"></a>00317 <span class="comment"> *</span>
<a name="l00318"></a>00318 <span class="comment"> */</span>
<a name="l00319"></a><a class="code" href="unioncvmx__wrce__jcfg.html">00319</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__jcfg.html" title="cvmx_wrce_jcfg">cvmx_wrce_jcfg</a> {
<a name="l00320"></a><a class="code" href="unioncvmx__wrce__jcfg.html#a0b89d08650f97f77a0001deb99a6fcaf">00320</a>     uint64_t <a class="code" href="unioncvmx__wrce__jcfg.html#a0b89d08650f97f77a0001deb99a6fcaf">u64</a>;
<a name="l00321"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html">00321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html">cvmx_wrce_jcfg_s</a> {
<a name="l00322"></a>00322 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4f4bb72f1341211f4601142626e5691d">reserved_34_63</a>               : 30;
<a name="l00324"></a>00324     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a6d488536adb373647fbe0c2d5e931cb5">scale_1</a>                      : 2;  <span class="comment">/**&lt; Number of bits to right shift antenna 1 data before storing in DB1. Valid values are 0, 1, 2 */</span>
<a name="l00325"></a>00325     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4d1531d265be82e6329aecf04b64a93f">reserved_26_31</a>               : 6;
<a name="l00326"></a>00326     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ad9b0e0a50d51f514a6204e04946f74c2">scale_0</a>                      : 2;  <span class="comment">/**&lt; Number of bits to right shift antenna 0 data before storing in DB0. Valid values are 0, 1, 2 */</span>
<a name="l00327"></a>00327     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#acd1a64b9ab8d496ad5e95bae5ce70247">reserved_17_23</a>               : 7;
<a name="l00328"></a>00328     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a1be264b80de305e90cfadacba85a4673">dc_bias_rmv_1</a>                : 1;  <span class="comment">/**&lt; For the output of 2x+1 unit of antenna 1. Set output LSB if bit is set */</span>
<a name="l00329"></a>00329     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4a5e051dc46c74aa6f0c5b29689a035f">reserved_9_15</a>                : 7;
<a name="l00330"></a>00330     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a55fb26e947c24d082ec8beacd71aa45b">dc_bias_rmv_0</a>                : 1;  <span class="comment">/**&lt; For the output of 2x+1 unit of antenna 0. Set output LSB if bit is set */</span>
<a name="l00331"></a>00331     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ac1eeafb31258f7e13444efcd74665319">reserved_6_7</a>                 : 2;
<a name="l00332"></a>00332     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ae4e43ca81389af88d0bc3d543a09928a">num_user_entry</a>               : 6;  <span class="comment">/**&lt; Total number of user entries to be read in the configuration table. */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#else</span>
<a name="l00334"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ae4e43ca81389af88d0bc3d543a09928a">00334</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ae4e43ca81389af88d0bc3d543a09928a">num_user_entry</a>               : 6;
<a name="l00335"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ac1eeafb31258f7e13444efcd74665319">00335</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ac1eeafb31258f7e13444efcd74665319">reserved_6_7</a>                 : 2;
<a name="l00336"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a55fb26e947c24d082ec8beacd71aa45b">00336</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a55fb26e947c24d082ec8beacd71aa45b">dc_bias_rmv_0</a>                : 1;
<a name="l00337"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4a5e051dc46c74aa6f0c5b29689a035f">00337</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4a5e051dc46c74aa6f0c5b29689a035f">reserved_9_15</a>                : 7;
<a name="l00338"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a1be264b80de305e90cfadacba85a4673">00338</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a1be264b80de305e90cfadacba85a4673">dc_bias_rmv_1</a>                : 1;
<a name="l00339"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#acd1a64b9ab8d496ad5e95bae5ce70247">00339</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#acd1a64b9ab8d496ad5e95bae5ce70247">reserved_17_23</a>               : 7;
<a name="l00340"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ad9b0e0a50d51f514a6204e04946f74c2">00340</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#ad9b0e0a50d51f514a6204e04946f74c2">scale_0</a>                      : 2;
<a name="l00341"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4d1531d265be82e6329aecf04b64a93f">00341</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4d1531d265be82e6329aecf04b64a93f">reserved_26_31</a>               : 6;
<a name="l00342"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a6d488536adb373647fbe0c2d5e931cb5">00342</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a6d488536adb373647fbe0c2d5e931cb5">scale_1</a>                      : 2;
<a name="l00343"></a><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4f4bb72f1341211f4601142626e5691d">00343</a>     uint64_t <a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html#a4f4bb72f1341211f4601142626e5691d">reserved_34_63</a>               : 30;
<a name="l00344"></a>00344 <span class="preprocessor">#endif</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__jcfg.html#a02a73c1e7ac8500913b1a58928a86d80">s</a>;
<a name="l00346"></a><a class="code" href="unioncvmx__wrce__jcfg.html#a17e73d356c5c82aaaaddf67a3f73b90e">00346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__jcfg_1_1cvmx__wrce__jcfg__s.html">cvmx_wrce_jcfg_s</a>               <a class="code" href="unioncvmx__wrce__jcfg.html#a17e73d356c5c82aaaaddf67a3f73b90e">cnf75xx</a>;
<a name="l00347"></a>00347 };
<a name="l00348"></a><a class="code" href="cvmx-wrce-defs_8h.html#a43354f89582c91c732017c367609018a">00348</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__jcfg.html" title="cvmx_wrce_jcfg">cvmx_wrce_jcfg</a> <a class="code" href="unioncvmx__wrce__jcfg.html" title="cvmx_wrce_jcfg">cvmx_wrce_jcfg_t</a>;
<a name="l00349"></a>00349 <span class="comment"></span>
<a name="l00350"></a>00350 <span class="comment">/**</span>
<a name="l00351"></a>00351 <span class="comment"> * cvmx_wrce_scratch</span>
<a name="l00352"></a>00352 <span class="comment"> *</span>
<a name="l00353"></a>00353 <span class="comment"> * This register indicates BIST status.</span>
<a name="l00354"></a>00354 <span class="comment"> *</span>
<a name="l00355"></a>00355 <span class="comment"> */</span>
<a name="l00356"></a><a class="code" href="unioncvmx__wrce__scratch.html">00356</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__scratch.html" title="cvmx_wrce_scratch">cvmx_wrce_scratch</a> {
<a name="l00357"></a><a class="code" href="unioncvmx__wrce__scratch.html#a1ccd53383e094a4cb3e3013baa19e7c8">00357</a>     uint64_t <a class="code" href="unioncvmx__wrce__scratch.html#a1ccd53383e094a4cb3e3013baa19e7c8">u64</a>;
<a name="l00358"></a><a class="code" href="structcvmx__wrce__scratch_1_1cvmx__wrce__scratch__s.html">00358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__scratch_1_1cvmx__wrce__scratch__s.html">cvmx_wrce_scratch_s</a> {
<a name="l00359"></a>00359 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__scratch_1_1cvmx__wrce__scratch__s.html#a201ece46521015a0d8baad90a3f2a61a">reserved_0_63</a>                : 64;
<a name="l00361"></a>00361 <span class="preprocessor">#else</span>
<a name="l00362"></a><a class="code" href="structcvmx__wrce__scratch_1_1cvmx__wrce__scratch__s.html#a201ece46521015a0d8baad90a3f2a61a">00362</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__scratch_1_1cvmx__wrce__scratch__s.html#a201ece46521015a0d8baad90a3f2a61a">reserved_0_63</a>                : 64;
<a name="l00363"></a>00363 <span class="preprocessor">#endif</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__scratch.html#a2b4a62b3c0a72cda7e468a418de0a189">s</a>;
<a name="l00365"></a><a class="code" href="unioncvmx__wrce__scratch.html#a680ec384b997e9bbce600f39bf1a1cc5">00365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__scratch_1_1cvmx__wrce__scratch__s.html">cvmx_wrce_scratch_s</a>            <a class="code" href="unioncvmx__wrce__scratch.html#a680ec384b997e9bbce600f39bf1a1cc5">cnf75xx</a>;
<a name="l00366"></a>00366 };
<a name="l00367"></a><a class="code" href="cvmx-wrce-defs_8h.html#ae8c9d300baf18db259971b0f75ce76da">00367</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__scratch.html" title="cvmx_wrce_scratch">cvmx_wrce_scratch</a> <a class="code" href="unioncvmx__wrce__scratch.html" title="cvmx_wrce_scratch">cvmx_wrce_scratch_t</a>;
<a name="l00368"></a>00368 <span class="comment"></span>
<a name="l00369"></a>00369 <span class="comment">/**</span>
<a name="l00370"></a>00370 <span class="comment"> * cvmx_wrce_status</span>
<a name="l00371"></a>00371 <span class="comment"> *</span>
<a name="l00372"></a>00372 <span class="comment"> * WRCE Status Register</span>
<a name="l00373"></a>00373 <span class="comment"> *</span>
<a name="l00374"></a>00374 <span class="comment"> */</span>
<a name="l00375"></a><a class="code" href="unioncvmx__wrce__status.html">00375</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__status.html" title="cvmx_wrce_status">cvmx_wrce_status</a> {
<a name="l00376"></a><a class="code" href="unioncvmx__wrce__status.html#a13b3797f5a227a1687c4b79c145f50b1">00376</a>     uint64_t <a class="code" href="unioncvmx__wrce__status.html#a13b3797f5a227a1687c4b79c145f50b1">u64</a>;
<a name="l00377"></a><a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html">00377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html">cvmx_wrce_status_s</a> {
<a name="l00378"></a>00378 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a5899d3e3c245d1eae50147a0ec62d804">reserved_5_63</a>                : 59;
<a name="l00380"></a>00380     uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a3250e4b46f550ff45091f3f707e034ba">ready</a>                        : 1;  <span class="comment">/**&lt; Ready to receive the next job. */</span>
<a name="l00381"></a>00381     uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a5ab60b387af394f77468d1a4970b1ccc">reserved_1_3</a>                 : 3;
<a name="l00382"></a>00382     uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a6ec0a87537d157186f5619733e1f3150">status0</a>                      : 1;  <span class="comment">/**&lt; Indicates if the WRCE is busy processing a job. &apos;0&apos; = Ready for new</span>
<a name="l00383"></a>00383 <span class="comment">                                                         job, &apos;1&apos; = Busy processing. */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#else</span>
<a name="l00385"></a><a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a6ec0a87537d157186f5619733e1f3150">00385</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a6ec0a87537d157186f5619733e1f3150">status0</a>                      : 1;
<a name="l00386"></a><a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a5ab60b387af394f77468d1a4970b1ccc">00386</a>     uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a5ab60b387af394f77468d1a4970b1ccc">reserved_1_3</a>                 : 3;
<a name="l00387"></a><a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a3250e4b46f550ff45091f3f707e034ba">00387</a>     uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a3250e4b46f550ff45091f3f707e034ba">ready</a>                        : 1;
<a name="l00388"></a><a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a5899d3e3c245d1eae50147a0ec62d804">00388</a>     uint64_t <a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html#a5899d3e3c245d1eae50147a0ec62d804">reserved_5_63</a>                : 59;
<a name="l00389"></a>00389 <span class="preprocessor">#endif</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__status.html#ab6186ea4e245ae2fcea20ab5da5cd123">s</a>;
<a name="l00391"></a><a class="code" href="unioncvmx__wrce__status.html#a8480ea9f832fddce40ab1150a655e7aa">00391</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__status_1_1cvmx__wrce__status__s.html">cvmx_wrce_status_s</a>             <a class="code" href="unioncvmx__wrce__status.html#a8480ea9f832fddce40ab1150a655e7aa">cnf75xx</a>;
<a name="l00392"></a>00392 };
<a name="l00393"></a><a class="code" href="cvmx-wrce-defs_8h.html#ae3a424e6d7d20851e49e9666253a20da">00393</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__status.html" title="cvmx_wrce_status">cvmx_wrce_status</a> <a class="code" href="unioncvmx__wrce__status.html" title="cvmx_wrce_status">cvmx_wrce_status_t</a>;
<a name="l00394"></a>00394 <span class="comment"></span>
<a name="l00395"></a>00395 <span class="comment">/**</span>
<a name="l00396"></a>00396 <span class="comment"> * cvmx_wrce_unexpected_cond</span>
<a name="l00397"></a>00397 <span class="comment"> *</span>
<a name="l00398"></a>00398 <span class="comment"> * This register space contains counters for each unexpected condition</span>
<a name="l00399"></a>00399 <span class="comment"> *</span>
<a name="l00400"></a>00400 <span class="comment"> */</span>
<a name="l00401"></a><a class="code" href="unioncvmx__wrce__unexpected__cond.html">00401</a> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__unexpected__cond.html" title="cvmx_wrce_unexpected_cond">cvmx_wrce_unexpected_cond</a> {
<a name="l00402"></a><a class="code" href="unioncvmx__wrce__unexpected__cond.html#ad74b427a236cc24782b3040511ab9a86">00402</a>     uint64_t <a class="code" href="unioncvmx__wrce__unexpected__cond.html#ad74b427a236cc24782b3040511ab9a86">u64</a>;
<a name="l00403"></a><a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html">00403</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html">cvmx_wrce_unexpected_cond_s</a> {
<a name="l00404"></a>00404 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html#acb28dd96cca7854eaf9f92b356183524">reserved_4_63</a>                : 60;
<a name="l00406"></a>00406     uint64_t <a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html#ac403668b79f6acf3cf5e09b54e94b7cf">zero_user_count</a>              : 4;  <span class="comment">/**&lt; Number of jobs submitted with a zero user count specification.</span>
<a name="l00407"></a>00407 <span class="comment">                                                         Counter saturates at 15 and is readable and re-settable by software. */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#else</span>
<a name="l00409"></a><a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html#ac403668b79f6acf3cf5e09b54e94b7cf">00409</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html#ac403668b79f6acf3cf5e09b54e94b7cf">zero_user_count</a>              : 4;
<a name="l00410"></a><a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html#acb28dd96cca7854eaf9f92b356183524">00410</a>     uint64_t <a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html#acb28dd96cca7854eaf9f92b356183524">reserved_4_63</a>                : 60;
<a name="l00411"></a>00411 <span class="preprocessor">#endif</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__wrce__unexpected__cond.html#a4e29d762734cf6468f63ec3534e6a068">s</a>;
<a name="l00413"></a><a class="code" href="unioncvmx__wrce__unexpected__cond.html#ab803046eee1758b8d385bbd51e3666f8">00413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__wrce__unexpected__cond_1_1cvmx__wrce__unexpected__cond__s.html">cvmx_wrce_unexpected_cond_s</a>    <a class="code" href="unioncvmx__wrce__unexpected__cond.html#ab803046eee1758b8d385bbd51e3666f8">cnf75xx</a>;
<a name="l00414"></a>00414 };
<a name="l00415"></a><a class="code" href="cvmx-wrce-defs_8h.html#a683616a1fa8680d756f7664b0a4fadc7">00415</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__wrce__unexpected__cond.html" title="cvmx_wrce_unexpected_cond">cvmx_wrce_unexpected_cond</a> <a class="code" href="unioncvmx__wrce__unexpected__cond.html" title="cvmx_wrce_unexpected_cond">cvmx_wrce_unexpected_cond_t</a>;
<a name="l00416"></a>00416 
<a name="l00417"></a>00417 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
