[
  {
    "SVA": "property ReqAckHandshake;\n  @(posedge clk) disable iff (!rst_n)\n  req |-> ##[1:3] ack;\nendproperty\nassert property (ReqAckHandshake);",
    "SVAD": "When a request signal is asserted, an acknowledgment must follow within 1 to 3 clock cycles. This property is disabled during reset (active low reset)."
  },
  {
    "SVA": "property DataStable;\n  @(posedge clk) disable iff (!rst_n)\n  valid |-> $stable(data) until ack;\nendproperty\nassert property (DataStable);",
    "SVAD": "When valid is high, the data signal must remain stable until acknowledgment is received. This ensures data integrity during transfers."
  },
  {
    "SVA": "property FifoNotOverflow;\n  @(posedge clk) disable iff (!rst_n)\n  (count == MAX_DEPTH) |-> !push;\nendproperty\nassert property (FifoNotOverflow);",
    "SVAD": "When the FIFO count reaches maximum depth, no push operation should occur to prevent overflow."
  },
  {
    "SVA": "property OneHotState;\n  @(posedge clk) disable iff (!rst_n)\n  $onehot(state);\nendproperty\nassert property (OneHotState);",
    "SVAD": "The state machine state signal must always have exactly one bit set (one-hot encoding) during normal operation."
  },
  {
    "SVA": "property RiseAckOnReq;\n  @(posedge clk) disable iff (!rst_n)\n  $rose(req) |=> ##[0:5] $rose(ack);\nendproperty\nassert property (RiseAckOnReq);",
    "SVAD": "When request signal has a rising edge, the acknowledgment signal must have a rising edge within 0 to 5 cycles after the next clock cycle."
  }
]
