/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  reg [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [22:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [34:0] celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[20] ? in_data[71] : in_data[92]);
  assign celloutsig_0_13z = ~(celloutsig_0_2z[11] | celloutsig_0_4z[2]);
  assign celloutsig_1_0z = ~(in_data[176] | in_data[154]);
  assign celloutsig_1_1z = ~((in_data[176] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_6z = celloutsig_1_2z | ~(in_data[117]);
  assign celloutsig_0_24z = celloutsig_0_13z | celloutsig_0_22z;
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_4z[1]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z ^ celloutsig_1_2z);
  assign celloutsig_1_8z = { in_data[121:107], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z } / { 1'h1, celloutsig_1_7z[17:2], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_13z / { 1'h1, in_data[97:96], celloutsig_1_18z };
  assign celloutsig_0_5z = { in_data[82:66], celloutsig_0_4z[5:1], celloutsig_0_4z[1] } / { 1'h1, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z[5:1], celloutsig_0_4z[1], celloutsig_0_3z };
  assign celloutsig_0_22z = { in_data[70:69], celloutsig_0_14z } === in_data[26:24];
  assign celloutsig_0_14z = ! in_data[42:9];
  assign celloutsig_0_25z = { celloutsig_0_18z[3], celloutsig_0_0z, celloutsig_0_10z } < celloutsig_0_23z;
  assign celloutsig_1_2z = in_data[106:97] < { in_data[175:173], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_7z[11:8], celloutsig_1_9z } % { 1'h1, celloutsig_1_8z[9:7], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } * celloutsig_1_3z[12:5];
  assign celloutsig_1_3z = { in_data[121:119], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } * in_data[120:108];
  assign celloutsig_0_6z = - { celloutsig_0_5z[18:6], celloutsig_0_1z };
  assign celloutsig_1_7z = - { in_data[154:121], celloutsig_1_0z };
  assign celloutsig_0_1z = & in_data[24:21];
  assign celloutsig_1_5z = ^ { in_data[172:166], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_4z[4:1], celloutsig_0_4z[1], celloutsig_0_3z } >> { celloutsig_0_6z[12:10], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[76:65] >> in_data[68:57];
  assign celloutsig_0_3z = ~((in_data[60] & in_data[49]) | celloutsig_0_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_7z[21]) | celloutsig_1_6z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_23z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_23z = { celloutsig_0_4z[3], celloutsig_0_10z, celloutsig_0_22z };
  assign celloutsig_0_4z[5:1] = { celloutsig_0_2z[11:8], celloutsig_0_1z } ~^ { celloutsig_0_2z[8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z[0] = celloutsig_0_4z[1];
  assign { out_data[132:128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
