
---------- Begin Simulation Statistics ----------
final_tick                                 1105937200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185365                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                   323883                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.36                       # Real time elapsed on the host
host_tick_rate                               97366285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2105453                       # Number of instructions simulated
sim_ops                                       3678832                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001106                       # Number of seconds simulated
sim_ticks                                  1105937200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438665                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24259                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            469923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240477                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438665                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198188                       # Number of indirect misses.
system.cpu.branchPred.lookups                  497320                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11903                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12209                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2416319                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1957550                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24375                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     352625                       # Number of branches committed
system.cpu.commit.bw_lim_events                612170                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          890614                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2105453                       # Number of instructions committed
system.cpu.commit.committedOps                3678832                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2357241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.560652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726961                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1155561     49.02%     49.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       181589      7.70%     56.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       175200      7.43%     64.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       232721      9.87%     74.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       612170     25.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2357241                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80895                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10087                       # Number of function calls committed.
system.cpu.commit.int_insts                   3618183                       # Number of committed integer instructions.
system.cpu.commit.loads                        502984                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21033      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2888219     78.51%     79.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1564      0.04%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      1.02%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3149      0.09%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12388      0.34%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13278      0.36%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           8963      0.24%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.04%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          482834     13.12%     94.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168271      4.57%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20150      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12491      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3678832                       # Class of committed instruction
system.cpu.commit.refs                         683746                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2105453                       # Number of Instructions Simulated
system.cpu.committedOps                       3678832                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.313182                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.313182                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8030                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33755                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48764                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4508                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020576                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4786249                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   301895                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1164301                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24440                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88959                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      586532                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2042                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      200118                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           153                       # TLB misses on write requests
system.cpu.fetch.Branches                      497320                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    246441                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2237196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4663                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2875937                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           775                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179873                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             337611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252380                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040181                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2600171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.947533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1228250     47.24%     47.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74876      2.88%     50.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60816      2.34%     52.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77504      2.98%     55.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1158725     44.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2600171                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    134680                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    73945                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    221288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    221288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    221288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    221288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    221288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    221288400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       611600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       611600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       611600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       611600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5139200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5042800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5062400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80140800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80100800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80158800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80170400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1688331200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28785                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   382865                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.524048                       # Inst execution rate
system.cpu.iew.exec_refs                       788403                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     200104                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691095                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                618981                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                967                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               586                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210427                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4569408                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                588299                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34576                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4213756                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3335                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8206                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24440                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14525                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40883                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115995                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29664                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20776                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8009                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5887193                       # num instructions consuming a value
system.cpu.iew.wb_count                       4191619                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567626                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3341722                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.516042                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4198620                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6518941                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3610320                       # number of integer regfile writes
system.cpu.ipc                               0.761509                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.761509                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27504      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3319328     78.13%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1600      0.04%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41437      0.98%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4812      0.11%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1304      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7038      0.17%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16447      0.39%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15317      0.36%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9667      0.23%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2453      0.06%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               571982     13.46%     94.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              188797      4.44%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26774      0.63%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13876      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4248336                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   99529                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              200527                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        95795                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             145329                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4121303                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10914844                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4095824                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5314723                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4568233                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4248336                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1175                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          890565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18532                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            415                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1326454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2600171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.633868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1166678     44.87%     44.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              175877      6.76%     51.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              305994     11.77%     63.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              346017     13.31%     76.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              605605     23.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2600171                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.536555                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      246577                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11754                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4769                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               618981                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210427                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1590176                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2764844                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  835616                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5014023                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47396                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   352301                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16463                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4238                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12302782                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4711408                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6413222                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1194437                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72337                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24440                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173248                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1399173                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            173584                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7464067                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20129                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                897                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207714                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            951                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6314517                       # The number of ROB reads
system.cpu.rob.rob_writes                     9382727                       # The number of ROB writes
system.cpu.timesIdled                            1657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38410                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          711                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            711                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              129                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12234                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1346                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8115                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1345                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12234                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13579                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11396977                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29471723                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17740                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4129                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23981                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                999                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2105                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2105                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17740                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8519                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49733                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58252                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       187072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1260928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1448000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10547                       # Total snoops (count)
system.l2bus.snoopTraffic                       86336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30389                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014874                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121321                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29938     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30389                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20303997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18997125                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3512397                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       242810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242810                       # number of overall hits
system.cpu.icache.overall_hits::total          242810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3630                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3630                       # number of overall misses
system.cpu.icache.overall_misses::total          3630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179460400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179460400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179460400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179460400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       246440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       246440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       246440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       246440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014730                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014730                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014730                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014730                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49438.126722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49438.126722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49438.126722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49438.126722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          704                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          704                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2926                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2926                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2926                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2926                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145513600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145513600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145513600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145513600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011873                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011873                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011873                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011873                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49731.237184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49731.237184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49731.237184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49731.237184                       # average overall mshr miss latency
system.cpu.icache.replacements                   2670                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       242810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3630                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179460400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179460400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       246440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       246440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49438.126722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49438.126722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145513600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145513600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49731.237184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49731.237184                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.498749                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              235094                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2670                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.050187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.498749                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            495806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           495806                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       690499                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           690499                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       690499                       # number of overall hits
system.cpu.dcache.overall_hits::total          690499                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34773                       # number of overall misses
system.cpu.dcache.overall_misses::total         34773                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1680391199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1680391199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1680391199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1680391199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       725272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       725272                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       725272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       725272                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047945                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047945                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047945                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047945                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48324.596641                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48324.596641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48324.596641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48324.596641                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.472750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1739                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2783                       # number of writebacks
system.cpu.dcache.writebacks::total              2783                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22156                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16919                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575867199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575867199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575867199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248117393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    823984592                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017396                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017396                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023328                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45642.165253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45642.165253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45642.165253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57674.893770                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48701.731308                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15895                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       511869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          511869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1575382400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1575382400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       544502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       544502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059932                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48275.745411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48275.745411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10514                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473952000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45078.181472                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45078.181472                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105008799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105008799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49069.532243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49069.532243                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101915199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101915199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011634                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48461.815977                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48461.815977                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4302                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4302                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248117393                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248117393                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57674.893770                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57674.893770                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.261159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633328                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15895                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.844479                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   745.360527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.900632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954357                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1467463                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1467463                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             946                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5001                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          881                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6828                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            946                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5001                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          881                       # number of overall hits
system.l2cache.overall_hits::total               6828                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1977                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7616                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3421                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13014                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1977                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7616                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3421                       # number of overall misses
system.l2cache.overall_misses::total            13014                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134023600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518435200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238363612                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890822412                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134023600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518435200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238363612                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890822412                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2923                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12617                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4302                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19842                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2923                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12617                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4302                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19842                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.676360                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603630                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795212                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655881                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.676360                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603630                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795212                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655881                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67791.401113                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68071.848739                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69676.589301                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68451.084371                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67791.401113                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68071.848739                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69676.589301                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68451.084371                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1346                       # number of writebacks
system.l2cache.writebacks::total                 1346                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1977                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7605                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3404                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12986                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1977                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7605                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3404                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          593                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13579                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118207600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457285600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210454836                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785948036                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118207600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457285600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210454836                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34833023                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820781059                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.676360                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602758                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791260                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654470                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.676360                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602758                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791260                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684356                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59791.401113                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60129.598948                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61825.745006                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60522.719544                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59791.401113                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60129.598948                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61825.745006                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58740.342327                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60444.882466                       # average overall mshr miss latency
system.l2cache.replacements                      9545                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2783                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2783                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2783                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2783                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          593                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          593                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34833023                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34833023                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58740.342327                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58740.342327                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          757                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              757                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1348                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93110800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93110800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2105                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2105                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640380                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640380                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69073.293769                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69073.293769                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1345                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1345                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82280000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82280000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638955                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638955                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61174.721190                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61174.721190                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          946                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4244                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          881                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6071                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1977                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6268                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11666                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134023600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425324400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238363612                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797711612                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2923                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10512                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17737                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.676360                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596271                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795212                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657721                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67791.401113                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67856.477345                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69676.589301                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68379.188411                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1977                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6260                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11641                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118207600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375005600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210454836                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703668036                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.676360                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595510                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791260                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656312                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59791.401113                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59905.047923                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61825.745006                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60447.387338                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3714.651922                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26075                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9545                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.731797                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.979982                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   298.494717                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2352.029496                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   900.763014                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.384713                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003413                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.072875                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.574226                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219913                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036471                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906897                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1020                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          842                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1980                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280518                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320825                       # Number of tag accesses
system.l2cache.tags.data_accesses              320825                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1105937200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126528                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86144                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86144                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1977                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7605                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3404                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          593                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13579                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1346                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1346                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114407943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440097322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    196987677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34316596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              785809538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114407943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114407943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77892307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77892307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77892307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114407943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440097322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    196987677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34316596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             863701845                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1110775200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               53382304                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                 93119242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                              122048633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2112411                       # Number of instructions simulated
sim_ops                                       3689948                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     4838000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                87                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                369                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             853                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              484                       # Number of indirect misses.
system.cpu.branchPred.lookups                     907                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      33                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     12410                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6948                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                87                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        531                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1085                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2355                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 6958                       # Number of instructions committed
system.cpu.commit.committedOps                  11116                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         9813                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.132783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.253693                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3539     36.06%     36.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3954     40.29%     76.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          883      9.00%     85.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          352      3.59%     88.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1085     11.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         9813                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     10842                       # Number of committed integer instructions.
system.cpu.commit.loads                           934                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           88      0.79%      0.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9227     83.01%     83.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             127      1.14%     84.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.44%     85.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.19%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.29%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.25%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.42%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.50%     87.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.25%     87.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.32%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             806      7.25%     94.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            371      3.34%     98.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      1.15%     99.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.65%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11116                       # Class of committed instruction
system.cpu.commit.refs                           1377                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        6958                       # Number of Instructions Simulated
system.cpu.committedOps                         11116                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.738287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.738287                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           15                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           30                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           56                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  5267                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  14180                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1458                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2260                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     87                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1382                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1139                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         484                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         907                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       872                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    27                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           8853                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.074990                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1487                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                402                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.731955                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              10454                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.436962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.846961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6320     60.46%     60.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      168      1.61%     62.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      345      3.30%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      320      3.06%     68.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3301     31.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                10454                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       846                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      509                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       674800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       674400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       165200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       166800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       166800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       166000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        4944800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  102                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      598                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.024638                       # Inst execution rate
system.cpu.iew.exec_refs                         1619                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        484                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1882                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1267                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  507                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               13472                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1135                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               108                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 12393                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     87                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    14                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               32                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          333                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           65                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             24                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     23041                       # num instructions consuming a value
system.cpu.iew.wb_count                         12331                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.436526                       # average fanout of values written-back
system.cpu.iew.wb_producers                     10058                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.019512                       # insts written-back per cycle
system.cpu.iew.wb_sent                          12349                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    22848                       # number of integer regfile reads
system.cpu.int_regfile_writes                   10900                       # number of integer regfile writes
system.cpu.ipc                               0.575279                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.575279                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               139      1.11%      1.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10121     80.97%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  127      1.02%     83.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    58      0.46%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  42      0.34%     83.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.26%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.31%     84.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   91      0.73%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   91      0.73%     85.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.30%     86.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 62      0.50%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  967      7.74%     94.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 415      3.32%     97.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             206      1.65%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             72      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  12500                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     677                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1362                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          644                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1196                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  11684                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              34159                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        11687                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             14631                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      13451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     12500                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         10454                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.195715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.217383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3701     35.40%     35.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3377     32.30%     67.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1856     17.75%     85.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 669      6.40%     91.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 851      8.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           10454                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.033485                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         872                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                14                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1267                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 507                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    2825                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            12095                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2277                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 17013                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2312                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1916                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 43791                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  13948                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               20504                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3166                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    101                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     87                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2624                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3492                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1264                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            25475                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3314                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        22199                       # The number of ROB reads
system.cpu.rob.rob_writes                       27585                       # The number of ROB writes
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            136                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            67                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 36                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            36                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                36                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      36    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  36                       # Request fanout histogram
system.membus.reqLayer2.occupancy               30003                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              78097                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  68                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                93                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             68                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                38                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                106                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.075472                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.265406                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       98     92.45%     92.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      7.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  106                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                65591                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         4838000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          827                       # number of overall hits
system.cpu.icache.overall_hits::total             827                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           45                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             45                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           45                       # number of overall misses
system.cpu.icache.overall_misses::total            45                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1819600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1819600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1819600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1819600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          872                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          872                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          872                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          872                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051606                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051606                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051606                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051606                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40435.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40435.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40435.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40435.555556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1392800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1392800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1392800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1392800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.038991                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.038991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.038991                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.038991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40964.705882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40964.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40964.705882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40964.705882                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             827                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           45                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            45                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1819600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1819600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          872                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          872                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051606                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40435.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40435.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1392800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1392800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.038991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.038991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40964.705882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40964.705882                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 526                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.939394                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1777                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1777                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1481                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1481                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1481                       # number of overall hits
system.cpu.dcache.overall_hits::total            1481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           68                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           68                       # number of overall misses
system.cpu.dcache.overall_misses::total            68                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2556800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2556800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2556800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2556800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1549                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1549                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        37600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        37600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        37600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        37600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1058400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1058400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1058400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       296790                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1355190                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        37800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        37800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        37800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 42398.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38719.714286                       # average overall mshr miss latency
system.cpu.dcache.replacements                     35                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2556800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2556800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        37600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        37600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1058400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1058400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        37800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        37800                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       296790                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       296790                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 42398.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 42398.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2809                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.257143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   808.058785                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   215.941215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.210880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          215                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.209961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3133                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  32                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 32                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                36                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               36                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1235600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       897600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       265997                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2399197                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1235600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       897600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       265997                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2399197                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.575758                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.464286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.529412                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.575758                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.464286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.529412                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65031.578947                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69046.153846                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66499.250000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66644.361111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65031.578947                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69046.153846                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66499.250000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66644.361111                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1083600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       793600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       233997                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2111197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1083600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       793600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       233997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2111197                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.575758                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.464286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.529412                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.575758                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.464286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.529412                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57031.578947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61046.153846                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58499.250000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58644.361111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57031.578947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61046.153846                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58499.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58644.361111                       # average overall mshr miss latency
system.l2cache.replacements                        38                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1235600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       897600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       265997                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2399197                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.575758                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.464286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.529412                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65031.578947                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69046.153846                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66499.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66644.361111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1083600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       793600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       233997                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2111197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.575758                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.464286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.529412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57031.578947                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61046.153846                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58499.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58644.361111                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    109                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   38                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.868421                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.233402                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1061.926500                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1855.558081                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1007.180818                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   134.101199                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009090                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259259                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453017                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245894                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1139                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1010                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          852                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278076                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721924                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1118                       # Number of tag accesses
system.l2cache.tags.data_accesses                1118                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      4838000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          251343530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          171971889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     52914427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              476229847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     251343530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         251343530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        26457214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              26457214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        26457214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         251343530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         171971889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     52914427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             502687061                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1138049200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9220409                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 16125893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.23                       # Real time elapsed on the host
host_tick_rate                              117859251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2133044                       # Number of instructions simulated
sim_ops                                       3731491                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27274000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7268                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               948                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6828                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2311                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7268                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4957                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7779                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          799                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     26765                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17663                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               970                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4153                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6432                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18710                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20633                       # Number of instructions committed
system.cpu.commit.committedOps                  41543                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40492                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.025956                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.536783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25621     63.27%     63.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3448      8.52%     71.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2606      6.44%     78.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2385      5.89%     84.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6432     15.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40492                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     40344                       # Number of committed integer instructions.
system.cpu.commit.loads                          6118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.73%      0.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            30329     73.01%     73.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              13      0.03%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.55%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.34%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.54%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.26%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.51%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.74%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.63%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.24%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5268     12.68%     90.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2642      6.36%     96.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.05%     98.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             41543                       # Class of committed instruction
system.cpu.commit.refs                           9322                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20633                       # Number of Instructions Simulated
system.cpu.committedOps                         41543                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.304658                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.304658                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           66                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          170                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          300                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16113                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  67467                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11150                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16392                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    978                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1302                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7926                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            86                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4016                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7779                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4213                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   365                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          36403                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1956                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.114087                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2668                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.533886                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.609862                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.901223                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25851     56.28%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1038      2.26%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1110      2.42%     60.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1053      2.29%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16883     36.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45935                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4017                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2395                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2637200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        58000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       135600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       135200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       138000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1232800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1232000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1232400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1239200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21589200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1167                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4965                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.779805                       # Inst execution rate
system.cpu.iew.exec_refs                        11915                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4005                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9415                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8761                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                41                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4522                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               60242                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7910                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1430                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 53171                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    96                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    978                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   169                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              399                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2645                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1318                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1022                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            145                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     61158                       # num instructions consuming a value
system.cpu.iew.wb_count                         52497                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607312                       # average fanout of values written-back
system.cpu.iew.wb_producers                     37142                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.769920                       # insts written-back per cycle
system.cpu.iew.wb_sent                          52768                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    76902                       # number of integer regfile reads
system.cpu.int_regfile_writes                   41342                       # number of integer regfile writes
system.cpu.ipc                               0.302603                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.302603                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               628      1.15%      1.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 39555     72.45%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   14      0.03%     73.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   276      0.51%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 197      0.36%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.43%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  141      0.26%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  344      0.63%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  414      0.76%     76.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 289      0.53%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                163      0.30%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7075     12.96%     90.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3502      6.41%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1116      2.04%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            648      1.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  54598                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3612                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7257                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3463                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5216                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  50358                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             148183                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        49034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             73744                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      59946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     54598                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 296                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               306                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            168                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24055                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.188593                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.580369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               26668     58.06%     58.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3496      7.61%     65.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3830      8.34%     74.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4322      9.41%     83.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7619     16.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45935                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.800733                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4238                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               171                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              208                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8761                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4522                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22911                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68185                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11313                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 49698                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    339                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12057                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    426                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                165240                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  64986                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               75852                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16698                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1191                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    978                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2356                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26179                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5182                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            96158                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2533                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                145                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2526                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        94313                       # The number of ROB reads
system.cpu.rob.rob_writes                      125987                       # The number of ROB writes
system.cpu.timesIdled                             255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1487                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           23                       # Transaction distribution
system.membus.trans_dist::CleanEvict              333                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           378                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 385                       # Request fanout histogram
system.membus.reqLayer2.occupancy              333636                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             828064                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 731                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            99                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1037                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            732                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1405                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          825                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2230                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               396                       # Total snoops (count)
system.l2bus.snoopTraffic                        1472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1140                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040351                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.196867                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1094     95.96%     95.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      4.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1140                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              330000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               670753                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              561600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3638                       # number of overall hits
system.cpu.icache.overall_hits::total            3638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          575                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          575                       # number of overall misses
system.cpu.icache.overall_misses::total           575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23725600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23725600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23725600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23725600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4213                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136482                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136482                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136482                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136482                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41261.913043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41261.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41261.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41261.913043                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18332000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.111085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.111085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.111085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.111085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39170.940171                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39170.940171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39170.940171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39170.940171                       # average overall mshr miss latency
system.cpu.icache.replacements                    468                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          575                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23725600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23725600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41261.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41261.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.111085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.111085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39170.940171                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39170.940171                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15082                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               724                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.831492                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8894                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10255                       # number of overall hits
system.cpu.dcache.overall_hits::total           10255                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          453                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          453                       # number of overall misses
system.cpu.dcache.overall_misses::total           453                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18779600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18779600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18779600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18779600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10708                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042305                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042305                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042305                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41456.070640                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41456.070640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41456.070640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41456.070640                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                30                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           76                       # number of writebacks
system.cpu.dcache.writebacks::total                76                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          226                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          226                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           48                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9034800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9034800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9034800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2485547                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11520347                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021199                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021199                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025682                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39800.881057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39800.881057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39800.881057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51782.229167                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41892.170909                       # average overall mshr miss latency
system.cpu.dcache.replacements                    275                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18266800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18266800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058824                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41421.315193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41421.315193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          226                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          215                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8531600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8531600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39681.860465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39681.860465                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       512800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       512800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42733.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42733.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       503200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       503200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003737                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41933.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41933.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2485547                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2485547                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51782.229167                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51782.229167                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               83327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.147036                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   824.233483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   199.766517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.195084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21691                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             236                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             111                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 360                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            236                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            111                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           13                       # number of overall hits
system.l2cache.overall_hits::total                360                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           233                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               384                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          233                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           35                       # number of overall misses
system.l2cache.overall_misses::total              384                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15782800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7820800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2347163                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25950763                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15782800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7820800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2347163                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25950763                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          469                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           48                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             744                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          469                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           48                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            744                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.496802                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.511013                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.729167                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.516129                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.496802                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.511013                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.729167                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.516129                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67737.339056                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67420.689655                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67061.800000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67580.111979                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67737.339056                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67420.689655                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67061.800000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67580.111979                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             23                       # number of writebacks
system.l2cache.writebacks::total                   23                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13926800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6892800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2067163                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22886763                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13926800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6892800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2067163                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23009960                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.496802                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.511013                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.729167                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.516129                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.496802                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.511013                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.729167                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.518817                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59771.673820                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59420.689655                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59061.800000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59600.945312                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59771.673820                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59420.689655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59061.800000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59611.295337                       # average overall mshr miss latency
system.l2cache.replacements                       393                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           76                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           76                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           76                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           76                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       446800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       446800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63828.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63828.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       390800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       390800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55828.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55828.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          236                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          106                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          355                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          377                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15782800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7374000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2347163                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25503963                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          469                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          215                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          732                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.496802                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.506977                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.729167                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.515027                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67737.339056                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67651.376147                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67061.800000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67649.769231                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          233                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          377                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13926800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6502000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2067163                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22495963                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.496802                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.506977                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.729167                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.515027                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59771.673820                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59651.376147                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59061.800000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59670.989390                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14038                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4489                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.127200                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.799281                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1141.146884                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1812.215749                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.520831                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   127.317254                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009472                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278600                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.442435                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031083                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1044                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3052                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          907                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.254883                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.745117                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12281                       # Number of tag accesses
system.l2cache.tags.data_accesses               12281                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27274000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14848                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1472                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1472                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              232                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  385                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            23                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  23                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          544401261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          272200631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     82129501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4693114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              903424507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     544401261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         544401261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        53970815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              53970815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        53970815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         544401261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         272200631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     82129501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4693114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             957395322                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
