<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\alexb\Documents\ETH\impl\gwsynthesis\ETH.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\alexb\Documents\ETH\src\ETH.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 05 21:14:12 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8286</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5442</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>netrmii_clk50m</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>PLL6m/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>PLL6m/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>PLL6m/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>500.000</td>
<td>2.000
<td>0.000</td>
<td>250.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>PLL6m/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>322.705(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>netrmii_clk50m</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">95.776(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>147.663(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>1.000(MHz)</td>
<td>242.460(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of PLL6m/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL6m/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL6m/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>netrmii_clk50m</td>
<td>Setup</td>
<td>-1.024</td>
<td>8</td>
</tr>
<tr>
<td>netrmii_clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL6m/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.441</td>
<td>udp_inst/rx_info_buf_1_s0/Q</td>
<td>udp_inst/ethernet_resolve_status_6_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.406</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.143</td>
<td>udp_inst/rx_info_buf_1_s0/Q</td>
<td>udp_inst/ethernet_resolve_status_3_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.108</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.102</td>
<td>udp_inst/udp_gen/checksum_1_s0/Q</td>
<td>udp_inst/udp_gen/checksum_10_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.068</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
<td>udp_inst/tx_head_fifo_tail_1_s4/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.068</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
<td>udp_inst/tx_head_fifo_tail_2_s4/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.068</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
<td>udp_inst/tx_head_fifo_tail_3_s4/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.068</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
<td>udp_inst/tx_head_fifo_tail_4_s4/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.068</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
<td>udp_inst/tx_head_fifo_tail_5_s4/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.032</td>
</tr>
<tr>
<td>9</td>
<td>0.240</td>
<td>udp_inst/udp_gen/checksum_1_s0/Q</td>
<td>udp_inst/udp_gen/checksum_17_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.725</td>
</tr>
<tr>
<td>10</td>
<td>0.254</td>
<td>udp_inst/rx_info_buf_1_s0/Q</td>
<td>udp_inst/ethernet_resolve_status_4_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.711</td>
</tr>
<tr>
<td>11</td>
<td>0.339</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
<td>udp_inst/tx_head_fifo_tail_0_s4/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.626</td>
</tr>
<tr>
<td>12</td>
<td>0.527</td>
<td>udp_inst/udp_gen/head_checksum_0_s1/Q</td>
<td>udp_inst/udp_gen/head_checksum_10_s1/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.438</td>
</tr>
<tr>
<td>13</td>
<td>0.539</td>
<td>udp_inst/udp_gen/head_checksum_0_s1/Q</td>
<td>udp_inst/udp_gen/head_checksum_12_s1/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.426</td>
</tr>
<tr>
<td>14</td>
<td>0.571</td>
<td>udp_inst/udp_gen/checksum_1_s0/Q</td>
<td>udp_inst/udp_gen/checksum_16_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.394</td>
</tr>
<tr>
<td>15</td>
<td>0.579</td>
<td>udp_inst/udp_gen/checksum_0_s0/Q</td>
<td>udp_inst/udp_gen/checksum_9_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.386</td>
</tr>
<tr>
<td>16</td>
<td>0.587</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
<td>udp_inst/arp_target_mac_35_s0/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.378</td>
</tr>
<tr>
<td>17</td>
<td>0.592</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
<td>udp_inst/arp_target_mac_43_s0/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.373</td>
</tr>
<tr>
<td>18</td>
<td>0.606</td>
<td>udp_inst/head_len_3_s0/Q</td>
<td>udp_inst/ethernet_resolve_status_0_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.359</td>
</tr>
<tr>
<td>19</td>
<td>0.621</td>
<td>udp_inst/udp_gen/checksum_1_s0/Q</td>
<td>udp_inst/udp_gen/checksum_13_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.344</td>
</tr>
<tr>
<td>20</td>
<td>0.622</td>
<td>udp_inst/ctct/end_ptr_0_s0/Q</td>
<td>udp_inst/ctct/crc_31_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.343</td>
</tr>
<tr>
<td>21</td>
<td>0.624</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
<td>udp_inst/arp_target_mac_3_s0/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.341</td>
</tr>
<tr>
<td>22</td>
<td>0.624</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
<td>udp_inst/arp_target_mac_11_s0/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.341</td>
</tr>
<tr>
<td>23</td>
<td>0.624</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
<td>udp_inst/arp_target_mac_19_s0/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.341</td>
</tr>
<tr>
<td>24</td>
<td>0.624</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
<td>udp_inst/arp_target_mac_27_s0/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.341</td>
</tr>
<tr>
<td>25</td>
<td>0.625</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
<td>udp_inst/arp_target_mac_37_s0/CE</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.340</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.483</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>netrmii_clk50m:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.057</td>
<td>0.619</td>
</tr>
<tr>
<td>2</td>
<td>0.074</td>
<td>udp_inst/udp_gen/head_o_29_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[29]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.074</td>
<td>udp_inst/udp_gen/head_o_23_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[23]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.074</td>
<td>udp_inst/rx_data_fifo_i_port_5_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s/DI[1]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.074</td>
<td>udp_inst/rx_data_fifo_i_port_3_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s/DI[1]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>6</td>
<td>0.074</td>
<td>udp_inst/rx_data_fifo_i_port_1_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s/DI[1]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.076</td>
<td>udp_inst/rx_data_fifo_i_port_2_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s/DI[0]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>8</td>
<td>0.076</td>
<td>udp_inst/rx_data_fifo_i_port_0_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s/DI[0]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>9</td>
<td>0.202</td>
<td>udp_inst/udp_gen/data_o_7_s0/Q</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s/DI[1]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>10</td>
<td>0.202</td>
<td>udp_inst/udp_gen/data_o_6_s0/Q</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s/DI[0]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>11</td>
<td>0.202</td>
<td>udp_inst/rx_data_fifo_i_port_4_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s/DI[0]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>12</td>
<td>0.210</td>
<td>udp_inst/udp_gen/end_ptr_10_s0/Q</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/ADA[13]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>13</td>
<td>0.210</td>
<td>udp_inst/udp_gen/end_ptr_4_s0/Q</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/ADA[7]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>14</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_30_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[30]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_27_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[27]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_21_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[21]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_20_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[20]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_19_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[19]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_18_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[18]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>20</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_17_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[17]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>21</td>
<td>0.213</td>
<td>udp_inst/udp_gen/head_o_9_s0/Q</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[9]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>22</td>
<td>0.213</td>
<td>udp_inst/rx_data_fifo_i_port_7_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s/DI[1]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>23</td>
<td>0.213</td>
<td>udp_inst/rx_data_fifo_i_port_6_s0/Q</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s/DI[0]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>24</td>
<td>0.216</td>
<td>udp_inst/udp_gen/lst_in_3_s0/Q</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/DI[3]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>25</td>
<td>0.216</td>
<td>udp_inst/udp_gen/lst_in_4_s0/Q</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/DI[4]</td>
<td>netrmii_clk50m:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.991</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.951</td>
</tr>
<tr>
<td>2</td>
<td>3.262</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.680</td>
</tr>
<tr>
<td>3</td>
<td>3.262</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.680</td>
</tr>
<tr>
<td>4</td>
<td>3.262</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.680</td>
</tr>
<tr>
<td>5</td>
<td>3.495</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.447</td>
</tr>
<tr>
<td>6</td>
<td>3.495</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.447</td>
</tr>
<tr>
<td>7</td>
<td>3.495</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.447</td>
</tr>
<tr>
<td>8</td>
<td>3.495</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.447</td>
</tr>
<tr>
<td>9</td>
<td>3.495</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.447</td>
</tr>
<tr>
<td>10</td>
<td>3.497</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.445</td>
</tr>
<tr>
<td>11</td>
<td>3.497</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.445</td>
</tr>
<tr>
<td>12</td>
<td>3.510</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.431</td>
</tr>
<tr>
<td>13</td>
<td>3.510</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.431</td>
</tr>
<tr>
<td>14</td>
<td>3.510</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.431</td>
</tr>
<tr>
<td>15</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>16</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>17</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>18</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>19</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>20</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>21</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>22</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>23</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>24</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
<tr>
<td>25</td>
<td>3.738</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>netrmii_clk50m:[F]</td>
<td>netrmii_clk50m:[R]</td>
<td>5.000</td>
<td>0.023</td>
<td>1.204</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.445</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ready_o_s5/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>2</td>
<td>0.450</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_6_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>3</td>
<td>0.454</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ack_o_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>4</td>
<td>0.576</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_7_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>5</td>
<td>0.602</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_3_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>6</td>
<td>0.602</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_4_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>7</td>
<td>0.602</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_5_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>8</td>
<td>0.736</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_0_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.747</td>
</tr>
<tr>
<td>9</td>
<td>0.736</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_1_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.747</td>
</tr>
<tr>
<td>10</td>
<td>0.736</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/ct_2_s0/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.747</td>
</tr>
<tr>
<td>11</td>
<td>0.744</td>
<td>udp_inst/rphyrst_s0/Q</td>
<td>udp_inst/ct/rmdio_s0/PRESET</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.755</td>
</tr>
<tr>
<td>12</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_0_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>13</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_1_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>14</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_2_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>15</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_3_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>16</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_4_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>17</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_5_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>18</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_6_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>19</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_7_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>20</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_8_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>21</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_9_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>22</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_10_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>23</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_11_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>24</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_12_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
<tr>
<td>25</td>
<td>1.563</td>
<td>udp_inst/phy_rdy_s0/Q</td>
<td>udp_inst/udp_gen/head_checksum_13_s1/CLEAR</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>netrmii_clk50m:[R]</td>
<td>0.000</td>
<td>0.402</td>
<td>1.207</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>rtp_state_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>tx_ip_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>tx_ip_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>tx_ip_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>tx_ip_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>tx_ip_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>tmstmp_34_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>udp_inst/arp_life_time[1]_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>udp_inst/rx_head_data_i_port_23_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>netrmii_clk50m</td>
<td>udp_inst/data_cnt_8_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_info_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ethernet_resolve_status_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>udp_inst/rx_info_buf_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">udp_inst/rx_info_buf_1_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>1.216</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>udp_inst/n1712_s/I1</td>
</tr>
<tr>
<td>2.745</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1712_s/COUT</td>
</tr>
<tr>
<td>2.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>udp_inst/n1711_s/CIN</td>
</tr>
<tr>
<td>2.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1711_s/COUT</td>
</tr>
<tr>
<td>2.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>udp_inst/n1710_s/CIN</td>
</tr>
<tr>
<td>2.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1710_s/COUT</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>udp_inst/n1709_s/CIN</td>
</tr>
<tr>
<td>2.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1709_s/COUT</td>
</tr>
<tr>
<td>2.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>udp_inst/n1708_s/CIN</td>
</tr>
<tr>
<td>2.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1708_s/COUT</td>
</tr>
<tr>
<td>2.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>udp_inst/n1707_s/CIN</td>
</tr>
<tr>
<td>2.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1707_s/COUT</td>
</tr>
<tr>
<td>2.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>udp_inst/n1706_s/CIN</td>
</tr>
<tr>
<td>2.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1706_s/COUT</td>
</tr>
<tr>
<td>2.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>udp_inst/n1705_s/CIN</td>
</tr>
<tr>
<td>2.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1705_s/COUT</td>
</tr>
<tr>
<td>2.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>udp_inst/n1704_s/CIN</td>
</tr>
<tr>
<td>3.461</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1704_s/SUM</td>
</tr>
<tr>
<td>4.364</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[2][A]</td>
<td>udp_inst/n3353_s/I0</td>
</tr>
<tr>
<td>4.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3353_s/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[2][B]</td>
<td>udp_inst/n3352_s/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3352_s/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>udp_inst/n3351_s/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3351_s/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][B]</td>
<td>udp_inst/n3350_s/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3350_s/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][A]</td>
<td>udp_inst/n3349_s/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3349_s/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td>udp_inst/n3348_s/CIN</td>
</tr>
<tr>
<td>5.545</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3348_s/SUM</td>
</tr>
<tr>
<td>5.550</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>udp_inst/rx_head_fifo_head_15_s17/I1</td>
</tr>
<tr>
<td>6.120</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s17/F</td>
</tr>
<tr>
<td>6.292</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s8/I0</td>
</tr>
<tr>
<td>6.809</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s8/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s3/I3</td>
</tr>
<tr>
<td>7.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C28[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s3/F</td>
</tr>
<tr>
<td>8.938</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td>udp_inst/n5228_s8/I1</td>
</tr>
<tr>
<td>9.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C17[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5228_s8/F</td>
</tr>
<tr>
<td>9.906</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>udp_inst/n5228_s3/I1</td>
</tr>
<tr>
<td>10.277</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5228_s3/F</td>
</tr>
<tr>
<td>10.961</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>udp_inst/n5228_s1/I2</td>
</tr>
<tr>
<td>11.332</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5228_s1/F</td>
</tr>
<tr>
<td>11.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" font-weight:bold;">udp_inst/ethernet_resolve_status_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>udp_inst/ethernet_resolve_status_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>udp_inst/ethernet_resolve_status_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.023, 48.272%; route: 5.151, 49.499%; tC2Q: 0.232, 2.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_info_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ethernet_resolve_status_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>udp_inst/rx_info_buf_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">udp_inst/rx_info_buf_1_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>1.216</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>udp_inst/n1712_s/I1</td>
</tr>
<tr>
<td>2.745</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1712_s/COUT</td>
</tr>
<tr>
<td>2.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>udp_inst/n1711_s/CIN</td>
</tr>
<tr>
<td>2.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1711_s/COUT</td>
</tr>
<tr>
<td>2.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>udp_inst/n1710_s/CIN</td>
</tr>
<tr>
<td>2.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1710_s/COUT</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>udp_inst/n1709_s/CIN</td>
</tr>
<tr>
<td>2.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1709_s/COUT</td>
</tr>
<tr>
<td>2.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>udp_inst/n1708_s/CIN</td>
</tr>
<tr>
<td>2.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1708_s/COUT</td>
</tr>
<tr>
<td>2.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>udp_inst/n1707_s/CIN</td>
</tr>
<tr>
<td>2.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1707_s/COUT</td>
</tr>
<tr>
<td>2.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>udp_inst/n1706_s/CIN</td>
</tr>
<tr>
<td>2.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1706_s/COUT</td>
</tr>
<tr>
<td>2.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>udp_inst/n1705_s/CIN</td>
</tr>
<tr>
<td>2.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1705_s/COUT</td>
</tr>
<tr>
<td>2.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>udp_inst/n1704_s/CIN</td>
</tr>
<tr>
<td>3.461</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1704_s/SUM</td>
</tr>
<tr>
<td>4.364</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[2][A]</td>
<td>udp_inst/n3353_s/I0</td>
</tr>
<tr>
<td>4.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3353_s/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[2][B]</td>
<td>udp_inst/n3352_s/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3352_s/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>udp_inst/n3351_s/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3351_s/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][B]</td>
<td>udp_inst/n3350_s/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3350_s/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][A]</td>
<td>udp_inst/n3349_s/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3349_s/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td>udp_inst/n3348_s/CIN</td>
</tr>
<tr>
<td>5.545</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3348_s/SUM</td>
</tr>
<tr>
<td>5.550</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>udp_inst/rx_head_fifo_head_15_s17/I1</td>
</tr>
<tr>
<td>6.120</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s17/F</td>
</tr>
<tr>
<td>6.292</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s8/I0</td>
</tr>
<tr>
<td>6.809</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s8/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s3/I3</td>
</tr>
<tr>
<td>7.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C28[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s3/F</td>
</tr>
<tr>
<td>8.639</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s2/I0</td>
</tr>
<tr>
<td>9.194</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s2/F</td>
</tr>
<tr>
<td>10.001</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>udp_inst/n5230_s2/I3</td>
</tr>
<tr>
<td>10.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5230_s2/F</td>
</tr>
<tr>
<td>10.572</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>udp_inst/n5230_s1/I2</td>
</tr>
<tr>
<td>11.034</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n5230_s1/F</td>
</tr>
<tr>
<td>11.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td style=" font-weight:bold;">udp_inst/ethernet_resolve_status_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>udp_inst/ethernet_resolve_status_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[0][B]</td>
<td>udp_inst/ethernet_resolve_status_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.313, 52.562%; route: 4.563, 45.143%; tC2Q: 0.232, 2.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/checksum_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/checksum_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>udp_inst/udp_gen/checksum_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_1_s0/Q</td>
</tr>
<tr>
<td>1.855</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>udp_inst/udp_gen/n789_s/I0</td>
</tr>
<tr>
<td>2.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n789_s/COUT</td>
</tr>
<tr>
<td>2.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td>udp_inst/udp_gen/n788_s/CIN</td>
</tr>
<tr>
<td>2.461</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n788_s/COUT</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[2][A]</td>
<td>udp_inst/udp_gen/n787_s/CIN</td>
</tr>
<tr>
<td>2.931</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n787_s/SUM</td>
</tr>
<tr>
<td>4.025</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>udp_inst/udp_gen/n843_s/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n843_s/COUT</td>
</tr>
<tr>
<td>4.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>udp_inst/udp_gen/n842_s/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n842_s/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>udp_inst/udp_gen/n841_s/CIN</td>
</tr>
<tr>
<td>4.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n841_s/COUT</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>udp_inst/udp_gen/n840_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n840_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>udp_inst/udp_gen/n839_s/CIN</td>
</tr>
<tr>
<td>4.736</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n839_s/COUT</td>
</tr>
<tr>
<td>4.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>udp_inst/udp_gen/n838_s/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n838_s/SUM</td>
</tr>
<tr>
<td>6.025</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[3][B]</td>
<td>udp_inst/udp_gen/n2989_s22/I3</td>
</tr>
<tr>
<td>6.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C35[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s22/F</td>
</tr>
<tr>
<td>6.490</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[3][A]</td>
<td>udp_inst/udp_gen/n2989_s19/I3</td>
</tr>
<tr>
<td>7.007</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C35[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s19/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>udp_inst/udp_gen/n3003_s13/I1</td>
</tr>
<tr>
<td>8.230</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3003_s13/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td>udp_inst/udp_gen/n3003_s9/I1</td>
</tr>
<tr>
<td>9.198</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C32[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3003_s9/F</td>
</tr>
<tr>
<td>9.445</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>udp_inst/udp_gen/n3003_s6/I0</td>
</tr>
<tr>
<td>9.816</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3003_s6/F</td>
</tr>
<tr>
<td>10.622</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>udp_inst/udp_gen/n3003_s5/I1</td>
</tr>
<tr>
<td>10.993</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3003_s5/F</td>
</tr>
<tr>
<td>10.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>udp_inst/udp_gen/checksum_10_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>udp_inst/udp_gen/checksum_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.049, 50.154%; route: 4.786, 47.541%; tC2Q: 0.232, 2.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tail_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.315</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>udp_inst/n7917_s0/I0</td>
</tr>
<tr>
<td>4.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7917_s0/COUT</td>
</tr>
<tr>
<td>4.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>udp_inst/n7918_s0/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7918_s0/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>udp_inst/n7919_s0/CIN</td>
</tr>
<tr>
<td>4.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7919_s0/COUT</td>
</tr>
<tr>
<td>4.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][A]</td>
<td>udp_inst/n7920_s0/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7920_s0/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][B]</td>
<td>udp_inst/n7921_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7921_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>udp_inst/n7922_s0/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7922_s0/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>udp_inst/n7923_s0/CIN</td>
</tr>
<tr>
<td>5.076</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7923_s0/COUT</td>
</tr>
<tr>
<td>5.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>udp_inst/n7924_s0/CIN</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7924_s0/COUT</td>
</tr>
<tr>
<td>5.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>udp_inst/n7925_s0/CIN</td>
</tr>
<tr>
<td>5.146</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7925_s0/COUT</td>
</tr>
<tr>
<td>5.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>udp_inst/n7926_s0/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7926_s0/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>udp_inst/n7927_s0/CIN</td>
</tr>
<tr>
<td>5.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7927_s0/COUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>udp_inst/n7928_s0/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7928_s0/COUT</td>
</tr>
<tr>
<td>5.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>udp_inst/n7929_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7929_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>udp_inst/n7930_s0/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7930_s0/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>udp_inst/n7931_s0/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7931_s0/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>udp_inst/n7932_s0/CIN</td>
</tr>
<tr>
<td>5.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7932_s0/COUT</td>
</tr>
<tr>
<td>5.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>udp_inst/n7933_s0/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7933_s0/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>udp_inst/n7934_s0/CIN</td>
</tr>
<tr>
<td>5.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7934_s0/COUT</td>
</tr>
<tr>
<td>5.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>udp_inst/n7935_s0/CIN</td>
</tr>
<tr>
<td>5.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7935_s0/COUT</td>
</tr>
<tr>
<td>5.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>udp_inst/n7936_s0/CIN</td>
</tr>
<tr>
<td>5.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7936_s0/COUT</td>
</tr>
<tr>
<td>5.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>udp_inst/n7937_s0/CIN</td>
</tr>
<tr>
<td>5.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7937_s0/COUT</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>udp_inst/n7938_s0/CIN</td>
</tr>
<tr>
<td>5.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7938_s0/COUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>udp_inst/n7939_s0/CIN</td>
</tr>
<tr>
<td>5.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7939_s0/COUT</td>
</tr>
<tr>
<td>5.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>udp_inst/n7940_s0/CIN</td>
</tr>
<tr>
<td>5.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7940_s0/COUT</td>
</tr>
<tr>
<td>5.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>udp_inst/n7941_s0/CIN</td>
</tr>
<tr>
<td>5.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7941_s0/COUT</td>
</tr>
<tr>
<td>5.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>udp_inst/n7942_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7942_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>udp_inst/n7943_s0/CIN</td>
</tr>
<tr>
<td>5.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7943_s0/COUT</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>udp_inst/n7944_s0/CIN</td>
</tr>
<tr>
<td>5.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7944_s0/COUT</td>
</tr>
<tr>
<td>5.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>udp_inst/n7945_s0/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7945_s0/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>udp_inst/n7946_s0/CIN</td>
</tr>
<tr>
<td>5.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7946_s0/COUT</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>udp_inst/n7947_s0/CIN</td>
</tr>
<tr>
<td>5.920</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7947_s0/COUT</td>
</tr>
<tr>
<td>5.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>udp_inst/n7948_s0/CIN</td>
</tr>
<tr>
<td>5.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7948_s0/COUT</td>
</tr>
<tr>
<td>7.886</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s7/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s7/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s6/I2</td>
</tr>
<tr>
<td>8.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s6/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s8/I0</td>
</tr>
<tr>
<td>9.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s8/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tail_1_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>udp_inst/tx_head_fifo_tail_1_s4/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>udp_inst/tx_head_fifo_tail_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 30.333%; route: 4.729, 47.140%; tC2Q: 2.260, 22.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tail_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.315</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>udp_inst/n7917_s0/I0</td>
</tr>
<tr>
<td>4.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7917_s0/COUT</td>
</tr>
<tr>
<td>4.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>udp_inst/n7918_s0/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7918_s0/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>udp_inst/n7919_s0/CIN</td>
</tr>
<tr>
<td>4.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7919_s0/COUT</td>
</tr>
<tr>
<td>4.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][A]</td>
<td>udp_inst/n7920_s0/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7920_s0/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][B]</td>
<td>udp_inst/n7921_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7921_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>udp_inst/n7922_s0/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7922_s0/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>udp_inst/n7923_s0/CIN</td>
</tr>
<tr>
<td>5.076</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7923_s0/COUT</td>
</tr>
<tr>
<td>5.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>udp_inst/n7924_s0/CIN</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7924_s0/COUT</td>
</tr>
<tr>
<td>5.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>udp_inst/n7925_s0/CIN</td>
</tr>
<tr>
<td>5.146</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7925_s0/COUT</td>
</tr>
<tr>
<td>5.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>udp_inst/n7926_s0/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7926_s0/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>udp_inst/n7927_s0/CIN</td>
</tr>
<tr>
<td>5.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7927_s0/COUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>udp_inst/n7928_s0/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7928_s0/COUT</td>
</tr>
<tr>
<td>5.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>udp_inst/n7929_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7929_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>udp_inst/n7930_s0/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7930_s0/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>udp_inst/n7931_s0/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7931_s0/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>udp_inst/n7932_s0/CIN</td>
</tr>
<tr>
<td>5.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7932_s0/COUT</td>
</tr>
<tr>
<td>5.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>udp_inst/n7933_s0/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7933_s0/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>udp_inst/n7934_s0/CIN</td>
</tr>
<tr>
<td>5.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7934_s0/COUT</td>
</tr>
<tr>
<td>5.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>udp_inst/n7935_s0/CIN</td>
</tr>
<tr>
<td>5.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7935_s0/COUT</td>
</tr>
<tr>
<td>5.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>udp_inst/n7936_s0/CIN</td>
</tr>
<tr>
<td>5.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7936_s0/COUT</td>
</tr>
<tr>
<td>5.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>udp_inst/n7937_s0/CIN</td>
</tr>
<tr>
<td>5.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7937_s0/COUT</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>udp_inst/n7938_s0/CIN</td>
</tr>
<tr>
<td>5.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7938_s0/COUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>udp_inst/n7939_s0/CIN</td>
</tr>
<tr>
<td>5.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7939_s0/COUT</td>
</tr>
<tr>
<td>5.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>udp_inst/n7940_s0/CIN</td>
</tr>
<tr>
<td>5.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7940_s0/COUT</td>
</tr>
<tr>
<td>5.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>udp_inst/n7941_s0/CIN</td>
</tr>
<tr>
<td>5.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7941_s0/COUT</td>
</tr>
<tr>
<td>5.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>udp_inst/n7942_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7942_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>udp_inst/n7943_s0/CIN</td>
</tr>
<tr>
<td>5.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7943_s0/COUT</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>udp_inst/n7944_s0/CIN</td>
</tr>
<tr>
<td>5.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7944_s0/COUT</td>
</tr>
<tr>
<td>5.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>udp_inst/n7945_s0/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7945_s0/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>udp_inst/n7946_s0/CIN</td>
</tr>
<tr>
<td>5.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7946_s0/COUT</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>udp_inst/n7947_s0/CIN</td>
</tr>
<tr>
<td>5.920</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7947_s0/COUT</td>
</tr>
<tr>
<td>5.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>udp_inst/n7948_s0/CIN</td>
</tr>
<tr>
<td>5.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7948_s0/COUT</td>
</tr>
<tr>
<td>7.886</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s7/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s7/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s6/I2</td>
</tr>
<tr>
<td>8.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s6/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s8/I0</td>
</tr>
<tr>
<td>9.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s8/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tail_2_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_2_s4/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 30.333%; route: 4.729, 47.140%; tC2Q: 2.260, 22.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tail_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.315</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>udp_inst/n7917_s0/I0</td>
</tr>
<tr>
<td>4.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7917_s0/COUT</td>
</tr>
<tr>
<td>4.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>udp_inst/n7918_s0/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7918_s0/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>udp_inst/n7919_s0/CIN</td>
</tr>
<tr>
<td>4.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7919_s0/COUT</td>
</tr>
<tr>
<td>4.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][A]</td>
<td>udp_inst/n7920_s0/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7920_s0/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][B]</td>
<td>udp_inst/n7921_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7921_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>udp_inst/n7922_s0/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7922_s0/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>udp_inst/n7923_s0/CIN</td>
</tr>
<tr>
<td>5.076</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7923_s0/COUT</td>
</tr>
<tr>
<td>5.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>udp_inst/n7924_s0/CIN</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7924_s0/COUT</td>
</tr>
<tr>
<td>5.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>udp_inst/n7925_s0/CIN</td>
</tr>
<tr>
<td>5.146</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7925_s0/COUT</td>
</tr>
<tr>
<td>5.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>udp_inst/n7926_s0/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7926_s0/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>udp_inst/n7927_s0/CIN</td>
</tr>
<tr>
<td>5.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7927_s0/COUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>udp_inst/n7928_s0/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7928_s0/COUT</td>
</tr>
<tr>
<td>5.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>udp_inst/n7929_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7929_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>udp_inst/n7930_s0/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7930_s0/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>udp_inst/n7931_s0/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7931_s0/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>udp_inst/n7932_s0/CIN</td>
</tr>
<tr>
<td>5.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7932_s0/COUT</td>
</tr>
<tr>
<td>5.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>udp_inst/n7933_s0/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7933_s0/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>udp_inst/n7934_s0/CIN</td>
</tr>
<tr>
<td>5.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7934_s0/COUT</td>
</tr>
<tr>
<td>5.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>udp_inst/n7935_s0/CIN</td>
</tr>
<tr>
<td>5.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7935_s0/COUT</td>
</tr>
<tr>
<td>5.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>udp_inst/n7936_s0/CIN</td>
</tr>
<tr>
<td>5.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7936_s0/COUT</td>
</tr>
<tr>
<td>5.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>udp_inst/n7937_s0/CIN</td>
</tr>
<tr>
<td>5.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7937_s0/COUT</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>udp_inst/n7938_s0/CIN</td>
</tr>
<tr>
<td>5.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7938_s0/COUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>udp_inst/n7939_s0/CIN</td>
</tr>
<tr>
<td>5.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7939_s0/COUT</td>
</tr>
<tr>
<td>5.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>udp_inst/n7940_s0/CIN</td>
</tr>
<tr>
<td>5.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7940_s0/COUT</td>
</tr>
<tr>
<td>5.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>udp_inst/n7941_s0/CIN</td>
</tr>
<tr>
<td>5.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7941_s0/COUT</td>
</tr>
<tr>
<td>5.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>udp_inst/n7942_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7942_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>udp_inst/n7943_s0/CIN</td>
</tr>
<tr>
<td>5.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7943_s0/COUT</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>udp_inst/n7944_s0/CIN</td>
</tr>
<tr>
<td>5.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7944_s0/COUT</td>
</tr>
<tr>
<td>5.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>udp_inst/n7945_s0/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7945_s0/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>udp_inst/n7946_s0/CIN</td>
</tr>
<tr>
<td>5.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7946_s0/COUT</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>udp_inst/n7947_s0/CIN</td>
</tr>
<tr>
<td>5.920</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7947_s0/COUT</td>
</tr>
<tr>
<td>5.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>udp_inst/n7948_s0/CIN</td>
</tr>
<tr>
<td>5.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7948_s0/COUT</td>
</tr>
<tr>
<td>7.886</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s7/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s7/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s6/I2</td>
</tr>
<tr>
<td>8.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s6/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s8/I0</td>
</tr>
<tr>
<td>9.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s8/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][B]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tail_3_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][B]</td>
<td>udp_inst/tx_head_fifo_tail_3_s4/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[1][B]</td>
<td>udp_inst/tx_head_fifo_tail_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 30.333%; route: 4.729, 47.140%; tC2Q: 2.260, 22.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tail_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.315</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>udp_inst/n7917_s0/I0</td>
</tr>
<tr>
<td>4.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7917_s0/COUT</td>
</tr>
<tr>
<td>4.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>udp_inst/n7918_s0/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7918_s0/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>udp_inst/n7919_s0/CIN</td>
</tr>
<tr>
<td>4.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7919_s0/COUT</td>
</tr>
<tr>
<td>4.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][A]</td>
<td>udp_inst/n7920_s0/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7920_s0/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][B]</td>
<td>udp_inst/n7921_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7921_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>udp_inst/n7922_s0/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7922_s0/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>udp_inst/n7923_s0/CIN</td>
</tr>
<tr>
<td>5.076</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7923_s0/COUT</td>
</tr>
<tr>
<td>5.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>udp_inst/n7924_s0/CIN</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7924_s0/COUT</td>
</tr>
<tr>
<td>5.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>udp_inst/n7925_s0/CIN</td>
</tr>
<tr>
<td>5.146</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7925_s0/COUT</td>
</tr>
<tr>
<td>5.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>udp_inst/n7926_s0/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7926_s0/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>udp_inst/n7927_s0/CIN</td>
</tr>
<tr>
<td>5.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7927_s0/COUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>udp_inst/n7928_s0/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7928_s0/COUT</td>
</tr>
<tr>
<td>5.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>udp_inst/n7929_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7929_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>udp_inst/n7930_s0/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7930_s0/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>udp_inst/n7931_s0/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7931_s0/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>udp_inst/n7932_s0/CIN</td>
</tr>
<tr>
<td>5.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7932_s0/COUT</td>
</tr>
<tr>
<td>5.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>udp_inst/n7933_s0/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7933_s0/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>udp_inst/n7934_s0/CIN</td>
</tr>
<tr>
<td>5.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7934_s0/COUT</td>
</tr>
<tr>
<td>5.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>udp_inst/n7935_s0/CIN</td>
</tr>
<tr>
<td>5.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7935_s0/COUT</td>
</tr>
<tr>
<td>5.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>udp_inst/n7936_s0/CIN</td>
</tr>
<tr>
<td>5.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7936_s0/COUT</td>
</tr>
<tr>
<td>5.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>udp_inst/n7937_s0/CIN</td>
</tr>
<tr>
<td>5.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7937_s0/COUT</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>udp_inst/n7938_s0/CIN</td>
</tr>
<tr>
<td>5.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7938_s0/COUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>udp_inst/n7939_s0/CIN</td>
</tr>
<tr>
<td>5.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7939_s0/COUT</td>
</tr>
<tr>
<td>5.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>udp_inst/n7940_s0/CIN</td>
</tr>
<tr>
<td>5.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7940_s0/COUT</td>
</tr>
<tr>
<td>5.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>udp_inst/n7941_s0/CIN</td>
</tr>
<tr>
<td>5.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7941_s0/COUT</td>
</tr>
<tr>
<td>5.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>udp_inst/n7942_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7942_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>udp_inst/n7943_s0/CIN</td>
</tr>
<tr>
<td>5.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7943_s0/COUT</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>udp_inst/n7944_s0/CIN</td>
</tr>
<tr>
<td>5.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7944_s0/COUT</td>
</tr>
<tr>
<td>5.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>udp_inst/n7945_s0/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7945_s0/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>udp_inst/n7946_s0/CIN</td>
</tr>
<tr>
<td>5.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7946_s0/COUT</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>udp_inst/n7947_s0/CIN</td>
</tr>
<tr>
<td>5.920</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7947_s0/COUT</td>
</tr>
<tr>
<td>5.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>udp_inst/n7948_s0/CIN</td>
</tr>
<tr>
<td>5.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7948_s0/COUT</td>
</tr>
<tr>
<td>7.886</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s7/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s7/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s6/I2</td>
</tr>
<tr>
<td>8.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s6/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s8/I0</td>
</tr>
<tr>
<td>9.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s8/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][A]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tail_4_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][A]</td>
<td>udp_inst/tx_head_fifo_tail_4_s4/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[2][A]</td>
<td>udp_inst/tx_head_fifo_tail_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 30.333%; route: 4.729, 47.140%; tC2Q: 2.260, 22.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tail_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.315</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>udp_inst/n7917_s0/I0</td>
</tr>
<tr>
<td>4.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7917_s0/COUT</td>
</tr>
<tr>
<td>4.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>udp_inst/n7918_s0/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7918_s0/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>udp_inst/n7919_s0/CIN</td>
</tr>
<tr>
<td>4.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7919_s0/COUT</td>
</tr>
<tr>
<td>4.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][A]</td>
<td>udp_inst/n7920_s0/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7920_s0/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][B]</td>
<td>udp_inst/n7921_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7921_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>udp_inst/n7922_s0/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7922_s0/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>udp_inst/n7923_s0/CIN</td>
</tr>
<tr>
<td>5.076</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7923_s0/COUT</td>
</tr>
<tr>
<td>5.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>udp_inst/n7924_s0/CIN</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7924_s0/COUT</td>
</tr>
<tr>
<td>5.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>udp_inst/n7925_s0/CIN</td>
</tr>
<tr>
<td>5.146</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7925_s0/COUT</td>
</tr>
<tr>
<td>5.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>udp_inst/n7926_s0/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7926_s0/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>udp_inst/n7927_s0/CIN</td>
</tr>
<tr>
<td>5.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7927_s0/COUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>udp_inst/n7928_s0/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7928_s0/COUT</td>
</tr>
<tr>
<td>5.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>udp_inst/n7929_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7929_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>udp_inst/n7930_s0/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7930_s0/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>udp_inst/n7931_s0/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7931_s0/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>udp_inst/n7932_s0/CIN</td>
</tr>
<tr>
<td>5.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7932_s0/COUT</td>
</tr>
<tr>
<td>5.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>udp_inst/n7933_s0/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7933_s0/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>udp_inst/n7934_s0/CIN</td>
</tr>
<tr>
<td>5.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7934_s0/COUT</td>
</tr>
<tr>
<td>5.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>udp_inst/n7935_s0/CIN</td>
</tr>
<tr>
<td>5.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7935_s0/COUT</td>
</tr>
<tr>
<td>5.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>udp_inst/n7936_s0/CIN</td>
</tr>
<tr>
<td>5.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7936_s0/COUT</td>
</tr>
<tr>
<td>5.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>udp_inst/n7937_s0/CIN</td>
</tr>
<tr>
<td>5.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7937_s0/COUT</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>udp_inst/n7938_s0/CIN</td>
</tr>
<tr>
<td>5.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7938_s0/COUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>udp_inst/n7939_s0/CIN</td>
</tr>
<tr>
<td>5.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7939_s0/COUT</td>
</tr>
<tr>
<td>5.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>udp_inst/n7940_s0/CIN</td>
</tr>
<tr>
<td>5.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7940_s0/COUT</td>
</tr>
<tr>
<td>5.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>udp_inst/n7941_s0/CIN</td>
</tr>
<tr>
<td>5.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7941_s0/COUT</td>
</tr>
<tr>
<td>5.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>udp_inst/n7942_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7942_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>udp_inst/n7943_s0/CIN</td>
</tr>
<tr>
<td>5.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7943_s0/COUT</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>udp_inst/n7944_s0/CIN</td>
</tr>
<tr>
<td>5.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7944_s0/COUT</td>
</tr>
<tr>
<td>5.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>udp_inst/n7945_s0/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7945_s0/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>udp_inst/n7946_s0/CIN</td>
</tr>
<tr>
<td>5.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7946_s0/COUT</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>udp_inst/n7947_s0/CIN</td>
</tr>
<tr>
<td>5.920</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7947_s0/COUT</td>
</tr>
<tr>
<td>5.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>udp_inst/n7948_s0/CIN</td>
</tr>
<tr>
<td>5.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7948_s0/COUT</td>
</tr>
<tr>
<td>7.886</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s7/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s7/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s6/I2</td>
</tr>
<tr>
<td>8.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s6/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s8/I0</td>
</tr>
<tr>
<td>9.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s8/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tail_5_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>udp_inst/tx_head_fifo_tail_5_s4/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>udp_inst/tx_head_fifo_tail_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 30.333%; route: 4.729, 47.140%; tC2Q: 2.260, 22.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/checksum_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/checksum_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>udp_inst/udp_gen/checksum_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_1_s0/Q</td>
</tr>
<tr>
<td>1.855</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>udp_inst/udp_gen/n789_s/I0</td>
</tr>
<tr>
<td>2.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n789_s/COUT</td>
</tr>
<tr>
<td>2.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td>udp_inst/udp_gen/n788_s/CIN</td>
</tr>
<tr>
<td>2.461</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n788_s/COUT</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[2][A]</td>
<td>udp_inst/udp_gen/n787_s/CIN</td>
</tr>
<tr>
<td>2.931</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n787_s/SUM</td>
</tr>
<tr>
<td>4.025</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>udp_inst/udp_gen/n843_s/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n843_s/COUT</td>
</tr>
<tr>
<td>4.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>udp_inst/udp_gen/n842_s/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n842_s/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>udp_inst/udp_gen/n841_s/CIN</td>
</tr>
<tr>
<td>4.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n841_s/COUT</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>udp_inst/udp_gen/n840_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n840_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>udp_inst/udp_gen/n839_s/CIN</td>
</tr>
<tr>
<td>4.736</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n839_s/COUT</td>
</tr>
<tr>
<td>4.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>udp_inst/udp_gen/n838_s/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n838_s/SUM</td>
</tr>
<tr>
<td>6.025</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[3][B]</td>
<td>udp_inst/udp_gen/n2989_s22/I3</td>
</tr>
<tr>
<td>6.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C35[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s22/F</td>
</tr>
<tr>
<td>6.490</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[3][A]</td>
<td>udp_inst/udp_gen/n2989_s19/I3</td>
</tr>
<tr>
<td>7.039</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R27C35[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s19/F</td>
</tr>
<tr>
<td>7.215</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>udp_inst/udp_gen/n2989_s16/I2</td>
</tr>
<tr>
<td>7.770</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s16/F</td>
</tr>
<tr>
<td>8.875</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>udp_inst/udp_gen/n2989_s10/I2</td>
</tr>
<tr>
<td>9.337</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s10/F</td>
</tr>
<tr>
<td>9.509</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>udp_inst/udp_gen/n2989_s7/I1</td>
</tr>
<tr>
<td>10.079</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s7/F</td>
</tr>
<tr>
<td>10.081</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>udp_inst/udp_gen/n2989_s5/I1</td>
</tr>
<tr>
<td>10.651</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s5/F</td>
</tr>
<tr>
<td>10.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>udp_inst/udp_gen/checksum_17_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>udp_inst/udp_gen/checksum_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.424, 55.775%; route: 4.069, 41.839%; tC2Q: 0.232, 2.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_info_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ethernet_resolve_status_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>udp_inst/rx_info_buf_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">udp_inst/rx_info_buf_1_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>1.216</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>udp_inst/n1712_s/I1</td>
</tr>
<tr>
<td>2.745</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1712_s/COUT</td>
</tr>
<tr>
<td>2.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>udp_inst/n1711_s/CIN</td>
</tr>
<tr>
<td>2.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1711_s/COUT</td>
</tr>
<tr>
<td>2.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>udp_inst/n1710_s/CIN</td>
</tr>
<tr>
<td>2.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1710_s/COUT</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>udp_inst/n1709_s/CIN</td>
</tr>
<tr>
<td>2.851</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1709_s/COUT</td>
</tr>
<tr>
<td>2.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>udp_inst/n1708_s/CIN</td>
</tr>
<tr>
<td>2.886</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1708_s/COUT</td>
</tr>
<tr>
<td>2.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>udp_inst/n1707_s/CIN</td>
</tr>
<tr>
<td>2.921</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1707_s/COUT</td>
</tr>
<tr>
<td>2.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>udp_inst/n1706_s/CIN</td>
</tr>
<tr>
<td>2.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1706_s/COUT</td>
</tr>
<tr>
<td>2.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>udp_inst/n1705_s/CIN</td>
</tr>
<tr>
<td>2.991</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1705_s/COUT</td>
</tr>
<tr>
<td>2.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>udp_inst/n1704_s/CIN</td>
</tr>
<tr>
<td>3.461</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n1704_s/SUM</td>
</tr>
<tr>
<td>4.364</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[2][A]</td>
<td>udp_inst/n3353_s/I0</td>
</tr>
<tr>
<td>4.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3353_s/COUT</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[2][B]</td>
<td>udp_inst/n3352_s/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3352_s/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>udp_inst/n3351_s/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3351_s/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][B]</td>
<td>udp_inst/n3350_s/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3350_s/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][A]</td>
<td>udp_inst/n3349_s/CIN</td>
</tr>
<tr>
<td>5.075</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3349_s/COUT</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td>udp_inst/n3348_s/CIN</td>
</tr>
<tr>
<td>5.545</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3348_s/SUM</td>
</tr>
<tr>
<td>5.550</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>udp_inst/rx_head_fifo_head_15_s17/I1</td>
</tr>
<tr>
<td>6.120</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s17/F</td>
</tr>
<tr>
<td>6.292</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s8/I0</td>
</tr>
<tr>
<td>6.809</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s8/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s3/I3</td>
</tr>
<tr>
<td>7.836</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C28[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s3/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][A]</td>
<td>udp_inst/n5233_s3/I0</td>
</tr>
<tr>
<td>9.066</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C21[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5233_s3/F</td>
</tr>
<tr>
<td>9.711</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>udp_inst/n5229_s3/I1</td>
</tr>
<tr>
<td>10.173</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5229_s3/F</td>
</tr>
<tr>
<td>10.175</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>udp_inst/n5229_s1/I2</td>
</tr>
<tr>
<td>10.637</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n5229_s1/F</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td style=" font-weight:bold;">udp_inst/ethernet_resolve_status_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>udp_inst/ethernet_resolve_status_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>udp_inst/ethernet_resolve_status_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.021, 51.707%; route: 4.458, 45.904%; tC2Q: 0.232, 2.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tail_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.315</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>udp_inst/n7917_s0/I0</td>
</tr>
<tr>
<td>4.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7917_s0/COUT</td>
</tr>
<tr>
<td>4.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>udp_inst/n7918_s0/CIN</td>
</tr>
<tr>
<td>4.900</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7918_s0/COUT</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>udp_inst/n7919_s0/CIN</td>
</tr>
<tr>
<td>4.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7919_s0/COUT</td>
</tr>
<tr>
<td>4.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][A]</td>
<td>udp_inst/n7920_s0/CIN</td>
</tr>
<tr>
<td>4.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7920_s0/COUT</td>
</tr>
<tr>
<td>4.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[2][B]</td>
<td>udp_inst/n7921_s0/CIN</td>
</tr>
<tr>
<td>5.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7921_s0/COUT</td>
</tr>
<tr>
<td>5.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td>udp_inst/n7922_s0/CIN</td>
</tr>
<tr>
<td>5.040</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7922_s0/COUT</td>
</tr>
<tr>
<td>5.040</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[0][B]</td>
<td>udp_inst/n7923_s0/CIN</td>
</tr>
<tr>
<td>5.076</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7923_s0/COUT</td>
</tr>
<tr>
<td>5.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][A]</td>
<td>udp_inst/n7924_s0/CIN</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7924_s0/COUT</td>
</tr>
<tr>
<td>5.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td>udp_inst/n7925_s0/CIN</td>
</tr>
<tr>
<td>5.146</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7925_s0/COUT</td>
</tr>
<tr>
<td>5.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][A]</td>
<td>udp_inst/n7926_s0/CIN</td>
</tr>
<tr>
<td>5.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7926_s0/COUT</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C27[2][B]</td>
<td>udp_inst/n7927_s0/CIN</td>
</tr>
<tr>
<td>5.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7927_s0/COUT</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][A]</td>
<td>udp_inst/n7928_s0/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7928_s0/COUT</td>
</tr>
<tr>
<td>5.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[0][B]</td>
<td>udp_inst/n7929_s0/CIN</td>
</tr>
<tr>
<td>5.287</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7929_s0/COUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][A]</td>
<td>udp_inst/n7930_s0/CIN</td>
</tr>
<tr>
<td>5.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7930_s0/COUT</td>
</tr>
<tr>
<td>5.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[1][B]</td>
<td>udp_inst/n7931_s0/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7931_s0/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][A]</td>
<td>udp_inst/n7932_s0/CIN</td>
</tr>
<tr>
<td>5.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7932_s0/COUT</td>
</tr>
<tr>
<td>5.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C28[2][B]</td>
<td>udp_inst/n7933_s0/CIN</td>
</tr>
<tr>
<td>5.428</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7933_s0/COUT</td>
</tr>
<tr>
<td>5.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][A]</td>
<td>udp_inst/n7934_s0/CIN</td>
</tr>
<tr>
<td>5.463</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7934_s0/COUT</td>
</tr>
<tr>
<td>5.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[0][B]</td>
<td>udp_inst/n7935_s0/CIN</td>
</tr>
<tr>
<td>5.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7935_s0/COUT</td>
</tr>
<tr>
<td>5.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][A]</td>
<td>udp_inst/n7936_s0/CIN</td>
</tr>
<tr>
<td>5.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7936_s0/COUT</td>
</tr>
<tr>
<td>5.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[1][B]</td>
<td>udp_inst/n7937_s0/CIN</td>
</tr>
<tr>
<td>5.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7937_s0/COUT</td>
</tr>
<tr>
<td>5.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][A]</td>
<td>udp_inst/n7938_s0/CIN</td>
</tr>
<tr>
<td>5.604</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7938_s0/COUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C29[2][B]</td>
<td>udp_inst/n7939_s0/CIN</td>
</tr>
<tr>
<td>5.639</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7939_s0/COUT</td>
</tr>
<tr>
<td>5.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][A]</td>
<td>udp_inst/n7940_s0/CIN</td>
</tr>
<tr>
<td>5.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7940_s0/COUT</td>
</tr>
<tr>
<td>5.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[0][B]</td>
<td>udp_inst/n7941_s0/CIN</td>
</tr>
<tr>
<td>5.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7941_s0/COUT</td>
</tr>
<tr>
<td>5.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][A]</td>
<td>udp_inst/n7942_s0/CIN</td>
</tr>
<tr>
<td>5.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7942_s0/COUT</td>
</tr>
<tr>
<td>5.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[1][B]</td>
<td>udp_inst/n7943_s0/CIN</td>
</tr>
<tr>
<td>5.780</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7943_s0/COUT</td>
</tr>
<tr>
<td>5.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][A]</td>
<td>udp_inst/n7944_s0/CIN</td>
</tr>
<tr>
<td>5.815</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7944_s0/COUT</td>
</tr>
<tr>
<td>5.815</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C30[2][B]</td>
<td>udp_inst/n7945_s0/CIN</td>
</tr>
<tr>
<td>5.850</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7945_s0/COUT</td>
</tr>
<tr>
<td>5.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][A]</td>
<td>udp_inst/n7946_s0/CIN</td>
</tr>
<tr>
<td>5.885</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7946_s0/COUT</td>
</tr>
<tr>
<td>5.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[0][B]</td>
<td>udp_inst/n7947_s0/CIN</td>
</tr>
<tr>
<td>5.920</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7947_s0/COUT</td>
</tr>
<tr>
<td>5.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C31[1][A]</td>
<td>udp_inst/n7948_s0/CIN</td>
</tr>
<tr>
<td>5.956</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R29C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7948_s0/COUT</td>
</tr>
<tr>
<td>7.886</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s7/I0</td>
</tr>
<tr>
<td>8.348</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s7/F</td>
</tr>
<tr>
<td>8.349</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s6/I2</td>
</tr>
<tr>
<td>8.720</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s6/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>udp_inst/tx_head_fifo_tail_5_s8/I0</td>
</tr>
<tr>
<td>9.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/tx_head_fifo_tail_5_s8/F</td>
</tr>
<tr>
<td>10.552</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tail_0_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_0_s4/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>udp_inst/tx_head_fifo_tail_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.043, 31.615%; route: 4.323, 44.906%; tC2Q: 2.260, 23.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_checksum_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_0_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C36[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_0_s1/Q</td>
</tr>
<tr>
<td>2.068</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>udp_inst/udp_gen/n1235_s/I0</td>
</tr>
<tr>
<td>2.638</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1235_s/COUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>udp_inst/udp_gen/n1234_s/CIN</td>
</tr>
<tr>
<td>2.674</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1234_s/COUT</td>
</tr>
<tr>
<td>2.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>udp_inst/udp_gen/n1233_s/CIN</td>
</tr>
<tr>
<td>2.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1233_s/COUT</td>
</tr>
<tr>
<td>2.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>udp_inst/udp_gen/n1232_s/CIN</td>
</tr>
<tr>
<td>2.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1232_s/COUT</td>
</tr>
<tr>
<td>2.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td>udp_inst/udp_gen/n1231_s/CIN</td>
</tr>
<tr>
<td>2.779</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1231_s/COUT</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td>udp_inst/udp_gen/n1230_s/CIN</td>
</tr>
<tr>
<td>2.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1230_s/COUT</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[0][B]</td>
<td>udp_inst/udp_gen/n1229_s/CIN</td>
</tr>
<tr>
<td>3.284</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1229_s/SUM</td>
</tr>
<tr>
<td>4.280</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[0][A]</td>
<td>udp_inst/udp_gen/n1376_s/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1376_s/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[0][B]</td>
<td>udp_inst/udp_gen/n1375_s/CIN</td>
</tr>
<tr>
<td>4.885</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1375_s/COUT</td>
</tr>
<tr>
<td>4.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>udp_inst/udp_gen/n1374_s/CIN</td>
</tr>
<tr>
<td>5.355</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1374_s/SUM</td>
</tr>
<tr>
<td>6.254</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[1][A]</td>
<td>udp_inst/udp_gen/n1374_s0/I0</td>
</tr>
<tr>
<td>6.824</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1374_s0/COUT</td>
</tr>
<tr>
<td>6.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C33[1][B]</td>
<td>udp_inst/udp_gen/n1373_s0/CIN</td>
</tr>
<tr>
<td>6.859</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1373_s0/COUT</td>
</tr>
<tr>
<td>6.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[2][A]</td>
<td>udp_inst/udp_gen/n1372_s0/CIN</td>
</tr>
<tr>
<td>7.329</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1372_s0/SUM</td>
</tr>
<tr>
<td>7.742</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>udp_inst/udp_gen/n2967_s16/I0</td>
</tr>
<tr>
<td>8.291</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2967_s16/F</td>
</tr>
<tr>
<td>8.464</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>udp_inst/udp_gen/n2967_s14/I3</td>
</tr>
<tr>
<td>8.981</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2967_s14/F</td>
</tr>
<tr>
<td>9.815</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>udp_inst/udp_gen/n2967_s17/I0</td>
</tr>
<tr>
<td>10.364</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2967_s17/F</td>
</tr>
<tr>
<td>10.364</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_10_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.981, 52.782%; route: 4.224, 44.760%; tC2Q: 0.232, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_checksum_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_0_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R18C36[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_0_s1/Q</td>
</tr>
<tr>
<td>2.068</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[0][B]</td>
<td>udp_inst/udp_gen/n1235_s/I0</td>
</tr>
<tr>
<td>2.638</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1235_s/COUT</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td>udp_inst/udp_gen/n1234_s/CIN</td>
</tr>
<tr>
<td>2.674</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1234_s/COUT</td>
</tr>
<tr>
<td>2.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td>udp_inst/udp_gen/n1233_s/CIN</td>
</tr>
<tr>
<td>2.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1233_s/COUT</td>
</tr>
<tr>
<td>2.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td>udp_inst/udp_gen/n1232_s/CIN</td>
</tr>
<tr>
<td>2.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1232_s/COUT</td>
</tr>
<tr>
<td>2.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td>udp_inst/udp_gen/n1231_s/CIN</td>
</tr>
<tr>
<td>2.779</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1231_s/COUT</td>
</tr>
<tr>
<td>2.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td>udp_inst/udp_gen/n1230_s/CIN</td>
</tr>
<tr>
<td>2.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1230_s/COUT</td>
</tr>
<tr>
<td>2.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[0][B]</td>
<td>udp_inst/udp_gen/n1229_s/CIN</td>
</tr>
<tr>
<td>3.284</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1229_s/SUM</td>
</tr>
<tr>
<td>4.280</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[0][A]</td>
<td>udp_inst/udp_gen/n1376_s/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1376_s/COUT</td>
</tr>
<tr>
<td>4.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C33[0][B]</td>
<td>udp_inst/udp_gen/n1375_s/CIN</td>
</tr>
<tr>
<td>4.885</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1375_s/COUT</td>
</tr>
<tr>
<td>4.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C33[1][A]</td>
<td>udp_inst/udp_gen/n1374_s/CIN</td>
</tr>
<tr>
<td>5.355</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1374_s/SUM</td>
</tr>
<tr>
<td>6.254</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[1][A]</td>
<td>udp_inst/udp_gen/n1374_s0/I0</td>
</tr>
<tr>
<td>6.824</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1374_s0/COUT</td>
</tr>
<tr>
<td>6.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C33[1][B]</td>
<td>udp_inst/udp_gen/n1373_s0/CIN</td>
</tr>
<tr>
<td>6.859</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1373_s0/COUT</td>
</tr>
<tr>
<td>6.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[2][A]</td>
<td>udp_inst/udp_gen/n1372_s0/CIN</td>
</tr>
<tr>
<td>6.894</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1372_s0/COUT</td>
</tr>
<tr>
<td>6.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C33[2][B]</td>
<td>udp_inst/udp_gen/n1371_s0/CIN</td>
</tr>
<tr>
<td>6.929</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1371_s0/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C34[0][A]</td>
<td>udp_inst/udp_gen/n1370_s0/CIN</td>
</tr>
<tr>
<td>7.399</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n1370_s0/SUM</td>
</tr>
<tr>
<td>7.570</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>udp_inst/udp_gen/n2963_s15/I0</td>
</tr>
<tr>
<td>8.125</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2963_s15/F</td>
</tr>
<tr>
<td>8.538</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>udp_inst/udp_gen/n2963_s13/I2</td>
</tr>
<tr>
<td>8.991</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2963_s13/F</td>
</tr>
<tr>
<td>9.890</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>udp_inst/udp_gen/n2963_s16/I0</td>
</tr>
<tr>
<td>10.352</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2963_s16/F</td>
</tr>
<tr>
<td>10.352</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_12_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.907, 52.057%; route: 4.287, 45.482%; tC2Q: 0.232, 2.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/checksum_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/checksum_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>udp_inst/udp_gen/checksum_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_1_s0/Q</td>
</tr>
<tr>
<td>1.855</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>udp_inst/udp_gen/n789_s/I0</td>
</tr>
<tr>
<td>2.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n789_s/COUT</td>
</tr>
<tr>
<td>2.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td>udp_inst/udp_gen/n788_s/CIN</td>
</tr>
<tr>
<td>2.461</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n788_s/COUT</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[2][A]</td>
<td>udp_inst/udp_gen/n787_s/CIN</td>
</tr>
<tr>
<td>2.931</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n787_s/SUM</td>
</tr>
<tr>
<td>4.025</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>udp_inst/udp_gen/n843_s/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n843_s/COUT</td>
</tr>
<tr>
<td>4.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>udp_inst/udp_gen/n842_s/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n842_s/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>udp_inst/udp_gen/n841_s/CIN</td>
</tr>
<tr>
<td>4.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n841_s/COUT</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>udp_inst/udp_gen/n840_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n840_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>udp_inst/udp_gen/n839_s/CIN</td>
</tr>
<tr>
<td>4.736</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n839_s/COUT</td>
</tr>
<tr>
<td>4.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>udp_inst/udp_gen/n838_s/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n838_s/SUM</td>
</tr>
<tr>
<td>6.025</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[3][B]</td>
<td>udp_inst/udp_gen/n2989_s22/I3</td>
</tr>
<tr>
<td>6.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C35[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s22/F</td>
</tr>
<tr>
<td>6.490</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[3][A]</td>
<td>udp_inst/udp_gen/n2989_s19/I3</td>
</tr>
<tr>
<td>7.007</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C35[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s19/F</td>
</tr>
<tr>
<td>7.442</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>udp_inst/udp_gen/n2991_s15/I1</td>
</tr>
<tr>
<td>7.959</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2991_s15/F</td>
</tr>
<tr>
<td>8.858</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>udp_inst/udp_gen/n2991_s10/I3</td>
</tr>
<tr>
<td>9.407</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2991_s10/F</td>
</tr>
<tr>
<td>9.408</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td>udp_inst/udp_gen/n2991_s6/I1</td>
</tr>
<tr>
<td>9.779</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C37[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2991_s6/F</td>
</tr>
<tr>
<td>9.949</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>udp_inst/udp_gen/n2991_s5/I0</td>
</tr>
<tr>
<td>10.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2991_s5/F</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>udp_inst/udp_gen/checksum_16_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C38[0][B]</td>
<td>udp_inst/udp_gen/checksum_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.043, 53.681%; route: 4.119, 43.850%; tC2Q: 0.232, 2.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/checksum_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/checksum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>udp_inst/udp_gen/checksum_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R23C35[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_0_s0/Q</td>
</tr>
<tr>
<td>1.660</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[0][B]</td>
<td>udp_inst/udp_gen/n790_s/I0</td>
</tr>
<tr>
<td>2.230</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n790_s/COUT</td>
</tr>
<tr>
<td>2.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>udp_inst/udp_gen/n789_s/CIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n789_s/SUM</td>
</tr>
<tr>
<td>3.591</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[0][B]</td>
<td>udp_inst/udp_gen/n845_s/I0</td>
</tr>
<tr>
<td>4.146</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n845_s/SUM</td>
</tr>
<tr>
<td>5.110</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[3][B]</td>
<td>udp_inst/udp_gen/n2989_s21/I1</td>
</tr>
<tr>
<td>5.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C36[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s21/F</td>
</tr>
<tr>
<td>6.091</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>udp_inst/udp_gen/n3005_s16/I1</td>
</tr>
<tr>
<td>6.553</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3005_s16/F</td>
</tr>
<tr>
<td>6.727</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[3][B]</td>
<td>udp_inst/udp_gen/n3005_s14/I0</td>
</tr>
<tr>
<td>7.098</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C35[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3005_s14/F</td>
</tr>
<tr>
<td>7.351</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>udp_inst/udp_gen/n3005_s10/I1</td>
</tr>
<tr>
<td>7.906</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3005_s10/F</td>
</tr>
<tr>
<td>8.833</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>udp_inst/udp_gen/n3005_s7/I0</td>
</tr>
<tr>
<td>9.350</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3005_s7/F</td>
</tr>
<tr>
<td>9.763</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>udp_inst/udp_gen/n3005_s5/I1</td>
</tr>
<tr>
<td>10.312</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n3005_s5/F</td>
</tr>
<tr>
<td>10.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>udp_inst/udp_gen/checksum_9_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>udp_inst/udp_gen/checksum_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.604, 49.052%; route: 4.550, 48.476%; tC2Q: 0.232, 2.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/arp_target_mac_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
</tr>
<tr>
<td>4.381</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>udp_inst/n7802_s0/I0</td>
</tr>
<tr>
<td>4.930</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7802_s0/COUT</td>
</tr>
<tr>
<td>4.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>udp_inst/n7803_s0/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7803_s0/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>udp_inst/n7804_s0/CIN</td>
</tr>
<tr>
<td>5.001</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7804_s0/COUT</td>
</tr>
<tr>
<td>5.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>udp_inst/n7805_s0/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7805_s0/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>udp_inst/n7806_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7806_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>udp_inst/n7807_s0/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7807_s0/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>udp_inst/n7808_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7808_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>udp_inst/n7809_s0/CIN</td>
</tr>
<tr>
<td>5.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7809_s0/COUT</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>udp_inst/n7810_s0/CIN</td>
</tr>
<tr>
<td>5.212</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7810_s0/COUT</td>
</tr>
<tr>
<td>5.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>udp_inst/n7811_s0/CIN</td>
</tr>
<tr>
<td>5.247</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7811_s0/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>udp_inst/n7812_s0/CIN</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7812_s0/COUT</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>udp_inst/n7813_s0/CIN</td>
</tr>
<tr>
<td>5.318</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7813_s0/COUT</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>udp_inst/n7814_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7814_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>udp_inst/n7815_s0/CIN</td>
</tr>
<tr>
<td>5.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7815_s0/COUT</td>
</tr>
<tr>
<td>5.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][A]</td>
<td>udp_inst/n7816_s0/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7816_s0/COUT</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][B]</td>
<td>udp_inst/n7817_s0/CIN</td>
</tr>
<tr>
<td>5.458</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7817_s0/COUT</td>
</tr>
<tr>
<td>5.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][A]</td>
<td>udp_inst/n7818_s0/CIN</td>
</tr>
<tr>
<td>5.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7818_s0/COUT</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td>udp_inst/n7819_s0/CIN</td>
</tr>
<tr>
<td>5.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7819_s0/COUT</td>
</tr>
<tr>
<td>5.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td>udp_inst/n7820_s0/CIN</td>
</tr>
<tr>
<td>5.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7820_s0/COUT</td>
</tr>
<tr>
<td>5.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][B]</td>
<td>udp_inst/n7821_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7821_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td>udp_inst/n7822_s0/CIN</td>
</tr>
<tr>
<td>5.634</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7822_s0/COUT</td>
</tr>
<tr>
<td>5.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][B]</td>
<td>udp_inst/n7823_s0/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7823_s0/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>udp_inst/n7824_s0/CIN</td>
</tr>
<tr>
<td>5.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7824_s0/COUT</td>
</tr>
<tr>
<td>5.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>udp_inst/n7825_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7825_s0/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>udp_inst/n7826_s0/CIN</td>
</tr>
<tr>
<td>5.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7826_s0/COUT</td>
</tr>
<tr>
<td>5.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>udp_inst/n7827_s0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7827_s0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>udp_inst/n7828_s0/CIN</td>
</tr>
<tr>
<td>5.846</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7828_s0/COUT</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>udp_inst/n7829_s0/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7829_s0/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>udp_inst/n7830_s0/CIN</td>
</tr>
<tr>
<td>5.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7830_s0/COUT</td>
</tr>
<tr>
<td>5.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>udp_inst/n7831_s0/CIN</td>
</tr>
<tr>
<td>5.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7831_s0/COUT</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>udp_inst/n7832_s0/CIN</td>
</tr>
<tr>
<td>5.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7832_s0/COUT</td>
</tr>
<tr>
<td>7.958</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>udp_inst/arp_target_mac_47_s3/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s3/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>udp_inst/arp_target_mac_47_s4/I0</td>
</tr>
<tr>
<td>9.099</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s4/F</td>
</tr>
<tr>
<td>10.304</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">udp_inst/arp_target_mac_35_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>udp_inst/arp_target_mac_35_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>udp_inst/arp_target_mac_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.745, 29.270%; route: 4.373, 46.631%; tC2Q: 2.260, 24.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/arp_target_mac_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
</tr>
<tr>
<td>4.381</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>udp_inst/n7802_s0/I0</td>
</tr>
<tr>
<td>4.930</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7802_s0/COUT</td>
</tr>
<tr>
<td>4.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>udp_inst/n7803_s0/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7803_s0/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>udp_inst/n7804_s0/CIN</td>
</tr>
<tr>
<td>5.001</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7804_s0/COUT</td>
</tr>
<tr>
<td>5.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>udp_inst/n7805_s0/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7805_s0/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>udp_inst/n7806_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7806_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>udp_inst/n7807_s0/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7807_s0/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>udp_inst/n7808_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7808_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>udp_inst/n7809_s0/CIN</td>
</tr>
<tr>
<td>5.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7809_s0/COUT</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>udp_inst/n7810_s0/CIN</td>
</tr>
<tr>
<td>5.212</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7810_s0/COUT</td>
</tr>
<tr>
<td>5.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>udp_inst/n7811_s0/CIN</td>
</tr>
<tr>
<td>5.247</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7811_s0/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>udp_inst/n7812_s0/CIN</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7812_s0/COUT</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>udp_inst/n7813_s0/CIN</td>
</tr>
<tr>
<td>5.318</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7813_s0/COUT</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>udp_inst/n7814_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7814_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>udp_inst/n7815_s0/CIN</td>
</tr>
<tr>
<td>5.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7815_s0/COUT</td>
</tr>
<tr>
<td>5.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][A]</td>
<td>udp_inst/n7816_s0/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7816_s0/COUT</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][B]</td>
<td>udp_inst/n7817_s0/CIN</td>
</tr>
<tr>
<td>5.458</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7817_s0/COUT</td>
</tr>
<tr>
<td>5.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][A]</td>
<td>udp_inst/n7818_s0/CIN</td>
</tr>
<tr>
<td>5.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7818_s0/COUT</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td>udp_inst/n7819_s0/CIN</td>
</tr>
<tr>
<td>5.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7819_s0/COUT</td>
</tr>
<tr>
<td>5.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td>udp_inst/n7820_s0/CIN</td>
</tr>
<tr>
<td>5.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7820_s0/COUT</td>
</tr>
<tr>
<td>5.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][B]</td>
<td>udp_inst/n7821_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7821_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td>udp_inst/n7822_s0/CIN</td>
</tr>
<tr>
<td>5.634</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7822_s0/COUT</td>
</tr>
<tr>
<td>5.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][B]</td>
<td>udp_inst/n7823_s0/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7823_s0/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>udp_inst/n7824_s0/CIN</td>
</tr>
<tr>
<td>5.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7824_s0/COUT</td>
</tr>
<tr>
<td>5.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>udp_inst/n7825_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7825_s0/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>udp_inst/n7826_s0/CIN</td>
</tr>
<tr>
<td>5.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7826_s0/COUT</td>
</tr>
<tr>
<td>5.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>udp_inst/n7827_s0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7827_s0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>udp_inst/n7828_s0/CIN</td>
</tr>
<tr>
<td>5.846</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7828_s0/COUT</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>udp_inst/n7829_s0/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7829_s0/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>udp_inst/n7830_s0/CIN</td>
</tr>
<tr>
<td>5.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7830_s0/COUT</td>
</tr>
<tr>
<td>5.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>udp_inst/n7831_s0/CIN</td>
</tr>
<tr>
<td>5.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7831_s0/COUT</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>udp_inst/n7832_s0/CIN</td>
</tr>
<tr>
<td>5.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7832_s0/COUT</td>
</tr>
<tr>
<td>7.958</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>udp_inst/arp_target_mac_47_s3/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s3/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>udp_inst/arp_target_mac_47_s4/I0</td>
</tr>
<tr>
<td>9.099</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s4/F</td>
</tr>
<tr>
<td>10.298</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[2][B]</td>
<td style=" font-weight:bold;">udp_inst/arp_target_mac_43_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[2][B]</td>
<td>udp_inst/arp_target_mac_43_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C22[2][B]</td>
<td>udp_inst/arp_target_mac_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.745, 29.287%; route: 4.368, 46.600%; tC2Q: 2.260, 24.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/head_len_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ethernet_resolve_status_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][B]</td>
<td>udp_inst/head_len_3_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R18C14[0][B]</td>
<td style=" font-weight:bold;">udp_inst/head_len_3_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td>udp_inst/n1882_s5/I1</td>
</tr>
<tr>
<td>2.392</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n1882_s5/F</td>
</tr>
<tr>
<td>3.319</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[1][A]</td>
<td>udp_inst/n3058_s/I0</td>
</tr>
<tr>
<td>3.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3058_s/COUT</td>
</tr>
<tr>
<td>3.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C12[1][B]</td>
<td>udp_inst/n3057_s/CIN</td>
</tr>
<tr>
<td>3.924</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3057_s/COUT</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][A]</td>
<td>udp_inst/n3056_s/CIN</td>
</tr>
<tr>
<td>3.959</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3056_s/COUT</td>
</tr>
<tr>
<td>3.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C12[2][B]</td>
<td>udp_inst/n3055_s/CIN</td>
</tr>
<tr>
<td>3.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3055_s/COUT</td>
</tr>
<tr>
<td>3.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][A]</td>
<td>udp_inst/n3054_s/CIN</td>
</tr>
<tr>
<td>4.030</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3054_s/COUT</td>
</tr>
<tr>
<td>4.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[0][B]</td>
<td>udp_inst/n3053_s/CIN</td>
</tr>
<tr>
<td>4.065</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3053_s/COUT</td>
</tr>
<tr>
<td>4.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][A]</td>
<td>udp_inst/n3052_s/CIN</td>
</tr>
<tr>
<td>4.100</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3052_s/COUT</td>
</tr>
<tr>
<td>4.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[1][B]</td>
<td>udp_inst/n3051_s/CIN</td>
</tr>
<tr>
<td>4.135</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3051_s/COUT</td>
</tr>
<tr>
<td>4.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][A]</td>
<td>udp_inst/n3050_s/CIN</td>
</tr>
<tr>
<td>4.170</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3050_s/COUT</td>
</tr>
<tr>
<td>4.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C13[2][B]</td>
<td>udp_inst/n3049_s/CIN</td>
</tr>
<tr>
<td>4.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3049_s/COUT</td>
</tr>
<tr>
<td>4.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td>udp_inst/n3048_s/CIN</td>
</tr>
<tr>
<td>4.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n3048_s/COUT</td>
</tr>
<tr>
<td>4.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td>udp_inst/n3047_s/CIN</td>
</tr>
<tr>
<td>4.711</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n3047_s/SUM</td>
</tr>
<tr>
<td>5.124</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s30/I3</td>
</tr>
<tr>
<td>5.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s30/F</td>
</tr>
<tr>
<td>5.990</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s12/I3</td>
</tr>
<tr>
<td>6.560</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s12/F</td>
</tr>
<tr>
<td>6.561</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>udp_inst/rx_head_fifo_head_15_s4/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/rx_head_fifo_head_15_s4/F</td>
</tr>
<tr>
<td>7.814</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>udp_inst/n5233_s5/I0</td>
</tr>
<tr>
<td>8.331</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5233_s5/F</td>
</tr>
<tr>
<td>9.185</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td>udp_inst/n5233_s2/I2</td>
</tr>
<tr>
<td>9.734</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C21[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n5233_s2/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>udp_inst/n5233_s1/I0</td>
</tr>
<tr>
<td>10.284</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n5233_s1/F</td>
</tr>
<tr>
<td>10.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" font-weight:bold;">udp_inst/ethernet_resolve_status_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>udp_inst/ethernet_resolve_status_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>udp_inst/ethernet_resolve_status_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.140, 54.922%; route: 3.987, 42.599%; tC2Q: 0.232, 2.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/checksum_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/checksum_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>udp_inst/udp_gen/checksum_1_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_1_s0/Q</td>
</tr>
<tr>
<td>1.855</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[1][A]</td>
<td>udp_inst/udp_gen/n789_s/I0</td>
</tr>
<tr>
<td>2.425</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n789_s/COUT</td>
</tr>
<tr>
<td>2.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C33[1][B]</td>
<td>udp_inst/udp_gen/n788_s/CIN</td>
</tr>
<tr>
<td>2.461</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n788_s/COUT</td>
</tr>
<tr>
<td>2.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C33[2][A]</td>
<td>udp_inst/udp_gen/n787_s/CIN</td>
</tr>
<tr>
<td>2.931</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C33[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n787_s/SUM</td>
</tr>
<tr>
<td>4.025</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[1][B]</td>
<td>udp_inst/udp_gen/n843_s/I0</td>
</tr>
<tr>
<td>4.595</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n843_s/COUT</td>
</tr>
<tr>
<td>4.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C36[2][A]</td>
<td>udp_inst/udp_gen/n842_s/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C36[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n842_s/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C36[2][B]</td>
<td>udp_inst/udp_gen/n841_s/CIN</td>
</tr>
<tr>
<td>4.665</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C36[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n841_s/COUT</td>
</tr>
<tr>
<td>4.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][A]</td>
<td>udp_inst/udp_gen/n840_s/CIN</td>
</tr>
<tr>
<td>4.700</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n840_s/COUT</td>
</tr>
<tr>
<td>4.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[0][B]</td>
<td>udp_inst/udp_gen/n839_s/CIN</td>
</tr>
<tr>
<td>4.736</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n839_s/COUT</td>
</tr>
<tr>
<td>4.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C37[1][A]</td>
<td>udp_inst/udp_gen/n838_s/CIN</td>
</tr>
<tr>
<td>5.206</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n838_s/SUM</td>
</tr>
<tr>
<td>6.025</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[3][B]</td>
<td>udp_inst/udp_gen/n2989_s22/I3</td>
</tr>
<tr>
<td>6.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C35[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2989_s22/F</td>
</tr>
<tr>
<td>6.490</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][B]</td>
<td>udp_inst/udp_gen/n2995_s18/I3</td>
</tr>
<tr>
<td>7.007</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C35[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2995_s18/F</td>
</tr>
<tr>
<td>7.695</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td>udp_inst/udp_gen/n2997_s14/I2</td>
</tr>
<tr>
<td>8.148</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2997_s14/F</td>
</tr>
<tr>
<td>8.561</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>udp_inst/udp_gen/n2997_s9/I0</td>
</tr>
<tr>
<td>8.932</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2997_s9/F</td>
</tr>
<tr>
<td>9.345</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>udp_inst/udp_gen/n2997_s6/I0</td>
</tr>
<tr>
<td>9.716</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2997_s6/F</td>
</tr>
<tr>
<td>9.721</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>udp_inst/udp_gen/n2997_s5/I1</td>
</tr>
<tr>
<td>10.270</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/udp_gen/n2997_s5/F</td>
</tr>
<tr>
<td>10.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/checksum_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>udp_inst/udp_gen/checksum_13_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>udp_inst/udp_gen/checksum_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.979, 53.286%; route: 4.133, 44.231%; tC2Q: 0.232, 2.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/ctct/end_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ctct/crc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td>udp_inst/ctct/end_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R38C37[1][B]</td>
<td style=" font-weight:bold;">udp_inst/ctct/end_ptr_0_s0/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C35[0][B]</td>
<td>udp_inst/ctct/n933_s/I0</td>
</tr>
<tr>
<td>2.528</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C35[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/n933_s/COUT</td>
</tr>
<tr>
<td>2.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C35[1][A]</td>
<td>udp_inst/ctct/n932_s/CIN</td>
</tr>
<tr>
<td>2.563</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C35[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/n932_s/COUT</td>
</tr>
<tr>
<td>2.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C35[1][B]</td>
<td>udp_inst/ctct/n931_s/CIN</td>
</tr>
<tr>
<td>3.033</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/n931_s/SUM</td>
</tr>
<tr>
<td>3.187</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td>udp_inst/ctct/crc_ct_s8/I1</td>
</tr>
<tr>
<td>3.736</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C35[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/crc_ct_s8/F</td>
</tr>
<tr>
<td>3.738</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C35[3][A]</td>
<td>udp_inst/ctct/crc_ct_s7/I3</td>
</tr>
<tr>
<td>4.255</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C35[3][A]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/crc_ct_s7/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td>udp_inst/ctct/crc_ct_s5/I3</td>
</tr>
<tr>
<td>5.735</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/crc_ct_s5/F</td>
</tr>
<tr>
<td>6.166</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>udp_inst/ctct/n1545_s20/I2</td>
</tr>
<tr>
<td>6.628</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R35C13[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/n1545_s20/F</td>
</tr>
<tr>
<td>6.805</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>udp_inst/ctct/n1684_s8/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R35C12[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/n1684_s8/F</td>
</tr>
<tr>
<td>8.192</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[3][B]</td>
<td>udp_inst/ctct/n1581_s15/I0</td>
</tr>
<tr>
<td>8.709</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R36C19[3][B]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/n1581_s15/F</td>
</tr>
<tr>
<td>9.699</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>udp_inst/ctct/n1581_s11/I2</td>
</tr>
<tr>
<td>10.269</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/ctct/n1581_s11/F</td>
</tr>
<tr>
<td>10.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" font-weight:bold;">udp_inst/ctct/crc_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>udp_inst/ctct/crc_31_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>udp_inst/ctct/crc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.703, 50.339%; route: 4.408, 47.178%; tC2Q: 0.232, 2.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/arp_target_mac_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
</tr>
<tr>
<td>4.381</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>udp_inst/n7802_s0/I0</td>
</tr>
<tr>
<td>4.930</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7802_s0/COUT</td>
</tr>
<tr>
<td>4.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>udp_inst/n7803_s0/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7803_s0/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>udp_inst/n7804_s0/CIN</td>
</tr>
<tr>
<td>5.001</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7804_s0/COUT</td>
</tr>
<tr>
<td>5.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>udp_inst/n7805_s0/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7805_s0/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>udp_inst/n7806_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7806_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>udp_inst/n7807_s0/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7807_s0/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>udp_inst/n7808_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7808_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>udp_inst/n7809_s0/CIN</td>
</tr>
<tr>
<td>5.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7809_s0/COUT</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>udp_inst/n7810_s0/CIN</td>
</tr>
<tr>
<td>5.212</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7810_s0/COUT</td>
</tr>
<tr>
<td>5.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>udp_inst/n7811_s0/CIN</td>
</tr>
<tr>
<td>5.247</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7811_s0/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>udp_inst/n7812_s0/CIN</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7812_s0/COUT</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>udp_inst/n7813_s0/CIN</td>
</tr>
<tr>
<td>5.318</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7813_s0/COUT</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>udp_inst/n7814_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7814_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>udp_inst/n7815_s0/CIN</td>
</tr>
<tr>
<td>5.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7815_s0/COUT</td>
</tr>
<tr>
<td>5.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][A]</td>
<td>udp_inst/n7816_s0/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7816_s0/COUT</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][B]</td>
<td>udp_inst/n7817_s0/CIN</td>
</tr>
<tr>
<td>5.458</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7817_s0/COUT</td>
</tr>
<tr>
<td>5.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][A]</td>
<td>udp_inst/n7818_s0/CIN</td>
</tr>
<tr>
<td>5.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7818_s0/COUT</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td>udp_inst/n7819_s0/CIN</td>
</tr>
<tr>
<td>5.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7819_s0/COUT</td>
</tr>
<tr>
<td>5.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td>udp_inst/n7820_s0/CIN</td>
</tr>
<tr>
<td>5.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7820_s0/COUT</td>
</tr>
<tr>
<td>5.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][B]</td>
<td>udp_inst/n7821_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7821_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td>udp_inst/n7822_s0/CIN</td>
</tr>
<tr>
<td>5.634</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7822_s0/COUT</td>
</tr>
<tr>
<td>5.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][B]</td>
<td>udp_inst/n7823_s0/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7823_s0/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>udp_inst/n7824_s0/CIN</td>
</tr>
<tr>
<td>5.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7824_s0/COUT</td>
</tr>
<tr>
<td>5.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>udp_inst/n7825_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7825_s0/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>udp_inst/n7826_s0/CIN</td>
</tr>
<tr>
<td>5.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7826_s0/COUT</td>
</tr>
<tr>
<td>5.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>udp_inst/n7827_s0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7827_s0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>udp_inst/n7828_s0/CIN</td>
</tr>
<tr>
<td>5.846</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7828_s0/COUT</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>udp_inst/n7829_s0/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7829_s0/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>udp_inst/n7830_s0/CIN</td>
</tr>
<tr>
<td>5.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7830_s0/COUT</td>
</tr>
<tr>
<td>5.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>udp_inst/n7831_s0/CIN</td>
</tr>
<tr>
<td>5.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7831_s0/COUT</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>udp_inst/n7832_s0/CIN</td>
</tr>
<tr>
<td>5.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7832_s0/COUT</td>
</tr>
<tr>
<td>7.958</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>udp_inst/arp_target_mac_47_s3/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s3/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>udp_inst/arp_target_mac_47_s4/I0</td>
</tr>
<tr>
<td>9.099</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s4/F</td>
</tr>
<tr>
<td>10.267</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][B]</td>
<td style=" font-weight:bold;">udp_inst/arp_target_mac_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][B]</td>
<td>udp_inst/arp_target_mac_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[2][B]</td>
<td>udp_inst/arp_target_mac_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.745, 29.386%; route: 4.336, 46.419%; tC2Q: 2.260, 24.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/arp_target_mac_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
</tr>
<tr>
<td>4.381</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>udp_inst/n7802_s0/I0</td>
</tr>
<tr>
<td>4.930</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7802_s0/COUT</td>
</tr>
<tr>
<td>4.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>udp_inst/n7803_s0/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7803_s0/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>udp_inst/n7804_s0/CIN</td>
</tr>
<tr>
<td>5.001</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7804_s0/COUT</td>
</tr>
<tr>
<td>5.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>udp_inst/n7805_s0/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7805_s0/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>udp_inst/n7806_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7806_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>udp_inst/n7807_s0/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7807_s0/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>udp_inst/n7808_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7808_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>udp_inst/n7809_s0/CIN</td>
</tr>
<tr>
<td>5.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7809_s0/COUT</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>udp_inst/n7810_s0/CIN</td>
</tr>
<tr>
<td>5.212</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7810_s0/COUT</td>
</tr>
<tr>
<td>5.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>udp_inst/n7811_s0/CIN</td>
</tr>
<tr>
<td>5.247</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7811_s0/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>udp_inst/n7812_s0/CIN</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7812_s0/COUT</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>udp_inst/n7813_s0/CIN</td>
</tr>
<tr>
<td>5.318</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7813_s0/COUT</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>udp_inst/n7814_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7814_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>udp_inst/n7815_s0/CIN</td>
</tr>
<tr>
<td>5.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7815_s0/COUT</td>
</tr>
<tr>
<td>5.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][A]</td>
<td>udp_inst/n7816_s0/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7816_s0/COUT</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][B]</td>
<td>udp_inst/n7817_s0/CIN</td>
</tr>
<tr>
<td>5.458</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7817_s0/COUT</td>
</tr>
<tr>
<td>5.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][A]</td>
<td>udp_inst/n7818_s0/CIN</td>
</tr>
<tr>
<td>5.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7818_s0/COUT</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td>udp_inst/n7819_s0/CIN</td>
</tr>
<tr>
<td>5.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7819_s0/COUT</td>
</tr>
<tr>
<td>5.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td>udp_inst/n7820_s0/CIN</td>
</tr>
<tr>
<td>5.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7820_s0/COUT</td>
</tr>
<tr>
<td>5.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][B]</td>
<td>udp_inst/n7821_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7821_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td>udp_inst/n7822_s0/CIN</td>
</tr>
<tr>
<td>5.634</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7822_s0/COUT</td>
</tr>
<tr>
<td>5.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][B]</td>
<td>udp_inst/n7823_s0/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7823_s0/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>udp_inst/n7824_s0/CIN</td>
</tr>
<tr>
<td>5.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7824_s0/COUT</td>
</tr>
<tr>
<td>5.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>udp_inst/n7825_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7825_s0/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>udp_inst/n7826_s0/CIN</td>
</tr>
<tr>
<td>5.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7826_s0/COUT</td>
</tr>
<tr>
<td>5.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>udp_inst/n7827_s0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7827_s0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>udp_inst/n7828_s0/CIN</td>
</tr>
<tr>
<td>5.846</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7828_s0/COUT</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>udp_inst/n7829_s0/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7829_s0/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>udp_inst/n7830_s0/CIN</td>
</tr>
<tr>
<td>5.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7830_s0/COUT</td>
</tr>
<tr>
<td>5.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>udp_inst/n7831_s0/CIN</td>
</tr>
<tr>
<td>5.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7831_s0/COUT</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>udp_inst/n7832_s0/CIN</td>
</tr>
<tr>
<td>5.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7832_s0/COUT</td>
</tr>
<tr>
<td>7.958</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>udp_inst/arp_target_mac_47_s3/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s3/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>udp_inst/arp_target_mac_47_s4/I0</td>
</tr>
<tr>
<td>9.099</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s4/F</td>
</tr>
<tr>
<td>10.267</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][A]</td>
<td style=" font-weight:bold;">udp_inst/arp_target_mac_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[2][A]</td>
<td>udp_inst/arp_target_mac_11_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[2][A]</td>
<td>udp_inst/arp_target_mac_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.745, 29.386%; route: 4.336, 46.419%; tC2Q: 2.260, 24.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/arp_target_mac_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
</tr>
<tr>
<td>4.381</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>udp_inst/n7802_s0/I0</td>
</tr>
<tr>
<td>4.930</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7802_s0/COUT</td>
</tr>
<tr>
<td>4.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>udp_inst/n7803_s0/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7803_s0/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>udp_inst/n7804_s0/CIN</td>
</tr>
<tr>
<td>5.001</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7804_s0/COUT</td>
</tr>
<tr>
<td>5.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>udp_inst/n7805_s0/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7805_s0/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>udp_inst/n7806_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7806_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>udp_inst/n7807_s0/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7807_s0/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>udp_inst/n7808_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7808_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>udp_inst/n7809_s0/CIN</td>
</tr>
<tr>
<td>5.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7809_s0/COUT</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>udp_inst/n7810_s0/CIN</td>
</tr>
<tr>
<td>5.212</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7810_s0/COUT</td>
</tr>
<tr>
<td>5.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>udp_inst/n7811_s0/CIN</td>
</tr>
<tr>
<td>5.247</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7811_s0/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>udp_inst/n7812_s0/CIN</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7812_s0/COUT</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>udp_inst/n7813_s0/CIN</td>
</tr>
<tr>
<td>5.318</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7813_s0/COUT</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>udp_inst/n7814_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7814_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>udp_inst/n7815_s0/CIN</td>
</tr>
<tr>
<td>5.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7815_s0/COUT</td>
</tr>
<tr>
<td>5.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][A]</td>
<td>udp_inst/n7816_s0/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7816_s0/COUT</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][B]</td>
<td>udp_inst/n7817_s0/CIN</td>
</tr>
<tr>
<td>5.458</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7817_s0/COUT</td>
</tr>
<tr>
<td>5.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][A]</td>
<td>udp_inst/n7818_s0/CIN</td>
</tr>
<tr>
<td>5.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7818_s0/COUT</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td>udp_inst/n7819_s0/CIN</td>
</tr>
<tr>
<td>5.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7819_s0/COUT</td>
</tr>
<tr>
<td>5.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td>udp_inst/n7820_s0/CIN</td>
</tr>
<tr>
<td>5.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7820_s0/COUT</td>
</tr>
<tr>
<td>5.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][B]</td>
<td>udp_inst/n7821_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7821_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td>udp_inst/n7822_s0/CIN</td>
</tr>
<tr>
<td>5.634</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7822_s0/COUT</td>
</tr>
<tr>
<td>5.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][B]</td>
<td>udp_inst/n7823_s0/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7823_s0/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>udp_inst/n7824_s0/CIN</td>
</tr>
<tr>
<td>5.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7824_s0/COUT</td>
</tr>
<tr>
<td>5.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>udp_inst/n7825_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7825_s0/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>udp_inst/n7826_s0/CIN</td>
</tr>
<tr>
<td>5.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7826_s0/COUT</td>
</tr>
<tr>
<td>5.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>udp_inst/n7827_s0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7827_s0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>udp_inst/n7828_s0/CIN</td>
</tr>
<tr>
<td>5.846</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7828_s0/COUT</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>udp_inst/n7829_s0/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7829_s0/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>udp_inst/n7830_s0/CIN</td>
</tr>
<tr>
<td>5.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7830_s0/COUT</td>
</tr>
<tr>
<td>5.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>udp_inst/n7831_s0/CIN</td>
</tr>
<tr>
<td>5.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7831_s0/COUT</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>udp_inst/n7832_s0/CIN</td>
</tr>
<tr>
<td>5.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7832_s0/COUT</td>
</tr>
<tr>
<td>7.958</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>udp_inst/arp_target_mac_47_s3/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s3/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>udp_inst/arp_target_mac_47_s4/I0</td>
</tr>
<tr>
<td>9.099</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s4/F</td>
</tr>
<tr>
<td>10.267</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td style=" font-weight:bold;">udp_inst/arp_target_mac_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>udp_inst/arp_target_mac_19_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[1][B]</td>
<td>udp_inst/arp_target_mac_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.745, 29.386%; route: 4.336, 46.419%; tC2Q: 2.260, 24.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/arp_target_mac_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
</tr>
<tr>
<td>4.381</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>udp_inst/n7802_s0/I0</td>
</tr>
<tr>
<td>4.930</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7802_s0/COUT</td>
</tr>
<tr>
<td>4.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>udp_inst/n7803_s0/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7803_s0/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>udp_inst/n7804_s0/CIN</td>
</tr>
<tr>
<td>5.001</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7804_s0/COUT</td>
</tr>
<tr>
<td>5.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>udp_inst/n7805_s0/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7805_s0/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>udp_inst/n7806_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7806_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>udp_inst/n7807_s0/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7807_s0/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>udp_inst/n7808_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7808_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>udp_inst/n7809_s0/CIN</td>
</tr>
<tr>
<td>5.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7809_s0/COUT</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>udp_inst/n7810_s0/CIN</td>
</tr>
<tr>
<td>5.212</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7810_s0/COUT</td>
</tr>
<tr>
<td>5.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>udp_inst/n7811_s0/CIN</td>
</tr>
<tr>
<td>5.247</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7811_s0/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>udp_inst/n7812_s0/CIN</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7812_s0/COUT</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>udp_inst/n7813_s0/CIN</td>
</tr>
<tr>
<td>5.318</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7813_s0/COUT</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>udp_inst/n7814_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7814_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>udp_inst/n7815_s0/CIN</td>
</tr>
<tr>
<td>5.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7815_s0/COUT</td>
</tr>
<tr>
<td>5.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][A]</td>
<td>udp_inst/n7816_s0/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7816_s0/COUT</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][B]</td>
<td>udp_inst/n7817_s0/CIN</td>
</tr>
<tr>
<td>5.458</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7817_s0/COUT</td>
</tr>
<tr>
<td>5.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][A]</td>
<td>udp_inst/n7818_s0/CIN</td>
</tr>
<tr>
<td>5.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7818_s0/COUT</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td>udp_inst/n7819_s0/CIN</td>
</tr>
<tr>
<td>5.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7819_s0/COUT</td>
</tr>
<tr>
<td>5.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td>udp_inst/n7820_s0/CIN</td>
</tr>
<tr>
<td>5.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7820_s0/COUT</td>
</tr>
<tr>
<td>5.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][B]</td>
<td>udp_inst/n7821_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7821_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td>udp_inst/n7822_s0/CIN</td>
</tr>
<tr>
<td>5.634</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7822_s0/COUT</td>
</tr>
<tr>
<td>5.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][B]</td>
<td>udp_inst/n7823_s0/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7823_s0/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>udp_inst/n7824_s0/CIN</td>
</tr>
<tr>
<td>5.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7824_s0/COUT</td>
</tr>
<tr>
<td>5.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>udp_inst/n7825_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7825_s0/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>udp_inst/n7826_s0/CIN</td>
</tr>
<tr>
<td>5.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7826_s0/COUT</td>
</tr>
<tr>
<td>5.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>udp_inst/n7827_s0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7827_s0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>udp_inst/n7828_s0/CIN</td>
</tr>
<tr>
<td>5.846</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7828_s0/COUT</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>udp_inst/n7829_s0/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7829_s0/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>udp_inst/n7830_s0/CIN</td>
</tr>
<tr>
<td>5.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7830_s0/COUT</td>
</tr>
<tr>
<td>5.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>udp_inst/n7831_s0/CIN</td>
</tr>
<tr>
<td>5.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7831_s0/COUT</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>udp_inst/n7832_s0/CIN</td>
</tr>
<tr>
<td>5.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7832_s0/COUT</td>
</tr>
<tr>
<td>7.958</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>udp_inst/arp_target_mac_47_s3/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s3/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>udp_inst/arp_target_mac_47_s4/I0</td>
</tr>
<tr>
<td>9.099</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s4/F</td>
</tr>
<tr>
<td>10.267</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" font-weight:bold;">udp_inst/arp_target_mac_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>udp_inst/arp_target_mac_27_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>udp_inst/arp_target_mac_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.745, 29.386%; route: 4.336, 46.419%; tC2Q: 2.260, 24.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/arp_target_mac_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DO[1]</td>
</tr>
<tr>
<td>4.381</td>
<td>1.196</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>udp_inst/n7802_s0/I0</td>
</tr>
<tr>
<td>4.930</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7802_s0/COUT</td>
</tr>
<tr>
<td>4.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>udp_inst/n7803_s0/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7803_s0/COUT</td>
</tr>
<tr>
<td>4.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>udp_inst/n7804_s0/CIN</td>
</tr>
<tr>
<td>5.001</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7804_s0/COUT</td>
</tr>
<tr>
<td>5.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>udp_inst/n7805_s0/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7805_s0/COUT</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>udp_inst/n7806_s0/CIN</td>
</tr>
<tr>
<td>5.071</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7806_s0/COUT</td>
</tr>
<tr>
<td>5.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>udp_inst/n7807_s0/CIN</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7807_s0/COUT</td>
</tr>
<tr>
<td>5.106</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>udp_inst/n7808_s0/CIN</td>
</tr>
<tr>
<td>5.142</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7808_s0/COUT</td>
</tr>
<tr>
<td>5.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>udp_inst/n7809_s0/CIN</td>
</tr>
<tr>
<td>5.177</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7809_s0/COUT</td>
</tr>
<tr>
<td>5.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>udp_inst/n7810_s0/CIN</td>
</tr>
<tr>
<td>5.212</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7810_s0/COUT</td>
</tr>
<tr>
<td>5.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>udp_inst/n7811_s0/CIN</td>
</tr>
<tr>
<td>5.247</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7811_s0/COUT</td>
</tr>
<tr>
<td>5.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>udp_inst/n7812_s0/CIN</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7812_s0/COUT</td>
</tr>
<tr>
<td>5.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>udp_inst/n7813_s0/CIN</td>
</tr>
<tr>
<td>5.318</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7813_s0/COUT</td>
</tr>
<tr>
<td>5.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>udp_inst/n7814_s0/CIN</td>
</tr>
<tr>
<td>5.353</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7814_s0/COUT</td>
</tr>
<tr>
<td>5.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>udp_inst/n7815_s0/CIN</td>
</tr>
<tr>
<td>5.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7815_s0/COUT</td>
</tr>
<tr>
<td>5.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][A]</td>
<td>udp_inst/n7816_s0/CIN</td>
</tr>
<tr>
<td>5.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7816_s0/COUT</td>
</tr>
<tr>
<td>5.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[2][B]</td>
<td>udp_inst/n7817_s0/CIN</td>
</tr>
<tr>
<td>5.458</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7817_s0/COUT</td>
</tr>
<tr>
<td>5.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][A]</td>
<td>udp_inst/n7818_s0/CIN</td>
</tr>
<tr>
<td>5.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7818_s0/COUT</td>
</tr>
<tr>
<td>5.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[0][B]</td>
<td>udp_inst/n7819_s0/CIN</td>
</tr>
<tr>
<td>5.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7819_s0/COUT</td>
</tr>
<tr>
<td>5.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][A]</td>
<td>udp_inst/n7820_s0/CIN</td>
</tr>
<tr>
<td>5.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7820_s0/COUT</td>
</tr>
<tr>
<td>5.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[1][B]</td>
<td>udp_inst/n7821_s0/CIN</td>
</tr>
<tr>
<td>5.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7821_s0/COUT</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][A]</td>
<td>udp_inst/n7822_s0/CIN</td>
</tr>
<tr>
<td>5.634</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7822_s0/COUT</td>
</tr>
<tr>
<td>5.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C29[2][B]</td>
<td>udp_inst/n7823_s0/CIN</td>
</tr>
<tr>
<td>5.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7823_s0/COUT</td>
</tr>
<tr>
<td>5.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][A]</td>
<td>udp_inst/n7824_s0/CIN</td>
</tr>
<tr>
<td>5.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7824_s0/COUT</td>
</tr>
<tr>
<td>5.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[0][B]</td>
<td>udp_inst/n7825_s0/CIN</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7825_s0/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][A]</td>
<td>udp_inst/n7826_s0/CIN</td>
</tr>
<tr>
<td>5.775</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7826_s0/COUT</td>
</tr>
<tr>
<td>5.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[1][B]</td>
<td>udp_inst/n7827_s0/CIN</td>
</tr>
<tr>
<td>5.810</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7827_s0/COUT</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][A]</td>
<td>udp_inst/n7828_s0/CIN</td>
</tr>
<tr>
<td>5.846</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7828_s0/COUT</td>
</tr>
<tr>
<td>5.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C30[2][B]</td>
<td>udp_inst/n7829_s0/CIN</td>
</tr>
<tr>
<td>5.881</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C30[2][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7829_s0/COUT</td>
</tr>
<tr>
<td>5.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][A]</td>
<td>udp_inst/n7830_s0/CIN</td>
</tr>
<tr>
<td>5.916</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7830_s0/COUT</td>
</tr>
<tr>
<td>5.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[0][B]</td>
<td>udp_inst/n7831_s0/CIN</td>
</tr>
<tr>
<td>5.951</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C31[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/n7831_s0/COUT</td>
</tr>
<tr>
<td>5.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td>udp_inst/n7832_s0/CIN</td>
</tr>
<tr>
<td>5.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C31[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/n7832_s0/COUT</td>
</tr>
<tr>
<td>7.958</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td>udp_inst/arp_target_mac_47_s3/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C9[0][B]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s3/F</td>
</tr>
<tr>
<td>8.529</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>udp_inst/arp_target_mac_47_s4/I0</td>
</tr>
<tr>
<td>9.099</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R22C9[1][A]</td>
<td style=" background: #97FFFF;">udp_inst/arp_target_mac_47_s4/F</td>
</tr>
<tr>
<td>10.266</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][B]</td>
<td style=" font-weight:bold;">udp_inst/arp_target_mac_37_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[2][B]</td>
<td>udp_inst/arp_target_mac_37_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C26[2][B]</td>
<td>udp_inst/arp_target_mac_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.745, 29.390%; route: 4.335, 46.413%; tC2Q: 2.260, 24.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>51.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>50.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>51.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C48[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/Q</td>
</tr>
<tr>
<td>51.189</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/n2518_s0/I0</td>
</tr>
<tr>
<td>51.479</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n2518_s0/F</td>
</tr>
<tr>
<td>51.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>291</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>51.916</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>51.951</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>51.962</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.128, 20.736%; tC2Q: 0.201, 32.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 70.497%; route: 0.565, 29.503%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td>udp_inst/udp_gen/head_o_29_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C34[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_29_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>udp_inst/udp_gen/head_o_23_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_23_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>udp_inst/rx_data_fifo_i_port_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_5_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>udp_inst/rx_data_fifo_i_port_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_3_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>udp_inst/rx_data_fifo_i_port_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_1_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>udp_inst/rx_data_fifo_i_port_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_2_s0/Q</td>
</tr>
<tr>
<td>1.185</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>udp_inst/rx_data_fifo_i_port_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_0_s0/Q</td>
</tr>
<tr>
<td>1.185</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/data_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>udp_inst/udp_gen/data_o_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/data_o_7_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">udp_inst/tx_data_fifo_tx_data_fifo_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/data_o_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>udp_inst/udp_gen/data_o_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/data_o_6_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">udp_inst/tx_data_fifo_tx_data_fifo_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>udp_inst/tx_data_fifo_tx_data_fifo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>udp_inst/rx_data_fifo_i_port_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_4_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/end_ptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>udp_inst/udp_gen/end_ptr_10_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C36[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/end_ptr_10_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/buffer_buffer_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/end_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][A]</td>
<td>udp_inst/udp_gen/end_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C35[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/end_ptr_4_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/buffer_buffer_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>udp_inst/udp_gen/head_o_30_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_30_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>udp_inst/udp_gen/head_o_27_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_27_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>udp_inst/udp_gen/head_o_21_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_21_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>udp_inst/udp_gen/head_o_20_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_20_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>udp_inst/udp_gen/head_o_19_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_19_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>udp_inst/udp_gen/head_o_18_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_18_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>udp_inst/udp_gen/head_o_17_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_17_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/head_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>udp_inst/udp_gen/head_o_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_o_9_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>udp_inst/tx_head_fifo_tx_head_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>udp_inst/rx_data_fifo_i_port_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_7_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rx_data_fifo_i_port_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>udp_inst/rx_data_fifo_i_port_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_i_port_6_s0/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">udp_inst/rx_data_fifo_rx_data_fifo_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>udp_inst/rx_data_fifo_rx_data_fifo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/lst_in_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>udp_inst/udp_gen/lst_in_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C37[1][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/lst_in_3_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/buffer_buffer_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/udp_gen/lst_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>udp_inst/udp_gen/lst_in_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/lst_in_4_s0/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/buffer_buffer_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.109</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>udp_inst/udp_gen/buffer_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.900</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.719, 88.108%; tC2Q: 0.232, 11.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.629</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 86.190%; tC2Q: 0.232, 13.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.629</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C41[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 86.190%; tC2Q: 0.232, 13.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.629</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 86.190%; tC2Q: 0.232, 13.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.396</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 83.969%; tC2Q: 0.232, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.396</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C49[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 83.969%; tC2Q: 0.232, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.396</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 83.969%; tC2Q: 0.232, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.396</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 83.969%; tC2Q: 0.232, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.396</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 83.969%; tC2Q: 0.232, 16.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.394</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C49[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 83.945%; tC2Q: 0.232, 16.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.394</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.213, 83.945%; tC2Q: 0.232, 16.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.380</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.199, 83.793%; tC2Q: 0.232, 16.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.380</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C49[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C49[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.199, 83.793%; tC2Q: 0.232, 16.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.380</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C44[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.199, 83.793%; tC2Q: 0.232, 16.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C48[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C48[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C48[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>netrmii_clk50m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C49[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s1/CLK</td>
</tr>
<tr>
<td>6.181</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>50</td>
<td>R29C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s1/Q</td>
</tr>
<tr>
<td>7.153</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C48[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C48[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 72.453%; route: 0.261, 27.547%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.972, 80.738%; tC2Q: 0.232, 19.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ready_o_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>1.718</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ready_o_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>udp_inst/ct/ready_o_s5/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>udp_inst/ct/ready_o_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>1.723</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>udp_inst/ct/ct_6_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>udp_inst/ct/ct_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.259, 56.193%; tC2Q: 0.202, 43.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ack_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>1.727</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ack_o_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>udp_inst/ct/ack_o_s1/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>udp_inst/ct/ack_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.567%; tC2Q: 0.202, 43.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>1.849</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>udp_inst/ct/ct_7_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>udp_inst/ct/ct_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.592%; tC2Q: 0.202, 34.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>1.875</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>udp_inst/ct/ct_3_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>udp_inst/ct/ct_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.064%; tC2Q: 0.202, 32.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>1.875</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>udp_inst/ct/ct_4_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>udp_inst/ct/ct_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.064%; tC2Q: 0.202, 32.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>1.875</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>udp_inst/ct/ct_5_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>udp_inst/ct/ct_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.064%; tC2Q: 0.202, 32.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>udp_inst/ct/ct_0_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>udp_inst/ct/ct_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.545, 72.976%; tC2Q: 0.202, 27.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>udp_inst/ct/ct_1_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>udp_inst/ct/ct_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.545, 72.976%; tC2Q: 0.202, 27.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/ct_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>2.009</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" font-weight:bold;">udp_inst/ct/ct_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>udp_inst/ct/ct_2_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>udp_inst/ct/ct_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.545, 72.976%; tC2Q: 0.202, 27.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/rphyrst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/ct/rmdio_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>udp_inst/rphyrst_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">udp_inst/rphyrst_s0/Q</td>
</tr>
<tr>
<td>2.016</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[B]</td>
<td style=" font-weight:bold;">udp_inst/ct/rmdio_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[B]</td>
<td>udp_inst/ct/rmdio_s0/CLK</td>
</tr>
<tr>
<td>1.273</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT9[B]</td>
<td>udp_inst/ct/rmdio_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.553, 73.230%; tC2Q: 0.202, 26.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_0_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_0_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_1_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_1_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>udp_inst/udp_gen/head_checksum_2_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_2_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>udp_inst/udp_gen/head_checksum_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_3_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_3_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_4_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_4_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_5_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_5_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_6_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_6_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_7_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_7_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_8_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_8_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_9_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_9_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_10_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_10_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_11_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_11_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>udp_inst/udp_gen/head_checksum_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_12_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_12_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>udp_inst/phy_rdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>udp_inst/udp_gen/head_checksum_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>netrmii_clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL6m/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tCL</td>
<td>RR</td>
<td>60</td>
<td>PLL_L[0]</td>
<td>PLL6m/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.262</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>udp_inst/phy_rdy_s0/CLK</td>
</tr>
<tr>
<td>1.464</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>634</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">udp_inst/phy_rdy_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td style=" font-weight:bold;">udp_inst/udp_gen/head_checksum_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1601</td>
<td>IOL27[A]</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_13_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>udp_inst/udp_gen/head_checksum_13_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[0][A]</td>
<td>udp_inst/udp_gen/head_checksum_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rtp_state_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>rtp_state_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>rtp_state_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_ip_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>tx_ip_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>tx_ip_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_ip_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>tx_ip_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>tx_ip_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_ip_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>tx_ip_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>tx_ip_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_ip_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>tx_ip_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>tx_ip_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_ip_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>tx_ip_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>tx_ip_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tmstmp_34_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>tmstmp_34_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>tmstmp_34_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>udp_inst/arp_life_time[1]_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>udp_inst/arp_life_time[1]_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>udp_inst/arp_life_time[1]_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>udp_inst/rx_head_data_i_port_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>udp_inst/rx_head_data_i_port_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>udp_inst/rx_head_data_i_port_23_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>udp_inst/data_cnt_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>udp_inst/data_cnt_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>netrmii_clk50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>netrmii_clk50m_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>udp_inst/data_cnt_8_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1601</td>
<td>netrmii_clk50m_d</td>
<td>-0.441</td>
<td>0.261</td>
</tr>
<tr>
<td>634</td>
<td>ready</td>
<td>5.040</td>
<td>2.218</td>
</tr>
<tr>
<td>291</td>
<td>control0[0]</td>
<td>4.595</td>
<td>0.912</td>
</tr>
<tr>
<td>96</td>
<td>n15022_6</td>
<td>3.227</td>
<td>1.704</td>
</tr>
<tr>
<td>80</td>
<td>n4324_6</td>
<td>5.734</td>
<td>1.523</td>
</tr>
<tr>
<td>80</td>
<td>n20_3</td>
<td>46.577</td>
<td>1.545</td>
</tr>
<tr>
<td>70</td>
<td>udp_gen_cnt[0]</td>
<td>2.078</td>
<td>2.579</td>
</tr>
<tr>
<td>65</td>
<td>arp_list[1]</td>
<td>3.755</td>
<td>2.329</td>
</tr>
<tr>
<td>64</td>
<td>arp_rpy_cnt[0]</td>
<td>2.930</td>
<td>1.862</td>
</tr>
<tr>
<td>60</td>
<td>data_out_shift_reg_57_7</td>
<td>43.477</td>
<td>1.696</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C26</td>
<td>90.28%</td>
</tr>
<tr>
<td>R27C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R27C42</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C21</td>
<td>90.28%</td>
</tr>
<tr>
<td>R16C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C37</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C21</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C20</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
