{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1508852819226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1508852819227 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508852819233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508852819272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508852819272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508852819760 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508852819805 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508852819954 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1508852834676 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 28 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1508852835120 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1508852835120 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508852835121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508852835133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508852835134 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508852835137 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508852835138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508852835138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508852835139 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel.sdc " "Reading SDC File: 'toplevel.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508852836530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1508852836533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1508852836537 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1508852836538 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508852836539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508852836539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508852836539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508852836539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508852836539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1508852836539 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1508852836539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508852836554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508852836555 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508852836555 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508852836792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508852850963 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1508852851996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508852854271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508852856712 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508852857176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508852857176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508852858917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508852870968 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508852870968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1508852871217 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1508852871217 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508852871217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508852871218 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1508852873666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508852873717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508852874609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508852874612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508852875450 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508852880738 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508852881049 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "63 " "Following 63 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 40 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 41 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 42 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 43 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 47 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 50 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 54 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 57 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 63 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 64 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 155 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DISPLAY_SDA a permanently disabled " "Pin DISPLAY_SDA has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DISPLAY_SDA } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY_SDA" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DISPLAY_SCL a permanently disabled " "Pin DISPLAY_SCL has a permanently disabled output enable" {  } { { "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/current/quartus/linux64/pin_planner.ppl" { DISPLAY_SCL } } } { "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/current/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DISPLAY_SCL" } } } } { "toplevel.sv" "" { Text "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/toplevel.sv" 211 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/" { { 0 { 0 ""} 0 270 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1508852881083 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1508852881083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/output_files/toplevel.fit.smsg " "Generated suppressed messages file /home/ecad/Documents/Git_Reps/Comp-Sci-Course/ECAD/exercise2/ecad_fpga_1/output_files/toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508852881246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2003 " "Peak virtual memory: 2003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508852881947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 14:48:01 2017 " "Processing ended: Tue Oct 24 14:48:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508852881947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508852881947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508852881947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508852881947 ""}
