
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1172default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
ì
ÑNetlist '%s' is not ideal for floorplanning, since the cellview '%s' defined in file '%s' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
43*netlist2%
uc_basico_wrapper2default:default2.
MicroBlaze__parameterized02default:default2)
uc_basico_wrapper.edf2default:defaultZ29-43
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ˆ
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_microblaze_0_0/uc_basico_microblaze_0_0.xdc2default:default2/
uc_basico_i/microblaze_0/U02default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_microblaze_0_0/uc_basico_microblaze_0_0.xdc2default:default2/
uc_basico_i/microblaze_0/U02default:defaultZ20-847
ƒ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0.xdc2default:default2.
uc_basico_i/axi_gpio_SW/U02default:defaultZ20-848
Œ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0.xdc2default:default2.
uc_basico_i/axi_gpio_SW/U02default:defaultZ20-847
Š
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0_board.xdc2default:default2.
uc_basico_i/axi_gpio_SW/U02default:defaultZ20-848
“
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_0_0/uc_basico_axi_gpio_0_0_board.xdc2default:default2.
uc_basico_i/axi_gpio_SW/U02default:defaultZ20-847
„
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0.xdc2default:default2/
uc_basico_i/axi_gpio_LED/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
zt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0.xdc2default:default2/
uc_basico_i/axi_gpio_LED/U02default:defaultZ20-847
‹
$Parsing XDC File [%s] for cell '%s'
848*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0_board.xdc2default:default2/
uc_basico_i/axi_gpio_LED/U02default:defaultZ20-848
”
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2•
€t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_axi_gpio_1_0/uc_basico_axi_gpio_1_0_board.xdc2default:default2/
uc_basico_i/axi_gpio_LED/U02default:defaultZ20-847
–
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_dlmb_v10_0/uc_basico_dlmb_v10_0.xdc2default:default2E
1uc_basico_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
Ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_dlmb_v10_0/uc_basico_dlmb_v10_0.xdc2default:default2E
1uc_basico_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
–
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_ilmb_v10_0/uc_basico_ilmb_v10_0.xdc2default:default2E
1uc_basico_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
Ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_ilmb_v10_0/uc_basico_ilmb_v10_0.xdc2default:default2E
1uc_basico_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
ó
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
pt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_mdm_1_0/uc_basico_mdm_1_0.xdc2default:default2(
uc_basico_i/mdm_1/U02default:defaultZ20-848
ã
%Done setting XDC timing constraints.
35*timing2†
pt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_mdm_1_0/uc_basico_mdm_1_0.xdc2default:default2
502default:default8@Z38-35
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:122default:default2
00:00:122default:default2
899.3202default:default2
420.2932default:defaultZ17-268
ü
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
pt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_mdm_1_0/uc_basico_mdm_1_0.xdc2default:default2(
uc_basico_i/mdm_1/U02default:defaultZ20-847
ÿ
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
xt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0.xdc2default:default2,
uc_basico_i/clk_wiz_1/U02default:defaultZ20-848
Þ
Deriving generated clocks
2*timing2Ž
xt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0.xdc2default:default2
562default:default8@Z38-2
ˆ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
xt:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0.xdc2default:default2,
uc_basico_i/clk_wiz_1/U02default:defaultZ20-847
…
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0_board.xdc2default:default2,
uc_basico_i/clk_wiz_1/U02default:defaultZ20-848
Ž
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_clk_wiz_1_0/uc_basico_clk_wiz_1_0_board.xdc2default:default2,
uc_basico_i/clk_wiz_1/U02default:defaultZ20-847
˜
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ÿ
Št:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0.xdc2default:default22
uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-848
¡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ÿ
Št:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0.xdc2default:default22
uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-847
ž
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0_board.xdc2default:default22
uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-848
§
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/bd/uc_basico/ip/uc_basico_rst_clk_wiz_1_100M_0/uc_basico_rst_clk_wiz_1_100M_0_board.xdc2default:default22
uc_basico_i/rst_clk_wiz_1_100M2default:defaultZ20-847
¢
Parsing XDC File [%s]
179*designutils2l
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-179
Ù
No ports matched '%s'.
584*	planAhead2
clk2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
82default:default8@Z12-584
è
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
82default:default8@Z17-55
Ù
No ports matched '%s'.
584*	planAhead2
clk2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
92default:default8@Z12-584
è
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
92default:default8@Z17-55
Ú
No ports matched '%s'.
584*	planAhead2
clk2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
102default:default8@Z12-584
¹
=No valid object(s) found for %s constraint with option '%s'.
1387*	planAhead2 
create_clock2default:default2,
-objects [get_ports clk]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
102default:default8@Z12-1387
Ü
No ports matched '%s'.
584*	planAhead2
sw[0]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
142default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
142default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[0]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
152default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
152default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[1]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
172default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
172default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[1]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
182default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
182default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[2]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
202default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
202default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[2]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
212default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
212default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[3]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
232default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
232default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[3]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
242default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
242default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[4]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
262default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
262default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[4]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
272default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
272default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[5]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
292default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
292default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[5]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
302default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
302default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[6]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
322default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
322default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[6]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
332default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
332default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[7]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
352default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
352default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[7]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
362default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
362default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[8]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
382default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
382default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[8]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
392default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
392default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[9]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
412default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
412default:default8@Z17-55
Ü
No ports matched '%s'.
584*	planAhead2
sw[9]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
422default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
422default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[10]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
442default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
442default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[10]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
452default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
452default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[11]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
472default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
472default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[11]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
482default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
482default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[12]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
502default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
502default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[12]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
512default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
512default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[13]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
532default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
532default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[13]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
542default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
542default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[14]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
562default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
562default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[14]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
572default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
572default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[15]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
592default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
592default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
sw[15]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
602default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
602default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[0]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
662default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
662default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[0]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
672default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
672default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[1]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
692default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
692default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[1]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
702default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
702default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[2]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
722default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
722default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[2]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
732default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
732default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[3]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
752default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
752default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[3]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
762default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
762default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[4]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
782default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
782default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[4]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
792default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
792default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[5]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
812default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
812default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[5]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
822default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
822default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[6]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
842default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
842default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[6]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
852default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
852default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[7]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
872default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
872default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[7]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
882default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
882default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[8]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
902default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
902default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[8]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
912default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
912default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[9]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
932default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
932default:default8@Z17-55
Ý
No ports matched '%s'.
584*	planAhead2
led[9]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
942default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
942default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2
led[10]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
962default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
962default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2
led[10]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
972default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
972default:default8@Z17-55
Þ
No ports matched '%s'.
584*	planAhead2
led[11]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
992default:default8@Z12-584
é
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
992default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[11]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1002default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1002default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[12]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1022default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1022default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[12]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1032default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1032default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[13]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1052default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1052default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[13]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1062default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1062default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[14]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1082default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1082default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[14]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1092default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1092default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[15]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1112default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1112default:default8@Z17-55
ß
No ports matched '%s'.
584*	planAhead2
led[15]2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1122default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1122default:default8@Z17-55
ã
No ports matched '%s'.
584*	planAhead2
btnCpuReset2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1912default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1912default:default8@Z17-55
ã
No ports matched '%s'.
584*	planAhead2
btnCpuReset2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1922default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2n
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:default2
1922default:default8@Z17-55
«
Finished Parsing XDC File [%s]
178*designutils2l
XT:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
6Generating merged BMM file for the design top '%s'...
58*memdata2%
uc_basico_wrapper2default:defaultZ28-58
û
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2’
~t:/fpga_rios/ucbasico/uc_basico/uc_basico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 2default:defaultZ28-144
Ž
!Unisim Transformation Summary:
%s111*project2Ñ
¼  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:172default:default2
00:00:182default:default2
910.2622default:default2
723.7702default:defaultZ17-268


End Record