module divide_by_50m (
inclk,
outclk
);

// registers?
reg [31:0] counter;

// teh logikz
always @(posedge inclk) begin
	counter = counter + 1;
	if (counter < 25000000)
		outclk = 1;
	else
		outclk = 0;
	if (counter = 50000000)
		counter = 0;
	end

endmodule
