<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testebench_behav.wdb" id="1">
         <top_modules>
            <top_module name="mito_pkg" />
            <top_module name="testebench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="190111745952000fs"></ZoomStartTime>
      <ZoomEndTime time="305683390952001fs"></ZoomEndTime>
      <Cursor1Time time="297346950000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="105"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="63" />
   <wvobject fp_name="/testebench/clk_s" type="logic">
      <obj_property name="ElementShortName">clk_s</obj_property>
      <obj_property name="ObjectShortName">clk_s</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/reset_s" type="logic">
      <obj_property name="ElementShortName">reset_s</obj_property>
      <obj_property name="ObjectShortName">reset_s</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/saida_memoria_s" type="array">
      <obj_property name="ElementShortName">saida_memoria_s[15:0]</obj_property>
      <obj_property name="ObjectShortName">saida_memoria_s[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/entrada_memoria_s" type="array">
      <obj_property name="ElementShortName">entrada_memoria_s[15:0]</obj_property>
      <obj_property name="ObjectShortName">entrada_memoria_s[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/adress_sel" type="logic">
      <obj_property name="ElementShortName">adress_sel</obj_property>
      <obj_property name="ObjectShortName">adress_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/pc_en" type="logic">
      <obj_property name="ElementShortName">pc_en</obj_property>
      <obj_property name="ObjectShortName">pc_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/ir_en" type="logic">
      <obj_property name="ElementShortName">ir_en</obj_property>
      <obj_property name="ObjectShortName">ir_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/write_reg_en" type="logic">
      <obj_property name="ElementShortName">write_reg_en</obj_property>
      <obj_property name="ObjectShortName">write_reg_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/jmp_sel" type="logic">
      <obj_property name="ElementShortName">jmp_sel</obj_property>
      <obj_property name="ObjectShortName">jmp_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/alu_mem_sel" type="logic">
      <obj_property name="ElementShortName">alu_mem_sel</obj_property>
      <obj_property name="ObjectShortName">alu_mem_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/write_mem_en" type="logic">
      <obj_property name="ElementShortName">write_mem_en</obj_property>
      <obj_property name="ObjectShortName">write_mem_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/mem_write_sel" type="logic">
      <obj_property name="ElementShortName">mem_write_sel</obj_property>
      <obj_property name="ObjectShortName">mem_write_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/alu_a_ind" type="logic">
      <obj_property name="ElementShortName">alu_a_ind</obj_property>
      <obj_property name="ObjectShortName">alu_a_ind</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/flag_z" type="logic">
      <obj_property name="ElementShortName">flag_z</obj_property>
      <obj_property name="ObjectShortName">flag_z</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/flag_n" type="logic">
      <obj_property name="ElementShortName">flag_n</obj_property>
      <obj_property name="ObjectShortName">flag_n</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/decoded_inst" type="other">
      <obj_property name="ElementShortName">decoded_inst</obj_property>
      <obj_property name="ObjectShortName">decoded_inst</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/current" type="other">
      <obj_property name="ElementShortName">current</obj_property>
      <obj_property name="ObjectShortName">current</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/control_unit_i/nextstate" type="other">
      <obj_property name="ElementShortName">nextstate</obj_property>
      <obj_property name="ObjectShortName">nextstate</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/saida_memoria" type="array">
      <obj_property name="ElementShortName">saida_memoria[15:0]</obj_property>
      <obj_property name="ObjectShortName">saida_memoria[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/entrada_memoria" type="array">
      <obj_property name="ElementShortName">entrada_memoria[15:0]</obj_property>
      <obj_property name="ObjectShortName">entrada_memoria[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/adress_pc" type="array">
      <obj_property name="ElementShortName">adress_pc[5:0]</obj_property>
      <obj_property name="ObjectShortName">adress_pc[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/jmp_sel" type="logic">
      <obj_property name="ElementShortName">jmp_sel</obj_property>
      <obj_property name="ObjectShortName">jmp_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/adress_sel" type="logic">
      <obj_property name="ElementShortName">adress_sel</obj_property>
      <obj_property name="ObjectShortName">adress_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/alu_mem_sel" type="logic">
      <obj_property name="ElementShortName">alu_mem_sel</obj_property>
      <obj_property name="ObjectShortName">alu_mem_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/mem_write_sel" type="logic">
      <obj_property name="ElementShortName">mem_write_sel</obj_property>
      <obj_property name="ObjectShortName">mem_write_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/pc_en" type="logic">
      <obj_property name="ElementShortName">pc_en</obj_property>
      <obj_property name="ObjectShortName">pc_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/ir_en" type="logic">
      <obj_property name="ElementShortName">ir_en</obj_property>
      <obj_property name="ObjectShortName">ir_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/write_reg_en" type="logic">
      <obj_property name="ElementShortName">write_reg_en</obj_property>
      <obj_property name="ObjectShortName">write_reg_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/decoded_inst" type="other">
      <obj_property name="ElementShortName">decoded_inst</obj_property>
      <obj_property name="ObjectShortName">decoded_inst</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/flag_z" type="logic">
      <obj_property name="ElementShortName">flag_z</obj_property>
      <obj_property name="ObjectShortName">flag_z</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/flag_n" type="logic">
      <obj_property name="ElementShortName">flag_n</obj_property>
      <obj_property name="ObjectShortName">flag_n</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/alu_or_mem_data" type="array">
      <obj_property name="ElementShortName">alu_or_mem_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">alu_or_mem_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/instruction" type="array">
      <obj_property name="ElementShortName">instruction[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/mem_addr" type="array">
      <obj_property name="ElementShortName">mem_addr[5:0]</obj_property>
      <obj_property name="ObjectShortName">mem_addr[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/program_counter" type="array">
      <obj_property name="ElementShortName">program_counter[5:0]</obj_property>
      <obj_property name="ObjectShortName">program_counter[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/out_pc_mux" type="array">
      <obj_property name="ElementShortName">out_pc_mux[5:0]</obj_property>
      <obj_property name="ObjectShortName">out_pc_mux[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/b_alu" type="array">
      <obj_property name="ElementShortName">b_alu[15:0]</obj_property>
      <obj_property name="ObjectShortName">b_alu[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/dr_to_reg" type="array">
      <obj_property name="ElementShortName">dr_to_reg[15:0]</obj_property>
      <obj_property name="ObjectShortName">dr_to_reg[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/pc_in" type="array">
      <obj_property name="ElementShortName">pc_in[5:0]</obj_property>
      <obj_property name="ObjectShortName">pc_in[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/pc_out" type="array">
      <obj_property name="ElementShortName">pc_out[5:0]</obj_property>
      <obj_property name="ObjectShortName">pc_out[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg1" type="array">
      <obj_property name="ElementShortName">reg1[15:0]</obj_property>
      <obj_property name="ObjectShortName">reg1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg2" type="array">
      <obj_property name="ElementShortName">reg2[15:0]</obj_property>
      <obj_property name="ObjectShortName">reg2[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg3" type="array">
      <obj_property name="ElementShortName">reg3[15:0]</obj_property>
      <obj_property name="ObjectShortName">reg3[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg4" type="array">
      <obj_property name="ElementShortName">reg4[15:0]</obj_property>
      <obj_property name="ObjectShortName">reg4[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg_inst_mem" type="array">
      <obj_property name="ElementShortName">reg_inst_mem[14:0]</obj_property>
      <obj_property name="ObjectShortName">reg_inst_mem[14:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/mem_data_reg" type="array">
      <obj_property name="ElementShortName">mem_data_reg[15:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_reg[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg_a_ula" type="array">
      <obj_property name="ElementShortName">reg_a_ula[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_a_ula[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg_b_ula" type="array">
      <obj_property name="ElementShortName">reg_b_ula[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_b_ula[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg_ula_out" type="array">
      <obj_property name="ElementShortName">reg_ula_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">reg_ula_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg_dest" type="array">
      <obj_property name="ElementShortName">reg_dest[1:0]</obj_property>
      <obj_property name="ObjectShortName">reg_dest[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg_a_alu_out" type="array">
      <obj_property name="ElementShortName">reg_a_alu_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">reg_a_alu_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/reg_b_alu_out" type="array">
      <obj_property name="ElementShortName">reg_b_alu_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">reg_b_alu_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/ula_out" type="array">
      <obj_property name="ElementShortName">ula_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">ula_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/neg" type="logic">
      <obj_property name="ElementShortName">neg</obj_property>
      <obj_property name="ObjectShortName">neg</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/saida_mux_pc" type="array">
      <obj_property name="ElementShortName">saida_mux_pc[5:0]</obj_property>
      <obj_property name="ObjectShortName">saida_mux_pc[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testebench/miTo_i/data_path_i/saida_mux_register" type="array">
      <obj_property name="ElementShortName">saida_mux_register[15:0]</obj_property>
      <obj_property name="ObjectShortName">saida_mux_register[15:0]</obj_property>
   </wvobject>
</wave_config>
