// Seed: 3794157855
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5 = id_0 != id_1;
  type_11(
      1, 1
  );
  assign id_5 = id_0;
  logic id_6;
  logic id_7;
endmodule
