#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 13 13:25:41 2020
# Process ID: 15552
# Current directory: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent976 C:\Users\Jarrod\OneDrive - University of Canterbury\UC 2020\ENEL373\Project\rxnmongroup4\project_1\project_1.xpr
# Log file: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/vivado.log
# Journal file: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 700.293 ; gain = 101.242
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Display_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Display_tb_behav xil_defaultlib.Display_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Display_tb_behav xil_defaultlib.Display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Display_tb_behav -key {Behavioral:sim_1:Functional:Display_tb} -tclbatch {Display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 749.520 ; gain = 23.305
run all
run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 750.234 ; gain = 0.504
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Display_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Display_tb_behav xil_defaultlib.Display_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Display_tb_behav xil_defaultlib.Display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 754.191 ; gain = 3.574
run all
run: Time (s): cpu = 00:01:26 ; elapsed = 00:01:26 . Memory (MB): peak = 758.891 ; gain = 1.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Quad_4_bit_counter_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Quad_4_bit_counter_TB_behav -key {Behavioral:sim_1:Functional:Quad_4_bit_counter_TB} -tclbatch {Quad_4_bit_counter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Quad_4_bit_counter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: count 9 failed.
Time: 1 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 74
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Quad_4_bit_counter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 804.113 ; gain = 7.238
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: count 9 failed.
Time: 1 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 74
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 806.691 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: count 9 failed.
Time: 1 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 74
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 806.691 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 807.285 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 807.285 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 808.484 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run all
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
run all
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.605 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 814.605 ; gain = 0.000
update_compile_order -fileset sources_1
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run all
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 814.605 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.605 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 814.605 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Quad_4_bit_counter_TB_behav -key {Behavioral:sim_1:Functional:Quad_4_bit_counter_TB} -tclbatch {Quad_4_bit_counter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Quad_4_bit_counter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Quad_4_bit_counter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 814.605 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 814.637 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 814.637 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.637 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.637 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 814.637 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 814.637 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 50 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: count 9 failed.
Time: 1 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 74
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 815.555 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 815.555 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 50 ms
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 815.555 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 50 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 815.555 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 50 ms
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 815.922 ; gain = 0.000
run all
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 816.293 ; gain = 0.188
run all
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
run 50 ms
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: count 9 failed.
Time: 1 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 74
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 851.332 ; gain = 0.285
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 851.465 ; gain = 0.133
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 50 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 898.215 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 913.867 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
run all
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
run 2 ms
Failure: count 999 failed.
Time: 100 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 100 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 86
run 2 ms
Failure: count 1000 failed.
Time: 100100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 100100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 88
run all
Failure: count 9999 failed.
Time: 1 ms  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 ms : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 92
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 913.867 ; gain = 0.000
run 2 ms
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 913.867 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 913.867 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 913.867 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
update_compile_order -fileset sources_1
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 913.867 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 913.867 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: count 9 failed.
Time: 1 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 74
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.125 ; gain = 0.074
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.125 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.125 ; gain = 0.000
run all
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.125 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: count 9 failed.
Time: 1 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 74
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.125 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.125 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 2 ms
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.125 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.125 ; gain = 0.000
run all
Failure: count 99 failed.
Time: 10 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 80
run 2 ms
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
run 6 ms
Failure: count 999 failed.
Time: 100 us  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 100 us : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 86
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Quad_4_bit_counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Quad_4_bit_counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Quad_4_bit_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sources_1/new/cntr_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Quad_4_bit_counter_TB_behav xil_defaultlib.Quad_4_bit_counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cntr_clk [cntr_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Quad_4_bit_counter [quad_4_bit_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.quad_4_bit_counter_tb
Built simulation snapshot Quad_4_bit_counter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1171.781 ; gain = 0.000
run all
Failure: count 10 failed.
Time: 1100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 1100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 76
run 6 ms
Failure: count 100 failed.
Time: 10100 ns  Iteration: 0  Process: /Quad_4_bit_counter_TB/io_process  File: C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd
$finish called at time : 10100 ns : File "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.srcs/sim_1/new/Quad_4_bit_counter_tb.vhd" Line 82
set_property top Display_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Display_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Display_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Display_tb_behav xil_defaultlib.Display_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5d170cc69bd840dd9024315db9e7e7e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Display_tb_behav xil_defaultlib.Display_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jarrod/OneDrive - University of Canterbury/UC 2020/ENEL373/Project/rxnmongroup4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Display_tb_behav -key {Behavioral:sim_1:Functional:Display_tb} -tclbatch {Display_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Display_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Display_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 13 15:45:17 2020...
